<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu May  9 18:56:41 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="versal" BOARD="xilinx.com:vck190:part0:3.2" DEVICE="xcvc1902" NAME="dpss_vck190_pt" PACKAGE="vsva2197" SPEEDGRADE="-2MP"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="CH0_DDR4_0_0_act_n" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="CH0_DDR4_0_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_0_bg" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH0_DDR4_0_0_ck_c" SIGIS="clk" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH0_DDR4_0_0_ck_t" SIGIS="clk" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH0_DDR4_0_0_cke" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH0_DDR4_0_0_cs_n" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_0_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_dm_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_dm_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="63" NAME="CH0_DDR4_0_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH0_DDR4_0_0_odt" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH0_DDR4_0_0_reset_n" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="CH0_DDR4_0_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="GT_Serial_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="GT_Serial_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IIC_0_scl_i" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IIC_0_scl_o" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IIC_0_scl_t" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IIC_0_sda_i" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IIC_0_sda_o" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IIC_0_sda_t" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="OBUF_DS_P_0" RIGHT="0" SIGIS="clk" SIGNAME="dp_rx_hier_0_rx_acr_aud_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="aud_clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="36864000" DIR="I" LEFT="0" NAME="aud_mclk_in_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_aud_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_2_aud" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="36864000" DIR="I" LEFT="0" NAME="aud_mclk_in_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_aud_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_2_aud" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aux_rx_data_en_out_n" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_util_vector_logic_1_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_util_vector_logic_1" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_rx_data_in" SIGIS="undef" SIGNAME="External_Ports_aux_rx_data_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="aux_rx_data_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_rx_data_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_aux_rx_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="aux_rx_data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aux_tx_data_en_out_n" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_util_vector_logic_2_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_tx_hier_0_util_vector_logic_2" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aux_tx_data_in" SIGIS="undef" SIGNAME="External_Ports_aux_tx_data_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="aux_tx_data_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="aux_tx_data_out" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_aux_tx_data_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="aux_tx_data_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lrclk_rx" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_lrclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="lrclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lrclk_tx" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_lrclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="lrclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="36864000" DIR="O" NAME="mclk_out_rx" SIGIS="clk" SIGNAME="oddr_0_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oddr_0" PORT="clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="36864000" DIR="O" NAME="mclk_out_tx" SIGIS="clk" SIGNAME="oddr_1_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="oddr_1" PORT="clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="pwd" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="refclk_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="gt_quad_util_ds_buf_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_util_ds_buf" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="refclk_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="gt_quad_util_ds_buf_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt_quad_util_ds_buf" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_0" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_1" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_2" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_3" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_4" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_0" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_1" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_2" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_3" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="processor_hier_0_proc_sys_reset_0" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_hpd" SIGIS="data" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_rx_hpd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="rx_hpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_rx" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_sclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="sclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sclk_tx" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_sclk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="sclk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sdata_rx" SIGIS="undef" SIGNAME="External_Ports_sdata_rx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="sdata_0_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sdata_tx" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_sdata_0_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="sdata_0_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="sys_clk0_0_clk_n" SIGIS="clk" SIGNAME="processor_hier_0_axi_noc_0_sys_clk0_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="sys_clk0_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="sys_clk0_0_clk_p" SIGIS="clk" SIGNAME="processor_hier_0_axi_noc_0_sys_clk0_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="sys_clk0_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="tx_hpd" SIGIS="data" SIGNAME="External_Ports_tx_hpd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="tx_hpd"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="gt_quad_gt_quad_base_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="GT_Serial_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="GT_Serial_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="GT_Serial_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="GT_Serial_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0" DATAWIDTH="8" NAME="CH0_DDR4_0_0" TYPE="INITIATOR">
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="CH0_DDR4_0_0_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="CH0_DDR4_0_0_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="CH0_DDR4_0_0_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="CH0_DDR4_0_0_bg"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="CH0_DDR4_0_0_cke"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="CH0_DDR4_0_0_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="CH0_DDR4_0_0_ck_t"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="CH0_DDR4_0_0_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="CH0_DDR4_0_0_dm_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="CH0_DDR4_0_0_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="CH0_DDR4_0_0_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="CH0_DDR4_0_0_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="CH0_DDR4_0_0_odt"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_DDR4_0_0_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="processor_hier_0_axi_iic_0_IIC" NAME="IIC_0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="IIC_0_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="IIC_0_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="IIC_0_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="IIC_0_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="IIC_0_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="IIC_0_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_aud_mclk_in" NAME="aud_mclk_in" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="36864000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="aud_mclk_in_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="aud_mclk_in_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_refclk" NAME="refclk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="refclk_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="refclk_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_0" NAME="sys_clk0_0" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk0_0_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk0_0_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="11" FULLNAME="/clk_wizard_1" HWVERSION="1.0" INSTANCE="clk_wizard_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wizard" VLNV="xilinx.com:ip:clk_wizard:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wizard;v=v1_0;d=pg321-clocking-wizard.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACTUAL_PFD" VALUE="12.28800"/>
        <PARAMETER NAME="C_ACTUAL_VCO" VALUE="2998.27200"/>
        <PARAMETER NAME="C_AUTO_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CE_SYNC_EXT" VALUE="0"/>
        <PARAMETER NAME="C_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="C_CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="C_CLKFBIN_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_FRACT" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_CLKFBOUT_ODDR" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKFB_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="C_CLKIN1_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN1_PERIOD" VALUE="27.12674"/>
        <PARAMETER NAME="C_CLKIN2_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="C_CLKIN2_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_PERIOD" VALUE="18.83807"/>
        <PARAMETER NAME="C_CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_OUT_FREQ" VALUE="24.57600"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DIVIDE" VALUE="122"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT1_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT1_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_OUT_FREQ" VALUE="99.94240"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT2_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT2_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_OUT_FREQ" VALUE="99.94240"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT3_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_OUT_FREQ" VALUE="99.94240"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT4_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_OUT_FREQ" VALUE="99.94240"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT5_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_OUT_FREQ" VALUE="99.94240"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT6_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_OUT_FREQ" VALUE="99.94240"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT7_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUTFB_PHASE_CTRL" VALUE="00"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_CLK_TREE1" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE2" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE3" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE4" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE5" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE6" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE7" VALUE="0"/>
        <PARAMETER NAME="C_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_DESKEW_DELAY1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_FB1" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_FB2" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_IN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN2" VALUE="0"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DRP_ADDR_SET1" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_ADDR_SET2" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_ADDR_SET3" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET1" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET2" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DRP_DATA_SET3" VALUE="0000 0000 0000 0000"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_D_MAX" VALUE="107.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="primary       100.000        0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="secondary      100.000        0.010"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="C_LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="C_LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="0"/>
        <PARAMETER NAME="C_M_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="5.000"/>
        <PARAMETER NAME="C_NUMBUFG" VALUE="1"/>
        <PARAMETER NAME="C_NUMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output    Output      Phase     Duty      Pk-to-Pk        Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="no clk_out1 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no clk_out2 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no clk_out3 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no clk_out4 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no clk_out5 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no clk_out6 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no clk_out7 output"/>
        <PARAMETER NAME="C_OVERRIDE_PRIMITIVE" VALUE="0"/>
        <PARAMETER NAME="C_O_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="3.000"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="36.864"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="C_SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="53.084"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW1" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW2" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_FB" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="FALSE"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="4320.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="2160.000"/>
        <PARAMETER NAME="C_ZHOLD" VALUE="FALSE"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="CE_SYNC_EXT" VALUE="false"/>
        <PARAMETER NAME="CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="CLKFBOUT_MULT" VALUE="244.000000"/>
        <PARAMETER NAME="CLKFBOUT_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="122.000000"/>
        <PARAMETER NAME="CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT7_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUTFB_PHASE_CTRL" VALUE="None"/>
        <PARAMETER NAME="CLKOUT_DRIVES" VALUE="BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"/>
        <PARAMETER NAME="CLKOUT_DYN_PS" VALUE="None,None,None,None,None,None,None"/>
        <PARAMETER NAME="CLKOUT_GROUPING" VALUE="Auto,Auto,Auto,Auto,Auto,Auto,Auto"/>
        <PARAMETER NAME="CLKOUT_MATCHED_ROUTING" VALUE="false,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLKOUT_MBUFGCE_MODE" VALUE="PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE"/>
        <PARAMETER NAME="CLKOUT_PORT" VALUE="clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_DUTY_CYCLE" VALUE="50.000,50.000,50.000,50.000,50.000,50.000,50.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_OUT_FREQUENCY" VALUE="24.576,36.864,100.000,100.000,100.000,100.000,100.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_PHASE" VALUE="0.000,0.000,0.000,0.000,0.000,0.000,0.000"/>
        <PARAMETER NAME="CLKOUT_USED" VALUE="true,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="CURRENT_PATH" VALUE="clk_wizard_v1_0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_clk_wizard_1_0"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="DESKEW1_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW1_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW1_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW1_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW2_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW2_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="OVERRIDE_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="PERF_MODE" VALUE="FULL"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="PRIMITIVE_TYPE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="36.864"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="53.084"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG_VEAM" VALUE="false"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW1" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW2" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_FB" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="ZHOLD" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="24575999" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wizard_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="aud_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_rx_hier_0_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/dp_rx_hier_0/axi_gpio_0" HWVERSION="2.0" INSTANCE="dp_rx_hier_0_axi_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global_Interrupt_Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_axi_gpio_0_0"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA402FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/dp_rx_hier_0/axis_data_fifo_0" HWVERSION="2.0" INSTANCE="dp_rx_hier_0_axis_data_fifo_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000100011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825241648"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_axis_data_fifo_0_0"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_data_fifo_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_data_fifo_0_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_data_fifo_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_data_fifo_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_rx_hier_0_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_data_fifo_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_data_fifo_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_data_fifo_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_data_fifo_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_axis_switch_0_M00_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_axis_data_fifo_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/dp_rx_hier_0/axis_switch_0" HWVERSION="1.1" INSTANCE="dp_rx_hier_0_axis_switch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_switch" VLNV="xilinx.com:ip:axis_switch:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_switch;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI_CTRL" NAME="Reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARB_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="C_ARB_ON_MAX_XFERS" VALUE="1"/>
        <PARAMETER NAME="C_ARB_ON_NUM_CYCLES" VALUE="0"/>
        <PARAMETER NAME="C_ARB_ON_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000100011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="C_DECODER_REG" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_INCLUDE_ARBITER" VALUE="1"/>
        <PARAMETER NAME="C_LOG_SI_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_BASETDEST_ARRAY" VALUE="0b10"/>
        <PARAMETER NAME="C_M_AXIS_CONNECTIVITY_ARRAY" VALUE="0b11"/>
        <PARAMETER NAME="C_M_AXIS_HIGHTDEST_ARRAY" VALUE="0b10"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SI_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_REG" VALUE="0"/>
        <PARAMETER NAME="C_ROUTING_MODE" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ARB_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="ARB_ON_MAX_XFERS" VALUE="1"/>
        <PARAMETER NAME="ARB_ON_NUM_CYCLES" VALUE="0"/>
        <PARAMETER NAME="ARB_ON_TLAST" VALUE="0"/>
        <PARAMETER NAME="COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_axis_switch_0_0"/>
        <PARAMETER NAME="DECODER_REG" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M00_AXIS_BASETDEST" VALUE="0x00000000"/>
        <PARAMETER NAME="M00_AXIS_HIGHTDEST" VALUE="0x00000000"/>
        <PARAMETER NAME="M00_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_AXIS_BASETDEST" VALUE="0x00000001"/>
        <PARAMETER NAME="M01_AXIS_HIGHTDEST" VALUE="0x00000001"/>
        <PARAMETER NAME="M01_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_AXIS_BASETDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M02_AXIS_HIGHTDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M02_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_AXIS_BASETDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M03_AXIS_HIGHTDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M03_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_AXIS_BASETDEST" VALUE="0x00000004"/>
        <PARAMETER NAME="M04_AXIS_HIGHTDEST" VALUE="0x00000004"/>
        <PARAMETER NAME="M04_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_AXIS_BASETDEST" VALUE="0x00000005"/>
        <PARAMETER NAME="M05_AXIS_HIGHTDEST" VALUE="0x00000005"/>
        <PARAMETER NAME="M05_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_AXIS_BASETDEST" VALUE="0x00000006"/>
        <PARAMETER NAME="M06_AXIS_HIGHTDEST" VALUE="0x00000006"/>
        <PARAMETER NAME="M06_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_AXIS_BASETDEST" VALUE="0x00000007"/>
        <PARAMETER NAME="M07_AXIS_HIGHTDEST" VALUE="0x00000007"/>
        <PARAMETER NAME="M07_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_AXIS_BASETDEST" VALUE="0x00000008"/>
        <PARAMETER NAME="M08_AXIS_HIGHTDEST" VALUE="0x00000008"/>
        <PARAMETER NAME="M08_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_AXIS_BASETDEST" VALUE="0x00000009"/>
        <PARAMETER NAME="M09_AXIS_HIGHTDEST" VALUE="0x00000009"/>
        <PARAMETER NAME="M09_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_AXIS_BASETDEST" VALUE="0x0000000a"/>
        <PARAMETER NAME="M10_AXIS_HIGHTDEST" VALUE="0x0000000a"/>
        <PARAMETER NAME="M10_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_AXIS_BASETDEST" VALUE="0x0000000b"/>
        <PARAMETER NAME="M11_AXIS_HIGHTDEST" VALUE="0x0000000b"/>
        <PARAMETER NAME="M11_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_AXIS_BASETDEST" VALUE="0x0000000c"/>
        <PARAMETER NAME="M12_AXIS_HIGHTDEST" VALUE="0x0000000c"/>
        <PARAMETER NAME="M12_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_AXIS_BASETDEST" VALUE="0x0000000d"/>
        <PARAMETER NAME="M13_AXIS_HIGHTDEST" VALUE="0x0000000d"/>
        <PARAMETER NAME="M13_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_AXIS_BASETDEST" VALUE="0x0000000e"/>
        <PARAMETER NAME="M14_AXIS_HIGHTDEST" VALUE="0x0000000e"/>
        <PARAMETER NAME="M14_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_AXIS_BASETDEST" VALUE="0x0000000f"/>
        <PARAMETER NAME="M15_AXIS_HIGHTDEST" VALUE="0x0000000f"/>
        <PARAMETER NAME="M15_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="OUTPUT_REG" VALUE="0"/>
        <PARAMETER NAME="ROUTING_MODE" VALUE="1"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4060000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA406FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axis_aud_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="s_axis_tid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axis_aud_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axis_aud_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axis_aud_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_ctrl_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="aud_axi_egress_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="aud_axi_egress_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="aud_axi_egress_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="aud_axi_egress_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_v_dp_rxss1_0_aud_axi_egress" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_axis_switch_0_M00_AXIS" NAME="M00_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_axis_switch_0_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M05_AXI" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/dp_rx_hier_0/dprx_gt_ip0" HWVERSION="2.0" INSTANCE="dp_rx_hier_0_dprx_gt_ip0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_gt_bridge" VLNV="xilinx.com:ip:v_vid_gt_bridge:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_gt_bridge;v=v2_0;d=pg398-gt-controller-dp-sdi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ENABLE_RX" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_TX" VALUE="0"/>
        <PARAMETER NAME="C_NEW_DP" VALUE="1"/>
        <PARAMETER NAME="C_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_RX_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="C_RX_PLL" VALUE="1"/>
        <PARAMETER NAME="C_RX_RATE" VALUE="3"/>
        <PARAMETER NAME="C_TX_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="C_TX_PLL" VALUE="0"/>
        <PARAMETER NAME="C_TX_RATE" VALUE="1"/>
        <PARAMETER NAME="C_USE_AXILITE" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSTR" VALUE="1"/>
        <PARAMETER NAME="C_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="C_RATE_GROUPING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTY"/>
        <PARAMETER NAME="c_enable_rx" VALUE="1"/>
        <PARAMETER NAME="c_enable_tx" VALUE="0"/>
        <PARAMETER NAME="c_new_dp" VALUE="1"/>
        <PARAMETER NAME="c_picxo" VALUE="0"/>
        <PARAMETER NAME="c_protocol" VALUE="0"/>
        <PARAMETER NAME="c_rx_num_ch" VALUE="4"/>
        <PARAMETER NAME="c_rx_pll" VALUE="1"/>
        <PARAMETER NAME="c_rx_rate" VALUE="8.1"/>
        <PARAMETER NAME="c_tx_num_ch" VALUE="4"/>
        <PARAMETER NAME="c_tx_pll" VALUE="0"/>
        <PARAMETER NAME="c_tx_rate" VALUE="2.7"/>
        <PARAMETER NAME="c_use_axilite" VALUE="0"/>
        <PARAMETER NAME="c_use_mstr" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxbyteisaligned" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxlpmen" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxbyteisaligned" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxlpmen" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dp_gt_ctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_rx_gt_ctrl_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="rx_gt_ctrl_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="gt_ctrl_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_powergood" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_rxusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_bufg_gt_clr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_rx_bufg_gt_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt" PORT="gt_bufgtclr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_mmcm_locked" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_clkwiz_rx_locked_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="clkwiz_rx_locked_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_pll0_locked" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_hsclk0_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="hsclk0_lcplllock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_pll0_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_rx_pll0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="hsclk0_lcpllreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_pll1_locked" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_hsclk1_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="hsclk1_lcplllock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_pll1_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_rx_pll1_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="hsclk1_lcpllreset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_PHY_SB_STS" NAME="DP_RX_PHY_SB_STS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_phy_rx_sb_control" NAME="DP_RX_PHY_SB_CTRL" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_GT_RX0" NAME="GT_RX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_RX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_GT_RX1" NAME="GT_RX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_RX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_GT_RX2" NAME="GT_RX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_RX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_GT_RX3" NAME="GT_RX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_RX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_AXI4S_CH0" NAME="DP_RX_AXI4S_CH0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_AXI4S_CH1" NAME="DP_RX_AXI4S_CH1" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_AXI4S_CH2" NAME="DP_RX_AXI4S_CH2" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_AXI4S_CH3" NAME="DP_RX_AXI4S_CH3" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/dp_rx_hier_0/i2s_transmitter_0" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_i2s_transmitter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="i2s_transmitter" VLNV="xilinx.com:ip:i2s_transmitter:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=i2s_transmitter;v=v1_0;d=pg308-i2s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_32BIT_LR" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_DWIDTH" VALUE="24"/>
        <PARAMETER NAME="C_IS_MASTER" VALUE="1"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_FIFO_COUNT" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_i2s_transmitter_0_0"/>
        <PARAMETER NAME="I2STX_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4070000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA407FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="aud_mclk" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aud_mrst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_4_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_4" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_rdata_count" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_fifo_rdata_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fifo_wrdata_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl_ps_irq5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lrclk_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_lrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="lrclk_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_ctrl_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axis_aud_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aud_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_aud_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axis_aud_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_aud_tready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aud_tvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sclk_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_sclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_tx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sdata_0_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_sdata_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdata_tx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M06_AXI" DATAWIDTH="32" NAME="s_axi_ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_axis_switch_0_M01_AXIS" NAME="s_axis_aud" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_aud_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_aud_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_aud_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_aud_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_rx_hier_0/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="dp_rx_hier_0_proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_0_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="processor_hier_0_versal_cips_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_in_axis_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_in_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="rx_vid_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_rx_hier_0/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="dp_rx_hier_0_proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_1_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="processor_hier_0_versal_cips_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_rx_hier_0/proc_sys_reset_2" HWVERSION="5.0" INSTANCE="dp_rx_hier_0_proc_sys_reset_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_2_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="acr_resetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="ref_clk_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_rx_dec_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="rx_dec_clk_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_rx_hier_0/proc_sys_reset_3" HWVERSION="5.0" INSTANCE="dp_rx_hier_0_proc_sys_reset_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_3_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_3_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="aud_mrst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_rx_hier_0/proc_sys_reset_4" HWVERSION="5.0" INSTANCE="dp_rx_hier_0_proc_sys_reset_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_4_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_rx_hier_0_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_4_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="aud_mrst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/dp_rx_hier_0/rx_acr" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_rx_acr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="audio_clock_recovery_unit" VLNV="xilinx.com:ip:audio_clock_recovery_unit:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=audio_clock_recovery_unit;v=v1_0;d=pg335-acr-unit.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_rx_acr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4090000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA409FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="98040000" DIR="I" NAME="acr_clk" SIGIS="clk" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_rx_dec_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="rx_dec_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="acr_cts_in" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="acr_n_in" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="acr_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="acr_valid_in" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_acr_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="acr_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aud_clk_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_aud_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OBUF_DS_P_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="aud_mclk" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aud_mrst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_3_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_3" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="fifo_datacount_in" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="ref_clk" SIGIS="clk" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_rx_dec_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="rx_dec_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ref_clk_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_ctrl_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="s_axi_ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="dpss_vck190_pt_smartconnect_0_0" BDTYPE="SBD" COREREVISION="21" DRIVERMODE="CORE" FULLNAME="/dp_rx_hier_0/smartconnect_0" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="dpss_vck190_pt_smartconnect_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="dpss_vck190_pt_smartconnect_0_0"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_smartconnect_0_0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="14" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_rx_acr_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/dp_rx_hier_0/util_reduced_logic_0" HWVERSION="2.0" INSTANCE="dp_rx_hier_0_util_reduced_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_util_reduced_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="dp_rx_hier_0_util_reduced_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="edid_iic_sda_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/dp_rx_hier_0/util_vector_logic_1" HWVERSION="2.0" INSTANCE="dp_rx_hier_0_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_aux_rx_data_en_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="aux_rx_data_en_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_en_out_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="dpss_vck190_pt_v_dp_rxss1_0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/dp_rx_hier_0/v_dp_rxss1_0" HWVERSION="3.1" INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_dp_rxss1" SIM_BD="dpss_vck190_pt_v_dp_rxss1_0_0" VLNV="xilinx.com:ip:v_dp_rxss1:3.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_dp_rxss1;v=v3_1;d=pg300-v-dp-rxss1.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="Reg" RANGE="0x00008000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="AUDIO_CHANNELS" VALUE="2"/>
        <PARAMETER NAME="AUDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="AUX_IO_LOC" VALUE="1"/>
        <PARAMETER NAME="AUX_IO_TYPE" VALUE="0"/>
        <PARAMETER NAME="BITS_PER_COLOR" VALUE="10"/>
        <PARAMETER NAME="C_LINK_RATE" VALUE="30"/>
        <PARAMETER NAME="C_VERSAL" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_v_dp_rxss1_0_0"/>
        <PARAMETER NAME="EDP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="EGW_IS_PARENT_IP" VALUE="0"/>
        <PARAMETER NAME="ENABLE_420" VALUE="0"/>
        <PARAMETER NAME="ENABLE_8B10B_DEC" VALUE="1"/>
        <PARAMETER NAME="ENABLE_DSC" VALUE="0"/>
        <PARAMETER NAME="ENABLE_DSC_DUMMY_BYTES_IN_RX" VALUE="0"/>
        <PARAMETER NAME="ENABLE_INTERNAL_REMAP" VALUE="1"/>
        <PARAMETER NAME="ExampleModes" VALUE="10"/>
        <PARAMETER NAME="Example_Test_Mode" VALUE="Disable"/>
        <PARAMETER NAME="HDCP22_ENABLE" VALUE="0"/>
        <PARAMETER NAME="HDCP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_AXI_IIC" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_CLK_RECOV_SUPPORT" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_CLK_WIZ" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_FEC_PORTS" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_VID_EDID" VALUE="0"/>
        <PARAMETER NAME="INC_HDCP_KEYMNGMT_BLK" VALUE="0"/>
        <PARAMETER NAME="LANE_COUNT" VALUE="4"/>
        <PARAMETER NAME="LINK_RATE" VALUE="8.1"/>
        <PARAMETER NAME="MAX_RESOLUTION_FOR_420" VALUE="0"/>
        <PARAMETER NAME="MODE" VALUE="0"/>
        <PARAMETER NAME="NUM_STREAMS" VALUE="1"/>
        <PARAMETER NAME="PHY_DATA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PHY_type_External" VALUE="1"/>
        <PARAMETER NAME="PIXEL_MODE" VALUE="4"/>
        <PARAMETER NAME="SIM_MODE" VALUE="Disable"/>
        <PARAMETER NAME="START_DSC_BYTE_FROM_LSB" VALUE="1"/>
        <PARAMETER NAME="VIDEO_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="versal_board" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4040000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA4047FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="23" NAME="acr_m_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_acr_m_aud">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_3" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="acr_n_aud" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_acr_n_aud">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlslice_4" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="acr_valid" SIGIS="data" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_acr_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="acr_valid_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adaptive_sdp_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="adaptive_sdp_vld" SIGIS="data"/>
        <PORT DIR="O" LEFT="31" NAME="aud_axi_egress_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="aud_axi_egress_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aud_axi_egress_tready" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aud_axi_egress_tvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_axis_switch_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_rx_data_en_out_n" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_aux_rx_data_en_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_rx_data_in" SIGIS="undef" SIGNAME="External_Ports_aux_rx_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_rx_data_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_aux_rx_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_rx_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkwiz_rx_locked_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_clkwiz_rx_locked_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="rx_mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dprxss_dp_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_dprxss_dp_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl_ps_irq0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="edid_iic_scl_i" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_edid_iic_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="edid_iic_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="edid_iic_scl_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="edid_iic_scl_t" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_edid_iic_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="edid_iic_scl_i"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="iic_scl_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="edid_iic_sda_i" SIGIS="undef" SIGNAME="dp_rx_hier_0_util_reduced_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_util_reduced_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="edid_iic_sda_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="edid_iic_sda_t" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_edid_iic_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="iic_sda_in"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="m_aud_axis_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_aud_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="m_axis_aclk_stream1" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="m_axis_video_stream1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_in_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_stream1_tlast" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_in_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_stream1_tready" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_in_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_stream1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_in_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_stream1_tvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_in_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_dec_clk_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_rx_dec_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="ref_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="acr_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_gt_ctrl_out" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_rx_gt_ctrl_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="dp_gt_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_hpd" SIGIS="data" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_rx_hpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_hpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="506250000" DIR="I" NAME="rx_lnk_clk" SIGIS="clk" SIGNAME="gt_quad_bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="rx_misc0_str1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rx_misc1_str1" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="rx_vid_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_vid_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="15"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_PHY_SB_STS" NAME="s_axis_phy_rx_sb_status" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_phy_rx_sb_control" NAME="m_axis_phy_rx_sb_control" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_AXI4S_CH0" NAME="s_axis_lnk_rx_lane0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_AXI4S_CH1" NAME="s_axis_lnk_rx_lane1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_AXI4S_CH2" NAME="s_axis_lnk_rx_lane2" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_DP_RX_AXI4S_CH3" NAME="s_axis_lnk_rx_lane3" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_rxoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="edid_iic" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="edid_iic_scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="edid_iic_scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="edid_iic_scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="edid_iic_sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="edid_iic_sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="edid_iic_sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_v_dp_rxss1_0_aud_axi_egress" NAME="aud_axi_egress" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="aud_axi_egress_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="aud_axi_egress_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="aud_axi_egress_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="aud_axi_egress_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1" NAME="m_axis_video_stream1" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_stream1_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_stream1_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_stream1_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_stream1_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_stream1_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/dp_rx_hier_0/v_frmbuf_wr_0" HWVERSION="2.5" INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_frmbuf_wr" VLNV="xilinx.com:ip:v_frmbuf_wr:2.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_frmbuf_wr;v=v2_5;d=pg278-v-frmbuf.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="AXIMM_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="AXIMM_NUM_OUTSTANDING" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_v_frmbuf_wr_0_0"/>
        <PARAMETER NAME="HAS_BGR8" VALUE="0"/>
        <PARAMETER NAME="HAS_BGRX8" VALUE="0"/>
        <PARAMETER NAME="HAS_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="HAS_RGB8" VALUE="1"/>
        <PARAMETER NAME="HAS_RGB16" VALUE="0"/>
        <PARAMETER NAME="HAS_RGBX8" VALUE="0"/>
        <PARAMETER NAME="HAS_RGBX10" VALUE="1"/>
        <PARAMETER NAME="HAS_RGBX12" VALUE="0"/>
        <PARAMETER NAME="HAS_UYVY8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y12" VALUE="0"/>
        <PARAMETER NAME="HAS_Y16" VALUE="0"/>
        <PARAMETER NAME="HAS_YUV8" VALUE="1"/>
        <PARAMETER NAME="HAS_YUV16" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX10" VALUE="1"/>
        <PARAMETER NAME="HAS_YUVX12" VALUE="0"/>
        <PARAMETER NAME="HAS_YUYV8" VALUE="1"/>
        <PARAMETER NAME="HAS_Y_UV8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV10" VALUE="1"/>
        <PARAMETER NAME="HAS_Y_UV10_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV12" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV12_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV16" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV16_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_U_V8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_U_V10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_U_V8_420" VALUE="0"/>
        <PARAMETER NAME="MAX_COLS" VALUE="7680"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="MAX_NR_PLANES" VALUE="2"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="4320"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xA40A0000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xA40AFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl_ps_irq3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_ARREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_ARVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_AWREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_AWVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_BREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_BVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_mm_video_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RLAST" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_RREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_mm_video_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WLAST" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_WREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="119" NAME="s_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_out_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TLAST" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_out_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_TREADY" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_out_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TUSER" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_out_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_TVALID" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_out_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M07_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video" DATAWIDTH="256" NAME="m_axi_mm_video" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video_RDATA"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_video_frame_crc_0_Vid_Out_AXIS" NAME="s_axis_video" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="processor_hier_0_axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S04_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processor_hier_0_axi_noc_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dp_rx_hier_0/vid_edid_0" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_vid_edid_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vid_edid" VLNV="xilinx.com:ip:vid_edid:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_vid_edid_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40B0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="ctl_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctl_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iic_scl_in" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_edid_iic_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="edid_iic_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iic_sda_in" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_edid_iic_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="edid_iic_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic_sda_out" SIGIS="undef" SIGNAME="dp_rx_hier_0_vid_edid_0_iic_sda_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M03_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/dp_rx_hier_0/video_frame_crc_0" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_video_frame_crc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="video_frame_crc" VLNV="xilinx.com:ip:video_frame_crc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_PPC_MODE" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_Vid_In_AXIS_TDATA_WIDTH" VALUE="120"/>
        <PARAMETER NAME="C_Vid_Out_AXIS_TDATA_WIDTH" VALUE="120"/>
        <PARAMETER NAME="BPC" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_video_frame_crc_0_0"/>
        <PARAMETER NAME="Pixel_Per_Clock" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40C0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40CFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="vid_in_axis_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="119" NAME="vid_in_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="m_axis_video_stream1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axis_tlast" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="m_axis_video_stream1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_in_axis_tready" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="m_axis_video_stream1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axis_tuser" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="m_axis_video_stream1_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axis_tvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="m_axis_video_stream1_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="vid_out_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_out_axis_tlast" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_out_axis_tready" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_out_axis_tuser" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_out_axis_tvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_s_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="s_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_v_dp_rxss1_0_m_axis_video_stream1" NAME="Vid_In_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="~"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_in_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="vid_in_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_in_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_in_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_in_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_video_frame_crc_0_Vid_Out_AXIS" NAME="Vid_Out_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_out_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="vid_out_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_out_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_out_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_out_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/dp_rx_hier_0/xlconcat_0" HWVERSION="2.1" INSTANCE="dp_rx_hier_0_xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="dout_width" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_vid_edid_0_iic_sda_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="iic_sda_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_edid_iic_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="edid_iic_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_util_reduced_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/dp_rx_hier_0/xlslice_0" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_1" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/dp_rx_hier_0/xlslice_1" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_axi_gpio_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_4" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/dp_rx_hier_0/xlslice_2" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_fifo_rdata_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="fifo_rdata_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="fifo_datacount_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/dp_rx_hier_0/xlslice_3" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="19"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlslice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="20"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_acr_m_aud">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="acr_m_aud"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="acr_n_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/dp_rx_hier_0/xlslice_4" HWVERSION="1.0" INSTANCE="dp_rx_hier_0_xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="19"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="24"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlslice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="20"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_acr_n_aud">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="acr_n_aud"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="acr_cts_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/dp_tx_hier_0/axis_switch_0" HWVERSION="1.1" INSTANCE="dp_tx_hier_0_axis_switch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_switch" VLNV="xilinx.com:ip:axis_switch:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_switch;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI_CTRL" NAME="Reg" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARB_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="C_ARB_ON_MAX_XFERS" VALUE="1"/>
        <PARAMETER NAME="C_ARB_ON_NUM_CYCLES" VALUE="0"/>
        <PARAMETER NAME="C_ARB_ON_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000100011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="C_DECODER_REG" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_INCLUDE_ARBITER" VALUE="1"/>
        <PARAMETER NAME="C_LOG_SI_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_BASETDEST_ARRAY" VALUE="0b0"/>
        <PARAMETER NAME="C_M_AXIS_CONNECTIVITY_ARRAY" VALUE="0b11"/>
        <PARAMETER NAME="C_M_AXIS_HIGHTDEST_ARRAY" VALUE="0b0"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_OUTPUT_REG" VALUE="0"/>
        <PARAMETER NAME="C_ROUTING_MODE" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ARB_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="ARB_ON_MAX_XFERS" VALUE="1"/>
        <PARAMETER NAME="ARB_ON_NUM_CYCLES" VALUE="0"/>
        <PARAMETER NAME="ARB_ON_TLAST" VALUE="0"/>
        <PARAMETER NAME="COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_axis_switch_0_1"/>
        <PARAMETER NAME="DECODER_REG" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M00_AXIS_BASETDEST" VALUE="0x00000000"/>
        <PARAMETER NAME="M00_AXIS_HIGHTDEST" VALUE="0x00000000"/>
        <PARAMETER NAME="M00_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_AXIS_BASETDEST" VALUE="0x00000001"/>
        <PARAMETER NAME="M01_AXIS_HIGHTDEST" VALUE="0x00000001"/>
        <PARAMETER NAME="M01_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_AXIS_BASETDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M02_AXIS_HIGHTDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M02_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_AXIS_BASETDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M03_AXIS_HIGHTDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M03_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_AXIS_BASETDEST" VALUE="0x00000004"/>
        <PARAMETER NAME="M04_AXIS_HIGHTDEST" VALUE="0x00000004"/>
        <PARAMETER NAME="M04_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_AXIS_BASETDEST" VALUE="0x00000005"/>
        <PARAMETER NAME="M05_AXIS_HIGHTDEST" VALUE="0x00000005"/>
        <PARAMETER NAME="M05_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_AXIS_BASETDEST" VALUE="0x00000006"/>
        <PARAMETER NAME="M06_AXIS_HIGHTDEST" VALUE="0x00000006"/>
        <PARAMETER NAME="M06_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_AXIS_BASETDEST" VALUE="0x00000007"/>
        <PARAMETER NAME="M07_AXIS_HIGHTDEST" VALUE="0x00000007"/>
        <PARAMETER NAME="M07_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_AXIS_BASETDEST" VALUE="0x00000008"/>
        <PARAMETER NAME="M08_AXIS_HIGHTDEST" VALUE="0x00000008"/>
        <PARAMETER NAME="M08_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_AXIS_BASETDEST" VALUE="0x00000009"/>
        <PARAMETER NAME="M09_AXIS_HIGHTDEST" VALUE="0x00000009"/>
        <PARAMETER NAME="M09_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_AXIS_BASETDEST" VALUE="0x0000000a"/>
        <PARAMETER NAME="M10_AXIS_HIGHTDEST" VALUE="0x0000000a"/>
        <PARAMETER NAME="M10_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_AXIS_BASETDEST" VALUE="0x0000000b"/>
        <PARAMETER NAME="M11_AXIS_HIGHTDEST" VALUE="0x0000000b"/>
        <PARAMETER NAME="M11_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_AXIS_BASETDEST" VALUE="0x0000000c"/>
        <PARAMETER NAME="M12_AXIS_HIGHTDEST" VALUE="0x0000000c"/>
        <PARAMETER NAME="M12_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_AXIS_BASETDEST" VALUE="0x0000000d"/>
        <PARAMETER NAME="M13_AXIS_HIGHTDEST" VALUE="0x0000000d"/>
        <PARAMETER NAME="M13_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_AXIS_BASETDEST" VALUE="0x0000000e"/>
        <PARAMETER NAME="M14_AXIS_HIGHTDEST" VALUE="0x0000000e"/>
        <PARAMETER NAME="M14_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_AXIS_BASETDEST" VALUE="0x0000000f"/>
        <PARAMETER NAME="M15_AXIS_HIGHTDEST" VALUE="0x0000000f"/>
        <PARAMETER NAME="M15_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="OUTPUT_REG" VALUE="0"/>
        <PARAMETER NAME="ROUTING_MODE" VALUE="1"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40E0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40EFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_audio_ingress_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_audio_ingress_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_audio_ingress_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_audio_ingress_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_ctrl_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="m_axis_aud_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="m_axis_tid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="m_axis_aud_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="m_axis_aud_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="m_axis_aud_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_axis_data_fifo_0_M_AXIS" NAME="S00_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_axis_switch_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_i2s_receiver_0_m_axis_aud" NAME="S01_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/dp_tx_hier_0/clk_wizard_2" HWVERSION="1.0" INSTANCE="dp_tx_hier_0_clk_wizard_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wizard" VLNV="xilinx.com:ip:clk_wizard:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wizard;v=v1_0;d=pg321-clocking-wizard.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACTUAL_PFD" VALUE="33.33300"/>
        <PARAMETER NAME="C_ACTUAL_VCO" VALUE="2999.97000"/>
        <PARAMETER NAME="C_AUTO_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CE_SYNC_EXT" VALUE="0"/>
        <PARAMETER NAME="C_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="C_CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="C_CLKFBIN_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBIN_OBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_FRACT" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_CLKFBOUT_ODDR" VALUE="0"/>
        <PARAMETER NAME="C_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKFB_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="C_CLKIN1_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN1_PERIOD" VALUE="10.00010"/>
        <PARAMETER NAME="C_CLKIN2_BUFG" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="C_CLKIN2_IBUF" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_IBUFDS" VALUE="0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_PERIOD" VALUE="10.00000"/>
        <PARAMETER NAME="C_CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_OUT_FREQ" VALUE="299.99700"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DIVIDE" VALUE="10"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT1_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT1_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT2_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT2_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT3_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT4_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT5_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT6_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_DUTY_CYCLE" VALUE="50.00"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_OUT_FREQ" VALUE="99.99900"/>
        <PARAMETER NAME="C_CLKOUT7_ACTUAL_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DYN_PS" VALUE="00"/>
        <PARAMETER NAME="C_CLKOUT7_GROUPING" VALUE="Auto"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_MBUFGCE_MODE" VALUE="PERFORMANCE"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUTFB_PHASE_CTRL" VALUE="00"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_CLK_TREE1" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE2" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE3" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE4" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE5" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE6" VALUE="0"/>
        <PARAMETER NAME="C_CLK_TREE7" VALUE="0"/>
        <PARAMETER NAME="C_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_DESKEW_DELAY1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_EN2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_DELAY_PATH2" VALUE="FALSE"/>
        <PARAMETER NAME="C_DESKEW_FB1" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_FB2" VALUE="1"/>
        <PARAMETER NAME="C_DESKEW_IN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_IN2" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN1" VALUE="0"/>
        <PARAMETER NAME="C_DESKEW_LOCK_CIRCUIT_EN2" VALUE="0"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.0"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DRP_ADDR_SET1" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_ADDR_SET2" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_ADDR_SET3" VALUE="00000328 0000032c 00000330 00000334 00000338 0000033c 00000340 00000344 00000348 0000034c 00000350 00000354 00000358 0000035c 00000360 00000364 00000368 0000036c 00000370 00000374 00000378 0000037c 00000380 00000384 00000388 0000038c 00000390 00000394 00000398 0000039c 000003a0 000003a4 000003a8 000003ac 000003b0 000003b4 000003b8 000003bc 000003c0 000003c4 000003c8 000003cc 000003d0 000003d4 000003d8 000003dc 000003e0 000003e4 000003e8 000003ec 000003f0 000003f4 000003f8 000003fc"/>
        <PARAMETER NAME="C_DRP_DATA_SET1" VALUE="4b06 0001 1600 2d2d 1b00 0202 0a00 0303 0a00 0303 0a00 0303 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002e 0000 0400 0101 000f 0006 0000 0000 0e80 40fa 43e9 1188 0004 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0a00 0303 0a00 0303 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DRP_DATA_SET2" VALUE="4b06 0001 1600 2d2d 1a00 0202 0b00 0101 0a00 0000 0a00 0101 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002e 0000 0400 0101 000f 0006 0000 0000 0e80 40fa 43e9 1188 0004 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0b00 0101 0a00 0202 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DRP_DATA_SET3" VALUE="4b06 0001 1600 2d2d 1b00 0202 0a00 0303 0a00 0303 0a00 0303 f37c 7c4d d042 ebd8 ec5f edfb aacd 4428 002e 0000 0400 0101 000f 0006 0000 0000 0e80 40fa 43e9 1188 0004 0001 0000 00c0 0dfd 0961 0001 0000 068b 0a00 0303 0a00 0303 0a00 0303 0000 0000 0000 0000 0000 0f00 0001"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_D_MAX" VALUE="107.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="primary       100.000        0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="secondary      100.000        0.010"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="C_LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="C_LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="0"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="0"/>
        <PARAMETER NAME="C_M_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="5.000"/>
        <PARAMETER NAME="C_NUMBUFG" VALUE="1"/>
        <PARAMETER NAME="C_NUMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUMMBUFGCE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output    Output      Phase     Duty      Pk-to-Pk        Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock    Freq (MHz) (degrees) Cycle () Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="no clk_out1 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no clk_out2 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no clk_out3 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no clk_out4 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no clk_out5 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no clk_out6 output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no clk_out7 output"/>
        <PARAMETER NAME="C_OVERRIDE_PRIMITIVE" VALUE="0"/>
        <PARAMETER NAME="C_O_MAX" VALUE="432.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="3.000"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="0"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="99.999"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="C_SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="1"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW1" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_DESKEW2" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED_FB" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="FALSE"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="4320.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="2160.000"/>
        <PARAMETER NAME="C_ZHOLD" VALUE="FALSE"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="BUFGCE_DIV_CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="CE_SYNC_EXT" VALUE="false"/>
        <PARAMETER NAME="CE_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="CLKFB1_DESKEW_PORT" VALUE="clkfb1_deskew"/>
        <PARAMETER NAME="CLKFB2_DESKEW_PORT" VALUE="clkfb2_deskew"/>
        <PARAMETER NAME="CLKFBOUT_MULT" VALUE="90.000000"/>
        <PARAMETER NAME="CLKFBOUT_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKFB_DESKEW_PORT" VALUE="clkfb_deskew"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="CLKIN1_DESKEW_PORT" VALUE="clkin1_deskew"/>
        <PARAMETER NAME="CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_DESKEW_PORT" VALUE="clkin2_deskew"/>
        <PARAMETER NAME="CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN_DESKEW_PORT" VALUE="clkin_deskew"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="10.000000"/>
        <PARAMETER NAME="CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="CLKOUT7_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUTFB_PHASE_CTRL" VALUE="None"/>
        <PARAMETER NAME="CLKOUT_DRIVES" VALUE="BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"/>
        <PARAMETER NAME="CLKOUT_DYN_PS" VALUE="None,None,None,None,None,None,None"/>
        <PARAMETER NAME="CLKOUT_GROUPING" VALUE="Auto,Auto,Auto,Auto,Auto,Auto,Auto"/>
        <PARAMETER NAME="CLKOUT_MATCHED_ROUTING" VALUE="false,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLKOUT_MBUFGCE_MODE" VALUE="PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE,PERFORMANCE"/>
        <PARAMETER NAME="CLKOUT_PORT" VALUE="clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_DUTY_CYCLE" VALUE="50.000,50.000,50.000,50.000,50.000,50.000,50.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_OUT_FREQUENCY" VALUE="300,100.000,100.000,100.000,100.000,100.000,100.000"/>
        <PARAMETER NAME="CLKOUT_REQUESTED_PHASE" VALUE="0.000,0.000,0.000,0.000,0.000,0.000,0.000"/>
        <PARAMETER NAME="CLKOUT_USED" VALUE="true,false,false,false,false,false,false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="CURRENT_PATH" VALUE="clk_wizard_v1_0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_clk_wizard_2_0"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="DESKEW1_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW1_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW1_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW1_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW1_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_DELAY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DESKEW2_DELAY_PATH" VALUE="ClkFb_Path"/>
        <PARAMETER NAME="DESKEW2_FB" VALUE="1"/>
        <PARAMETER NAME="DESKEW2_IN" VALUE="0"/>
        <PARAMETER NAME="DESKEW2_LOCK_CIRCUIT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="LOCKED_DESKEW1_PORT" VALUE="locked_deskew1"/>
        <PARAMETER NAME="LOCKED_DESKEW2_PORT" VALUE="locked_deskew2"/>
        <PARAMETER NAME="LOCKED_FB_PORT" VALUE="locked_fb"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="OVERRIDE_PRIMITIVE" VALUE="false"/>
        <PARAMETER NAME="PERF_MODE" VALUE="FULL"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="PRIMITIVE_TYPE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="99.999"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="SAFECLOCK_STARTUP_MODE" VALUE="DESKEW_MODE"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="true"/>
        <PARAMETER NAME="USE_DYN_RECONFIG_VEAM" VALUE="false"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW1" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_DESKEW2" VALUE="false"/>
        <PARAMETER NAME="USE_LOCKED_FB" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="ZHOLD" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4140000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA414FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="dp_tx_hier_0_clk_wizard_2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_3" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="tx_vid_clk_stream1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_3" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M04_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/dp_tx_hier_0/dptx_gt_ip0" HWVERSION="2.0" INSTANCE="dp_tx_hier_0_dptx_gt_ip0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_gt_bridge" VLNV="xilinx.com:ip:v_vid_gt_bridge:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_gt_bridge;v=v2_0;d=pg398-gt-controller-dp-sdi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ENABLE_RX" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_TX" VALUE="1"/>
        <PARAMETER NAME="C_NEW_DP" VALUE="1"/>
        <PARAMETER NAME="C_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_RX_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="C_RX_PLL" VALUE="1"/>
        <PARAMETER NAME="C_RX_RATE" VALUE="1"/>
        <PARAMETER NAME="C_TX_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="C_TX_PLL" VALUE="0"/>
        <PARAMETER NAME="C_TX_RATE" VALUE="3"/>
        <PARAMETER NAME="C_USE_AXILITE" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSTR" VALUE="1"/>
        <PARAMETER NAME="C_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="C_RATE_GROUPING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTY"/>
        <PARAMETER NAME="c_enable_rx" VALUE="0"/>
        <PARAMETER NAME="c_enable_tx" VALUE="1"/>
        <PARAMETER NAME="c_new_dp" VALUE="1"/>
        <PARAMETER NAME="c_picxo" VALUE="0"/>
        <PARAMETER NAME="c_protocol" VALUE="0"/>
        <PARAMETER NAME="c_rx_num_ch" VALUE="4"/>
        <PARAMETER NAME="c_rx_pll" VALUE="1"/>
        <PARAMETER NAME="c_rx_rate" VALUE="2.7"/>
        <PARAMETER NAME="c_tx_num_ch" VALUE="4"/>
        <PARAMETER NAME="c_tx_pll" VALUE="0"/>
        <PARAMETER NAME="c_tx_rate" VALUE="8.1"/>
        <PARAMETER NAME="c_use_axilite" VALUE="0"/>
        <PARAMETER NAME="c_use_mstr" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dp_gt_ctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_tx_gt_ctrl_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="tx_gt_ctrl_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="gt_ctrl_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_powergood" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_txusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_bufg_gt_clr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_tx_bufg_gt_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_dptx_bufg_gt1" PORT="gt_bufgtclr"/>
            <CONNECTION INSTANCE="gt_quad_bufg_gt_1" PORT="gt_bufgtclr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_mmcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="tx_pll0_locked" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_hsclk0_rplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="hsclk0_rplllock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_pll0_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_tx_pll0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="hsclk0_rpllreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_pll1_locked" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_hsclk1_rplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="hsclk1_rplllock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_pll1_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_tx_pll1_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="hsclk1_rpllreset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_DP_TX_PHY_SB_STS" NAME="DP_TX_PHY_SB_STS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_dp_txss1_0_m_axis_lnk_tx_lane0" NAME="DP_TX_AXI4S_CH0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_txoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_GT_TX0" NAME="GT_TX0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_TX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_dp_txss1_0_m_axis_lnk_tx_lane1" NAME="DP_TX_AXI4S_CH1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_txoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_GT_TX1" NAME="GT_TX1" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_TX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_dp_txss1_0_m_axis_lnk_tx_lane2" NAME="DP_TX_AXI4S_CH2" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_txoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_GT_TX2" NAME="GT_TX2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_TX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_dp_txss1_0_m_axis_lnk_tx_lane3" NAME="DP_TX_AXI4S_CH3" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_txoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_GT_TX3" NAME="GT_TX3" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_TX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/dp_tx_hier_0/i2s_receiver_0" HWVERSION="1.0" INSTANCE="dp_tx_hier_0_i2s_receiver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="i2s_receiver" VLNV="xilinx.com:ip:i2s_receiver:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=i2s_receiver;v=v1_0;d=pg308-i2s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_32BIT_LR" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="128"/>
        <PARAMETER NAME="C_DWIDTH" VALUE="24"/>
        <PARAMETER NAME="C_IS_MASTER" VALUE="1"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_i2s_receiver_0_0"/>
        <PARAMETER NAME="I2SRX_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40F0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="aud_mclk" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aud_mrst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_tx_hier_0_proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="lrclk_out" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_lrclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="lrclk_rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="m_axis_aud_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aud_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_aud_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axis_aud_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aud_tready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_aud_tvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_ctrl_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sclk_out" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_sclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk_rx"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sdata_0_in" SIGIS="undef" SIGNAME="External_Ports_sdata_rx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdata_rx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M03_AXI" DATAWIDTH="32" NAME="s_axi_ctrl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_i2s_receiver_0_m_axis_aud" NAME="m_axis_aud" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_aud_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_aud_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_aud_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_aud_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_tx_hier_0/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="dp_tx_hier_0_proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_0_1"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="dp_tx_hier_0_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="aud_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="24575999" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wizard_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_tx_hier_0/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="dp_tx_hier_0_proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_1_1"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="dp_tx_hier_0_proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="aud_mrst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_tx_hier_0/proc_sys_reset_2" HWVERSION="5.0" INSTANCE="dp_tx_hier_0_proc_sys_reset_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_2_1"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="dp_tx_hier_0_proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_aresetn_stream1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dp_tx_hier_0/proc_sys_reset_3" HWVERSION="5.0" INSTANCE="dp_tx_hier_0_proc_sys_reset_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_3_1"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="dp_tx_hier_0_proc_sys_reset_3_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="tx_vid_rst_stream1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="dp_tx_hier_0_clk_wizard_2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="dpss_vck190_pt_smartconnect_0_1" BDTYPE="SBD" COREREVISION="21" DRIVERMODE="CORE" FULLNAME="/dp_tx_hier_0/smartconnect_0" HWVERSION="1.0" INSTANCE="dp_tx_hier_0_smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="dpss_vck190_pt_smartconnect_0_1" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="dpss_vck190_pt_smartconnect_0_1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_smartconnect_0_1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="7"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="6" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_i2s_receiver_0_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="s_axi_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="113" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/dp_tx_hier_0/tx_clk_rst" HWVERSION="2.0" INSTANCE="dp_tx_hier_0_tx_clk_rst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global_Interrupt_Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x0000000f"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_tx_clk_rst_0"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4110000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA411FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_clk_wizard_2_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M05_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/dp_tx_hier_0/util_vector_logic_2" HWVERSION="2.0" INSTANCE="dp_tx_hier_0_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_util_vector_logic_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_aux_tx_data_en_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="aux_tx_data_en_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_tx_data_en_out_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="dpss_vck190_pt_v_dp_txss1_0_0" BDTYPE="SBD" COREREVISION="3" DRIVERMODE="MIXED" FULLNAME="/dp_tx_hier_0/v_dp_txss1_0" HWVERSION="3.1" INSTANCE="dp_tx_hier_0_v_dp_txss1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_dp_txss1" SIM_BD="dpss_vck190_pt_v_dp_txss1_0_0" VLNV="xilinx.com:ip:v_dp_txss1:3.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_dp_txss1;v=v3_1;d=pg299-v-dp-txss1.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="Reg" RANGE="0x00010000" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="AUDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="AUX_IO_LOC" VALUE="1"/>
        <PARAMETER NAME="AUX_IO_TYPE" VALUE="0"/>
        <PARAMETER NAME="BITS_PER_COLOR" VALUE="10"/>
        <PARAMETER NAME="C_LINK_RATE" VALUE="30"/>
        <PARAMETER NAME="C_VERSAL" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_v_dp_txss1_0_0"/>
        <PARAMETER NAME="EDP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="EGW_IS_PARENT_IP" VALUE="0"/>
        <PARAMETER NAME="ENABLE_420" VALUE="0"/>
        <PARAMETER NAME="ENABLE_8B10B_ENC" VALUE="1"/>
        <PARAMETER NAME="ENABLE_DSC" VALUE="0"/>
        <PARAMETER NAME="ENABLE_INTERNAL_REMAP" VALUE="1"/>
        <PARAMETER NAME="ExampleModes" VALUE="0"/>
        <PARAMETER NAME="Example_Test_Mode" VALUE="Disable"/>
        <PARAMETER NAME="FEC_ENCODER_DELAY" VALUE="16"/>
        <PARAMETER NAME="HDCP22_ENABLE" VALUE="0"/>
        <PARAMETER NAME="HDCP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_CLK_WIZ" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_DUAL_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="INCLUDE_FEC_PORTS" VALUE="0"/>
        <PARAMETER NAME="LANE_COUNT" VALUE="4"/>
        <PARAMETER NAME="LINK_RATE" VALUE="8.1"/>
        <PARAMETER NAME="MODE" VALUE="0"/>
        <PARAMETER NAME="NUM_STREAMS" VALUE="1"/>
        <PARAMETER NAME="Number_of_Audio_Channels" VALUE="2"/>
        <PARAMETER NAME="PHY_DATA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PHY_type_External" VALUE="1"/>
        <PARAMETER NAME="PIXEL_MODE" VALUE="4"/>
        <PARAMETER NAME="PPC_FOR_420" VALUE="4"/>
        <PARAMETER NAME="SIM_MODE" VALUE="Disable"/>
        <PARAMETER NAME="START_DSC_BYTE_FROM_LSB" VALUE="1"/>
        <PARAMETER NAME="VIDEO_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="versal_board" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA401FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aud_clk" SIGIS="undef" SIGNAME="clk_wizard_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aud_rst" POLARITY="ACTIVE_HIGH" SIGIS="undef" SIGNAME="dp_tx_hier_0_proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_tx_data_en_out_n" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_aux_tx_data_en_out_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_tx_data_in" SIGIS="undef" SIGNAME="External_Ports_aux_tx_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_tx_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aux_tx_data_out" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_aux_tx_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aux_tx_data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dptxss_dp_irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_dptxss_dp_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl_ps_irq1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_arready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_awready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_bready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_rready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_wready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="s_axis_aclk_stream1" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn_stream1" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_tx_hier_0_proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axis_audio_ingress_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_audio_ingress_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_audio_ingress_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_audio_ingress_tid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_m_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="m_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_audio_ingress_tready" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_audio_ingress_tvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_axis_switch_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="119" NAME="s_axis_video_stream1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_out_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_stream1_tlast" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_out_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_stream1_tready" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_out_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_stream1_tuser" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_out_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_stream1_tvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_out_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="506.25" DIR="I" NAME="tx_enc_clk" SIGIS="clk" SIGNAME="gt_quad_dptx_bufg_gt1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_dptx_bufg_gt1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tx_gt_ctrl_out" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_tx_gt_ctrl_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="dp_gt_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_hpd" SIGIS="data" SIGNAME="External_Ports_tx_hpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tx_hpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="506250000.0" DIR="I" NAME="tx_lnk_clk" SIGIS="clk" SIGNAME="gt_quad_bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299996999" DIR="I" NAME="tx_vid_clk_stream1" SIGIS="clk" SIGNAME="dp_tx_hier_0_clk_wizard_2_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_vid_rst_stream1" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_tx_hier_0_proc_sys_reset_3_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_3" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vb_fid_stream1" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_video_frame_crc_tx_Vid_Out_AXIS" NAME="s_axis_video_stream1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_video_stream1_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_video_stream1_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_video_stream1_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_video_stream1_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_video_stream1_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_DP_TX_PHY_SB_STS" NAME="s_axis_phy_tx_sb_status" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_dp_txss1_0_m_axis_lnk_tx_lane0" NAME="m_axis_lnk_tx_lane0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_txoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_dp_txss1_0_m_axis_lnk_tx_lane1" NAME="m_axis_lnk_tx_lane1" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_txoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_dp_txss1_0_m_axis_lnk_tx_lane2" NAME="m_axis_lnk_tx_lane2" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_txoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_dp_txss1_0_m_axis_lnk_tx_lane3" NAME="m_axis_lnk_tx_lane3" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dpss_vck190_pt_gt_quad_base_0_ch0_txoutclk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="12"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_axis_switch_0_M00_AXIS" NAME="s_axis_audio_ingress" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_audio_ingress_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_audio_ingress_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_audio_ingress_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_audio_ingress_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/dp_tx_hier_0/v_frmbuf_rd_0" HWVERSION="2.5" INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_frmbuf_rd" VLNV="xilinx.com:ip:v_frmbuf_rd:2.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_frmbuf_rd;v=v2_5;d=pg278-v-frmbuf.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_CTRL" NAME="Reg" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_CACHE_VALUE" VALUE="0x3"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_PROT_VALUE" VALUE="0x0"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIMM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIMM_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="AXIMM_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="AXIMM_NUM_OUTSTANDING" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_MM_VIDEO_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_v_frmbuf_rd_0_0"/>
        <PARAMETER NAME="HAS_ALPHA" VALUE="0"/>
        <PARAMETER NAME="HAS_BGR8" VALUE="0"/>
        <PARAMETER NAME="HAS_BGRA8" VALUE="0"/>
        <PARAMETER NAME="HAS_BGRX8" VALUE="0"/>
        <PARAMETER NAME="HAS_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="HAS_RGB8" VALUE="1"/>
        <PARAMETER NAME="HAS_RGB16" VALUE="0"/>
        <PARAMETER NAME="HAS_RGBA8" VALUE="0"/>
        <PARAMETER NAME="HAS_RGBX8" VALUE="0"/>
        <PARAMETER NAME="HAS_RGBX10" VALUE="1"/>
        <PARAMETER NAME="HAS_RGBX12" VALUE="0"/>
        <PARAMETER NAME="HAS_UYVY8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y12" VALUE="0"/>
        <PARAMETER NAME="HAS_Y16" VALUE="0"/>
        <PARAMETER NAME="HAS_YUV8" VALUE="1"/>
        <PARAMETER NAME="HAS_YUV16" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVA8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX8" VALUE="0"/>
        <PARAMETER NAME="HAS_YUVX10" VALUE="1"/>
        <PARAMETER NAME="HAS_YUVX12" VALUE="0"/>
        <PARAMETER NAME="HAS_YUYV8" VALUE="1"/>
        <PARAMETER NAME="HAS_Y_UV10" VALUE="1"/>
        <PARAMETER NAME="HAS_Y_UV10_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV12" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV12_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV16" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV16_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_UV8_420" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_U_V8" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_U_V10" VALUE="0"/>
        <PARAMETER NAME="HAS_Y_U_V8_420" VALUE="0"/>
        <PARAMETER NAME="MAX_COLS" VALUE="7680"/>
        <PARAMETER NAME="MAX_DATA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="MAX_NR_PLANES" VALUE="2"/>
        <PARAMETER NAME="MAX_ROWS" VALUE="4320"/>
        <PARAMETER NAME="NUM_VIDEO_COMPONENTS" VALUE="3"/>
        <PARAMETER NAME="SAMPLES_PER_CLOCK" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0xA4120000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0xA412FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_tx_hier_0_proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl_ps_irq4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_ARREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_ARVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm_video_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm_video_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_AWREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm_video_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm_video_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_AWVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_BREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_BVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="m_axi_mm_video_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RLAST" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_RREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm_video_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_RVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="m_axi_mm_video_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WLAST" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm_video_WREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm_video_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm_video_WVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="m_axis_video_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_in_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_in_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_TREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_in_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_video_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_in_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_TVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_in_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M06_AXI" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video" DATAWIDTH="256" NAME="m_axi_mm_video" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm_video_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm_video_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm_video_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm_video_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_mm_video_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm_video_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_mm_video_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm_video_ARREADY"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_mm_video_ARREGION"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm_video_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm_video_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_mm_video_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_mm_video_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_mm_video_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_mm_video_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_mm_video_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_mm_video_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_mm_video_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_mm_video_AWREADY"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_mm_video_AWREGION"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_mm_video_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_mm_video_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_mm_video_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_mm_video_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_mm_video_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm_video_RDATA"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm_video_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm_video_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm_video_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm_video_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_mm_video_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_mm_video_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_mm_video_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_mm_video_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_mm_video_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video" NAME="m_axis_video" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_TDATA"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_TREADY"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="processor_hier_0_axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_mm_video" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S05_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processor_hier_0_axi_noc_0"/>
        <PERIPHERAL INSTANCE="dp_tx_hier_0_video_frame_crc_tx"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/dp_tx_hier_0/video_frame_crc_tx" HWVERSION="1.0" INSTANCE="dp_tx_hier_0_video_frame_crc_tx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="video_frame_crc" VLNV="xilinx.com:ip:video_frame_crc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_PPC_MODE" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_Vid_In_AXIS_TDATA_WIDTH" VALUE="120"/>
        <PARAMETER NAME="C_Vid_Out_AXIS_TDATA_WIDTH" VALUE="120"/>
        <PARAMETER NAME="BPC" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_video_frame_crc_tx_0"/>
        <PARAMETER NAME="Pixel_Per_Clock" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4130000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA413FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="vid_in_axis_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="dp_rx_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="119" NAME="vid_in_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axis_video_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axis_tlast" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axis_video_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_in_axis_tready" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axis_video_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axis_tuser" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axis_video_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_in_axis_tvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axis_video_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="119" NAME="vid_out_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_video_stream1_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_out_axis_tlast" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_video_stream1_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_out_axis_tready" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_video_stream1_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_out_axis_tuser" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_video_stream1_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_out_axis_tvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_s_axis_video_stream1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_video_stream1_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axis_video" NAME="Vid_In_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="~"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_in_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="vid_in_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_in_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_in_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_in_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_video_frame_crc_tx_Vid_Out_AXIS" NAME="Vid_Out_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="15"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vid_out_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="vid_out_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vid_out_axis_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="vid_out_axis_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vid_out_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/gt_quad/bufg_gt" HWVERSION="1.0" INSTANCE="gt_quad_bufg_gt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_bufg_gt_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_rx_bufg_gt_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="rx_bufg_gt_clr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="506250000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_gt_quad_base_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="gt_rxusrclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="rx_lnk_clk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_rxusrclk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_rxusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/gt_quad/bufg_gt_1" HWVERSION="1.0" INSTANCE="gt_quad_bufg_gt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_bufg_gt_1_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="506250000.0"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_tx_bufg_gt_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="tx_bufg_gt_clr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="506250000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_gt_quad_base_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="gt_txusrclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="tx_lnk_clk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch2_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch3_txusrclk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch0_txusrclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/gt_quad/dptx_bufg_gt1" HWVERSION="1.0" INSTANCE="gt_quad_dptx_bufg_gt1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bufg_gt" VLNV="xilinx.com:ip:bufg_gt:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bufg_gt;v=v1_0;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_dptx_bufg_gt1_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="506.25"/>
        <PARAMETER NAME="LOC" VALUE="UNPLACED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="gt_bufgtce" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtcemask" SIGIS="undef"/>
        <PORT DIR="I" NAME="gt_bufgtclr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_tx_bufg_gt_clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="tx_bufg_gt_clr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_bufgtclrmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="gt_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="506250000.0" DIR="I" NAME="outclk" SIGIS="clk" SIGNAME="gt_quad_gt_quad_base_ch1_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="ch1_txoutclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="usrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_dptx_bufg_gt1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="tx_enc_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/gt_quad/gt_quad_base" HWVERSION="1.1" INSTANCE="gt_quad_gt_quad_base" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gt_quad_base" VLNV="xilinx.com:ip:gt_quad_base:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=gt_quad_base;v=v1_1;d=pg331-versal-transceivers.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CHANNEL_BONDING_EN"/>
        <PARAMETER NAME="EGW_IS_QUAD" VALUE="1"/>
        <PARAMETER NAME="ENABLE_APB3" VALUE="false"/>
        <PARAMETER NAME="GT_REFCLK_INFO" VALUE="refclk_PROT0_R0_270_MHz_unique1 refclk_PROT1_R0_270_MHz_unique1 refclk_PROT0_R0_270_MHz_unique1 refclk_PROT1_R0_270_MHz_unique1"/>
        <PARAMETER NAME="IS_GTYE5" VALUE="true"/>
        <PARAMETER NAME="IS_GTYP" VALUE="false"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="LANEUSAGE" VALUE="PROT0 {group A rates 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3} PROT1 {group A rates 0,1,2,3 txrate PROT1.D1,PROT1.D1,PROT1.D1,PROT1.D1 tx 0,1,2,3}"/>
        <PARAMETER NAME="LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3} PROT1 {TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="PROT0_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT1_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="PROTO_IS_FABRIC_BRAMN_NEEDED" VALUE="false"/>
        <PARAMETER NAME="PROT_DUAL_OCCUPIED" VALUE="PROT0 BOTH PROT1 BOTH"/>
        <PARAMETER NAME="QUAD_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3} PROT1 {group A rates 0,1,2,3 txrate PROT1.D1,PROT1.D1,PROT1.D1,PROT1.D1 tx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD_PACK"/>
        <PARAMETER NAME="QUAD_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/gt_quad/gt_quad_base {/gt_quad/gt_quad_base dpss_vck190_pt_dptx_gt_ip0_0.IP_CH0,dpss_vck190_pt_dptx_gt_ip0_0.IP_CH1,dpss_vck190_pt_dptx_gt_ip0_0.IP_CH2,dpss_vck190_pt_dptx_gt_ip0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/gt_quad/gt_quad_base {/gt_quad/gt_quad_base dpss_vck190_pt_dprx_gt_ip0_0.IP_CH0,dpss_vck190_pt_dprx_gt_ip0_0.IP_CH1,dpss_vck190_pt_dprx_gt_ip0_0.IP_CH2,dpss_vck190_pt_dprx_gt_ip0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_270_MHz_unique1 HSCLK0_RPLLGTREFCLK0 refclk_PROT1_R0_270_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_270_MHz_unique1 HSCLK1_RPLLGTREFCLK0 refclk_PROT1_R0_270_MHz_unique1"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="99.999001"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ORDERING" VALUE="/gt_quad/gt_quad_base/TX0_GT_IP_Interface dpss_vck190_pt_dptx_gt_ip0_0./dp_tx_hier_0/dptx_gt_ip0/GT_TX0.0 /gt_quad/gt_quad_base/TX1_GT_IP_Interface dpss_vck190_pt_dptx_gt_ip0_0./dp_tx_hier_0/dptx_gt_ip0/GT_TX1.1 /gt_quad/gt_quad_base/TX2_GT_IP_Interface dpss_vck190_pt_dptx_gt_ip0_0./dp_tx_hier_0/dptx_gt_ip0/GT_TX2.2 /gt_quad/gt_quad_base/TX3_GT_IP_Interface dpss_vck190_pt_dptx_gt_ip0_0./dp_tx_hier_0/dptx_gt_ip0/GT_TX3.3 /gt_quad/gt_quad_base/RX0_GT_IP_Interface dpss_vck190_pt_dprx_gt_ip0_0./dp_rx_hier_0/dprx_gt_ip0/GT_RX0.0 /gt_quad/gt_quad_base/RX1_GT_IP_Interface dpss_vck190_pt_dprx_gt_ip0_0./dp_rx_hier_0/dprx_gt_ip0/GT_RX1.1 /gt_quad/gt_quad_base/RX2_GT_IP_Interface dpss_vck190_pt_dprx_gt_ip0_0./dp_rx_hier_0/dprx_gt_ip0/GT_RX2.2 /gt_quad/gt_quad_base/RX3_GT_IP_Interface dpss_vck190_pt_dprx_gt_ip0_0./dp_rx_hier_0/dprx_gt_ip0/GT_RX3.3"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_gt_quad_base_0"/>
        <PARAMETER NAME="DISABLE_APB_WORKAROUND" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTY"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="PORTS_INFO_DICT" VALUE="LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3} PROT1 {TX0 TX1 TX2 TX3}} GT_TYPE GTY REG_CONF_INTF AXI_LITE BOARD_PARAMETER { }"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_EN" VALUE="false"/>
        <PARAMETER NAME="PROT0_ADD_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
        <PARAMETER NAME="PROT0_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT0_GT_DIRECTION" VALUE="SIMPLEX_RX"/>
        <PARAMETER NAME="PROT0_LR0_SETTINGS" VALUE="TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"/>
        <PARAMETER NAME="PROT0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR1_SETTINGS" VALUE="TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"/>
        <PARAMETER NAME="PROT0_LR2_SETTINGS" VALUE="TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"/>
        <PARAMETER NAME="PROT0_LR3_SETTINGS" VALUE="TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_DIRECTION SIMPLEX_RX PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"/>
        <PARAMETER NAME="PROT0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT0_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT0_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT0_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT0_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT0_TX_MASTERCLK_SRC" VALUE="None"/>
        <PARAMETER NAME="PROT1_ENABLE" VALUE="true"/>
        <PARAMETER NAME="PROT1_GT_DIRECTION" VALUE="SIMPLEX_TX"/>
        <PARAMETER NAME="PROT1_LR0_SETTINGS" VALUE="PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY"/>
        <PARAMETER NAME="PROT1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR1_SETTINGS" VALUE="PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY"/>
        <PARAMETER NAME="PROT1_LR2_SETTINGS" VALUE="PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY"/>
        <PARAMETER NAME="PROT1_LR3_SETTINGS" VALUE="PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_DIRECTION SIMPLEX_TX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY"/>
        <PARAMETER NAME="PROT1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT1_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT1_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT1_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT1_RX_MASTERCLK_SRC" VALUE="None"/>
        <PARAMETER NAME="PROT1_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT2_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT2_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT2_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT2_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT2_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT2_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT3_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT3_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT3_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT3_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT3_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT3_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT4_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT4_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT4_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT4_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT4_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT4_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT5_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT5_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT5_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT5_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT5_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT5_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT6_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT6_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT6_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT6_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT6_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT6_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="PROT7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="PROT7_LR0_SETTINGS" VALUE="GT_TYPE GTY GT_DIRECTION DUPLEX PRESET None RX_HD_EN 0 TX_HD_EN 0 RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None TX_LINE_RATE 10.3125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_OVRD false TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_OVRD false RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"/>
        <PARAMETER NAME="PROT7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="PROT7_MULTI_LR" VALUE="false"/>
        <PARAMETER NAME="PROT7_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_RX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_NO_OF_TX_LANES" VALUE="4"/>
        <PARAMETER NAME="PROT7_PRESET" VALUE="None"/>
        <PARAMETER NAME="PROT7_RX_MASTERCLK_SRC" VALUE="RX0"/>
        <PARAMETER NAME="PROT7_TX_MASTERCLK_SRC" VALUE="TX0"/>
        <PARAMETER NAME="PROT_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 506.25 CH0_TXOUTCLK 506.25 CH1_RXOUTCLK 506.25 CH1_TXOUTCLK 506.25 CH2_RXOUTCLK 506.25 CH2_TXOUTCLK 506.25 CH3_RXOUTCLK 506.25 CH3_TXOUTCLK 506.25"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="REFCLK_LIST" VALUE="{/refclk_clk_p[0]} {/refclk_clk_p[0]}"/>
        <PARAMETER NAME="REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_270_MHz_unique1 HSCLK0_RPLLGTREFCLK0 refclk_PROT1_R0_270_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_270_MHz_unique1 HSCLK1_RPLLGTREFCLK0 refclk_PROT1_R0_270_MHz_unique1"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="AXI_LITE"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="TX0_LANE_SEL" VALUE="PROT1"/>
        <PARAMETER NAME="TX1_LANE_SEL" VALUE="PROT1"/>
        <PARAMETER NAME="TX2_LANE_SEL" VALUE="PROT1"/>
        <PARAMETER NAME="TX3_LANE_SEL" VALUE="PROT1"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4180000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA41BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="GT_REFCLK0" SIGIS="clk" SIGNAME="gt_quad_util_ds_buf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_util_ds_buf" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="GT_REFCLK1" SIGIS="clk" SIGNAME="gt_quad_util_ds_buf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_util_ds_buf" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="altclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgbypassb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgmonitorenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgpdb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="bgrcalovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bgrcalovrdenb" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch0_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch0_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch0_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch0_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch0_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch0_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch0_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch0_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch0_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxbyteisaligned" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxcdrlock" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch0_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch0_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch0_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxlpmen" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstdatapathreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxmstreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxmstresetdone" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_gt_quad_base_ch0_rxoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxpmaresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch0_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxpolarity" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxprbserr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxprogdivreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_rxresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxuserrdy" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch0_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch0_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_rxusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="ch0_tstin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch0_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch0_txdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txinhibit" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstdatapathreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txmstreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txmstresetdone" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_gt_quad_base_ch0_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt_1" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpcsresetmask" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch0_txpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txpmaresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch0_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txpolarity" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprbsforceerr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch0_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch0_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txprogdivreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch0_txrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch0_txresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txuserrdy" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch0_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch0_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch0_txusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch1_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch1_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch1_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch1_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch1_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch1_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch1_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch1_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch1_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxbyteisaligned" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxcdrlock" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch1_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch1_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch1_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxlpmen" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstdatapathreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxmstreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxmstresetdone" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch1_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxpmaresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch1_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxpolarity" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxprbserr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxprogdivreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_rxresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxuserrdy" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch1_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch1_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_rxusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="ch1_tstin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch1_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch1_txdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txinhibit" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstdatapathreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txmstreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txmstresetdone" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txoutclk" SIGIS="gt_outclk" SIGNAME="gt_quad_gt_quad_base_ch1_txoutclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_dptx_bufg_gt1" PORT="outclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpcsresetmask" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch1_txpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txpmaresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch1_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txpolarity" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprbsforceerr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch1_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch1_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txprogdivreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch1_txrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch1_txresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txuserrdy" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch1_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch1_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch1_txusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch2_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch2_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch2_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch2_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch2_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch2_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch2_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch2_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch2_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxbyteisaligned" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxcdrlock" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch2_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch2_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch2_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxlpmen" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstdatapathreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxmstreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxmstresetdone" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch2_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxpmaresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch2_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxpolarity" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxprbserr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxprogdivreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_rxresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxuserrdy" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch2_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch2_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_rxusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="ch2_tstin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch2_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch2_txdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txinhibit" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstdatapathreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txmstreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txmstresetdone" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch2_txpcsresetmask" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch2_txpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txpmaresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch2_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txpolarity" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprbsforceerr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch2_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch2_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txprogdivreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch2_txrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch2_txresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txuserrdy" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch2_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch2_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch2_txusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_bufgtce" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtcemask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="ch3_bufgtdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_bufgtrst" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ch3_bufgtrstmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_clkrsvd1" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonfiforeset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_dmonitorclk" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ch3_dmonitorout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_dmonitoroutclk" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_gtrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_hsdppcsreset" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloreset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="ch3_iloresetdone" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_iloresetmask" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="ch3_loopback" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_pcierstb" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_pcsrsvdin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pcsrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ch3_phyesmadaptsave" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phyready" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_phystatus" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="ch3_pinrsvdas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ch3_resetexception" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ch3_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxbufstatus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxbyteisaligned" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxbyteisaligned"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxcdrlock" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxcdrlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxcdrlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ch3_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ch3_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxctrl3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ch3_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxlpmen" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxlpmen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxlpmen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstdatapathreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxmstreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxmstresetdone" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" LEFT="4" NAME="ch3_rxpcsresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxpmaresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ch3_rxpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxpolarity" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxprbserr" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxprbserr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxprbserr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_rxprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxprogdivreset" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_rxresetdone" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxuserrdy" SIGIS="undef" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_ch3_rxuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="ch3_rxuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_rxusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="ch3_tstin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txctrl0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ch3_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txctrl1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txctrl2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ch3_txdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txdiffctrl" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txdiffctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txdiffctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txinhibit" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txinhibit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txinhibit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstdatapathreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txmstdatapathreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txmstdatapathreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txmstreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txmstreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txmstreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txmstresetdone" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txmstresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txmstresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txoutclk" SIGIS="gt_outclk"/>
        <PORT DIR="I" NAME="ch3_txpcsresetmask" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpcsresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txpcsresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ch3_txpd" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txpmaresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpmaresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txpmaresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ch3_txpmaresetmask" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpmaresetmask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txpmaresetmask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txpolarity" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpolarity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txpolarity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txpostcursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txpostcursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txpostcursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprbsforceerr" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txprbsforceerr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txprbsforceerr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ch3_txprbssel" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txprbssel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txprbssel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ch3_txprecursor" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txprecursor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txprecursor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txprogdivreset" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txprogdivreset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txprogdivreset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ch3_txrate" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ch3_txresetdone" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txresetdone">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txresetdone"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txuserrdy" SIGIS="undef" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_ch3_txuserrdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="ch3_txuserrdy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ch3_txusrclk" SIGIS="gt_usrclk" SIGNAME="gt_quad_bufg_gt_1_usrclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_bufg_gt_1" PORT="usrclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="correcterr" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ctrlrsvdin0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="13" NAME="ctrlrsvdin1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="ctrlrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceclk" SIGIS="undef"/>
        <PORT DIR="I" NAME="debugtraceready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="debugtracetdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="debugtracetvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="gpi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="gt_powergood"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="gt_powergood"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk0_lcpllclkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllclkrsvd1" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcplllock" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_hsclk0_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="rx_pll0_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk0_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_rx_pll0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="rx_pll0_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk0_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllrsvd0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_lcpllrsvd1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="hsclk0_lcpllrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllclkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllclkrsvd1" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rplllock" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_hsclk0_rplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="tx_pll0_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk0_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk0_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_tx_pll0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="tx_pll0_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk0_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk0_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllrsvd0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk0_rpllrsvd1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="hsclk0_rpllrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk0_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk0_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk0_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk0_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllclkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllclkrsvd1" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcplllock" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_hsclk1_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="rx_pll1_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk1_lcpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_lcpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_lcpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_rx_hier_0_dprx_gt_ip0_rx_pll1_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="rx_pll1_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk1_lcpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_lcpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllrsvd0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_lcpllrsvd1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="hsclk1_lcpllrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_lcpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_lcpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllclkrsvd0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllclkrsvd1" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllfbclklost" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllfbdiv" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rplllock" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_hsclk1_rplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="tx_pll1_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk1_rpllpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclklost" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rpllrefclkmonitor" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="hsclk1_rpllrefclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllreset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="dp_tx_hier_0_dptx_gt_ip0_tx_pll1_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="tx_pll1_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsclk1_rpllresetbypassmode" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="hsclk1_rpllresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllrsvd0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="hsclk1_rpllrsvd1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="hsclk1_rpllrsvdout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="25" NAME="hsclk1_rpllsdmdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="hsclk1_rpllsdmtoggle" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsclk1_rxrecclkout1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="hsclk1_rxrecclksel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="pcielinkreachtarget" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pcieltssm" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipenorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipenorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="pipesouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="pipesouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rcalenb" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk0_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk0_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_clktestsig" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_clktestsigint" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclk1_gtrefclkpd" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk1_gtrefclkpdint" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_northin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_northout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="resetdone_southin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="resetdone_southout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginreqack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxmarginreqcmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="rxmarginreqlanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="rxmarginreqpayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginreqreq" SIGIS="undef"/>
        <PORT DIR="I" NAME="rxmarginresack" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxmarginrescmd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="rxmarginreslanenum" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="rxmarginrespayld" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="rxmarginresreq" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="GT_Serial_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="GT_Serial_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rxpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="rxpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rxpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="17" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_lite_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trigackin0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigackout0" SIGIS="undef"/>
        <PORT DIR="I" NAME="trigin0" SIGIS="undef"/>
        <PORT DIR="O" NAME="trigout0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txn" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="GT_Serial_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="txp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="GT_Serial_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="txpinorthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpinorthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="txpisouthin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="txpisouthout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubenable" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubinterrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="ubintr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubiolmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubmbrst" SIGIS="undef"/>
        <PORT DIR="I" NAME="ubrxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="ubtxuart" SIGIS="undef"/>
        <PORT DIR="O" NAME="uncorrecterr" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLCLKRSVD0" PHYSICAL="hsclk0_lcpllclkrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLCLKRSVD1" PHYSICAL="hsclk0_lcpllclkrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk0_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk0_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk0_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk0_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk0_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk0_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk0_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk0_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVD0" PHYSICAL="hsclk0_lcpllrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVD1" PHYSICAL="hsclk0_lcpllrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVDOUT" PHYSICAL="hsclk0_lcpllrsvdout"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk0_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk0_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLCLKRSVD0" PHYSICAL="hsclk0_rpllclkrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_RPLLCLKRSVD1" PHYSICAL="hsclk0_rpllclkrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk0_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk0_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk0_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk0_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk0_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk0_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk0_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk0_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVD0" PHYSICAL="hsclk0_rpllrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVD1" PHYSICAL="hsclk0_rpllrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVDOUT" PHYSICAL="hsclk0_rpllrsvdout"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk0_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk0_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk0_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk0_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="HSCLK1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_hsclk_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="HSCLK_LCPLLCLKRSVD0" PHYSICAL="hsclk1_lcpllclkrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLCLKRSVD1" PHYSICAL="hsclk1_lcpllclkrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBCLKLOST" PHYSICAL="hsclk1_lcpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLFBDIV" PHYSICAL="hsclk1_lcpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLPD" PHYSICAL="hsclk1_lcpllpd"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKLOST" PHYSICAL="hsclk1_lcpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKMONITOR" PHYSICAL="hsclk1_lcpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLREFCLKSEL" PHYSICAL="hsclk1_lcpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETBYPASSMODE" PHYSICAL="hsclk1_lcpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRESETMASK" PHYSICAL="hsclk1_lcpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVD0" PHYSICAL="hsclk1_lcpllrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVD1" PHYSICAL="hsclk1_lcpllrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLRSVDOUT" PHYSICAL="hsclk1_lcpllrsvdout"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMDATA" PHYSICAL="hsclk1_lcpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_LCPLLSDMTOGGLE" PHYSICAL="hsclk1_lcpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RPLLCLKRSVD0" PHYSICAL="hsclk1_rpllclkrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_RPLLCLKRSVD1" PHYSICAL="hsclk1_rpllclkrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBCLKLOST" PHYSICAL="hsclk1_rpllfbclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLFBDIV" PHYSICAL="hsclk1_rpllfbdiv"/>
            <PORTMAP LOGICAL="HSCLK_RPLLPD" PHYSICAL="hsclk1_rpllpd"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKLOST" PHYSICAL="hsclk1_rpllrefclklost"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKMONITOR" PHYSICAL="hsclk1_rpllrefclkmonitor"/>
            <PORTMAP LOGICAL="HSCLK_RPLLREFCLKSEL" PHYSICAL="hsclk1_rpllrefclksel"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETBYPASSMODE" PHYSICAL="hsclk1_rpllresetbypassmode"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRESETMASK" PHYSICAL="hsclk1_rpllresetmask"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVD0" PHYSICAL="hsclk1_rpllrsvd0"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVD1" PHYSICAL="hsclk1_rpllrsvd1"/>
            <PORTMAP LOGICAL="HSCLK_RPLLRSVDOUT" PHYSICAL="hsclk1_rpllrsvdout"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMDATA" PHYSICAL="hsclk1_rpllsdmdata"/>
            <PORTMAP LOGICAL="HSCLK_RPLLSDMTOGGLE" PHYSICAL="hsclk1_rpllsdmtoggle"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT0" PHYSICAL="hsclk1_rxrecclkout0"/>
            <PORTMAP LOGICAL="HSCLK_RXRECCLKOUT1" PHYSICAL="hsclk1_rxrecclkout1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="gt_rxmargin_intf" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rxmargin_intf:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxmarginclk" PHYSICAL="rxmarginclk"/>
            <PORTMAP LOGICAL="rxmarginreqack" PHYSICAL="rxmarginreqack"/>
            <PORTMAP LOGICAL="rxmarginreqcmd" PHYSICAL="rxmarginreqcmd"/>
            <PORTMAP LOGICAL="rxmarginreqlanenum" PHYSICAL="rxmarginreqlanenum"/>
            <PORTMAP LOGICAL="rxmarginreqpayld" PHYSICAL="rxmarginreqpayld"/>
            <PORTMAP LOGICAL="rxmarginreqreq" PHYSICAL="rxmarginreqreq"/>
            <PORTMAP LOGICAL="rxmarginresack" PHYSICAL="rxmarginresack"/>
            <PORTMAP LOGICAL="rxmarginrescmd" PHYSICAL="rxmarginrescmd"/>
            <PORTMAP LOGICAL="rxmarginreslanenum" PHYSICAL="rxmarginreslanenum"/>
            <PORTMAP LOGICAL="rxmarginrespayld" PHYSICAL="rxmarginrespayld"/>
            <PORTMAP LOGICAL="rxmarginresreq" PHYSICAL="rxmarginresreq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_GT_TX0" NAME="TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_TX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch0_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch0_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch0_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch0_txdata"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch0_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch0_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch0_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch0_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch0_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch0_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch0_txpd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch0_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch0_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch0_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch0_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch0_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch0_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch0_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch0_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch0_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch0_txresetdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch0_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_GT_TX1" NAME="TX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_TX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch1_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch1_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch1_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch1_txdata"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch1_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch1_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch1_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch1_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch1_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch1_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch1_txpd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch1_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch1_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch1_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch1_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch1_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch1_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch1_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch1_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch1_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch1_txresetdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch1_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_GT_TX2" NAME="TX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_TX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch2_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch2_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch2_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch2_txdata"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch2_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch2_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch2_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch2_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch2_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch2_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch2_txpd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch2_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch2_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch2_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch2_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch2_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch2_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch2_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch2_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch2_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch2_txresetdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch2_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_dptx_gt_ip0_GT_TX3" NAME="TX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_TX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dptx_gt_ip0_0"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="LR0_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 1.62 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 101.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR1_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 2.7 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 168.750 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR2_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 5.4 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 337.500 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY} LR3_SETTINGS {TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 8.1 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 270 TX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 16 TX_INT_DATA_WIDTH 16 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 506.250 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE GT_TYPE GTY}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="ch3_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="ch3_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="ch3_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="ch3_txdata"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="ch3_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="ch3_txinhibit"/>
            <PORTMAP LOGICAL="ch_txmstdatapathreset" PHYSICAL="ch3_txmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_txmstreset" PHYSICAL="ch3_txmstreset"/>
            <PORTMAP LOGICAL="ch_txmstresetdone" PHYSICAL="ch3_txmstresetdone"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="ch3_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="ch3_txpd"/>
            <PORTMAP LOGICAL="ch_txpmaresetdone" PHYSICAL="ch3_txpmaresetdone"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="ch3_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="ch3_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="ch3_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="ch3_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="ch3_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="ch3_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="ch3_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="ch3_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="ch3_txresetdone"/>
            <PORTMAP LOGICAL="ch_txuserrdy" PHYSICAL="ch3_txuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_GT_RX0" NAME="RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="0"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_RX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="1"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch0_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch0_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch0_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch0_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch0_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch0_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch0_rxdata"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch0_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch0_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch0_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch0_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch0_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch0_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch0_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch0_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch0_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch0_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch0_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch0_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch0_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch0_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch0_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_GT_RX1" NAME="RX1_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="1"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_RX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch1_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch1_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch1_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch1_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch1_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch1_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch1_rxdata"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch1_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch1_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch1_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch1_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch1_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch1_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch1_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch1_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch1_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch1_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch1_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch1_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch1_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch1_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch1_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_GT_RX2" NAME="RX2_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="2"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_RX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch2_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch2_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch2_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch2_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch2_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch2_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch2_rxdata"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch2_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch2_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch2_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch2_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch2_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch2_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch2_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch2_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch2_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch2_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch2_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch2_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch2_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch2_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch2_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_dprx_gt_ip0_GT_RX3" NAME="RX3_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="no_addn_file_loaded"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="GT_TYPE GTY"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="3"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="SIMPLEX_RX"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="0"/>
          <PARAMETER NAME="PARENT_ID" VALUE="dpss_vck190_pt_dprx_gt_ip0_0"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="LR0_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 1.62 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 101.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 810.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 0.9718056 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR1_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 2.7 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 168.750 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 1.6196761 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR2_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 5.4 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 337.500 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 675.000 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 5000 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 3.2393521 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0} LR3_SETTINGS {PRESET None RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY RX_LINE_RATE 8.1 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 270 RX_ACTUAL_REFCLK_FREQUENCY 270.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 16 RX_INT_DATA_WIDTH 16 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 506.250 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 506.250 INS_LOSS_NYQ 14 RX_EQ_MODE LPM RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 300 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 4.8590282 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="ch3_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="ch3_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="ch3_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="ch3_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="ch3_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="ch3_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="ch3_rxdata"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="ch3_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmstdatapathreset" PHYSICAL="ch3_rxmstdatapathreset"/>
            <PORTMAP LOGICAL="ch_rxmstreset" PHYSICAL="ch3_rxmstreset"/>
            <PORTMAP LOGICAL="ch_rxmstresetdone" PHYSICAL="ch3_rxmstresetdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="ch3_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="ch3_rxpd"/>
            <PORTMAP LOGICAL="ch_rxpmaresetdone" PHYSICAL="ch3_rxpmaresetdone"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="ch3_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="ch3_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="ch3_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="ch3_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="ch3_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="ch3_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="ch3_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxuserrdy" PHYSICAL="ch3_rxuserrdy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT0_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch0_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch0_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch0_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch0_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch0_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch0_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch0_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch0_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch0_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch0_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch0_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch0_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch0_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch0_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch0_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch0_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch0_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch0_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch0_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch0_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch0_resetexception"/>
            <PORTMAP LOGICAL="ch_tstin" PHYSICAL="ch0_tstin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT1_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch1_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch1_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch1_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch1_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch1_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH1_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch1_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch1_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch1_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch1_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch1_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch1_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch1_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch1_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch1_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch1_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch1_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch1_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch1_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch1_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch1_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch1_resetexception"/>
            <PORTMAP LOGICAL="ch_tstin" PHYSICAL="ch1_tstin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT2_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch2_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch2_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch2_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch2_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch2_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH2_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch2_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch2_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch2_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch2_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch2_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch2_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch2_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch2_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch2_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch2_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch2_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch2_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch2_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch2_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch2_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch2_resetexception"/>
            <PORTMAP LOGICAL="ch_tstin" PHYSICAL="ch2_tstin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT3_BUFGT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_bufgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_bufgtce" PHYSICAL="ch3_bufgtce"/>
            <PORTMAP LOGICAL="ch_bufgtcemask" PHYSICAL="ch3_bufgtcemask"/>
            <PORTMAP LOGICAL="ch_bufgtdiv" PHYSICAL="ch3_bufgtdiv"/>
            <PORTMAP LOGICAL="ch_bufgtrst" PHYSICAL="ch3_bufgtrst"/>
            <PORTMAP LOGICAL="ch_bufgtrstmask" PHYSICAL="ch3_bufgtrstmask"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CH3_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_clkrsvd0" PHYSICAL="ch3_clkrsvd0"/>
            <PORTMAP LOGICAL="ch_clkrsvd1" PHYSICAL="ch3_clkrsvd1"/>
            <PORTMAP LOGICAL="ch_dmonfiforeset" PHYSICAL="ch3_dmonfiforeset"/>
            <PORTMAP LOGICAL="ch_dmonitorclk" PHYSICAL="ch3_dmonitorclk"/>
            <PORTMAP LOGICAL="ch_dmonitorout" PHYSICAL="ch3_dmonitorout"/>
            <PORTMAP LOGICAL="ch_dmonitoroutclk" PHYSICAL="ch3_dmonitoroutclk"/>
            <PORTMAP LOGICAL="ch_gtrsvd" PHYSICAL="ch3_gtrsvd"/>
            <PORTMAP LOGICAL="ch_hsdppcsreset" PHYSICAL="ch3_hsdppcsreset"/>
            <PORTMAP LOGICAL="ch_iloresetmask" PHYSICAL="ch3_iloresetmask"/>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="ch3_loopback"/>
            <PORTMAP LOGICAL="ch_pcsrsvdin" PHYSICAL="ch3_pcsrsvdin"/>
            <PORTMAP LOGICAL="ch_pcsrsvdout" PHYSICAL="ch3_pcsrsvdout"/>
            <PORTMAP LOGICAL="ch_phyesmadaptsave" PHYSICAL="ch3_phyesmadaptsave"/>
            <PORTMAP LOGICAL="ch_phyready" PHYSICAL="ch3_phyready"/>
            <PORTMAP LOGICAL="ch_pinrsvdas" PHYSICAL="ch3_pinrsvdas"/>
            <PORTMAP LOGICAL="ch_resetexception" PHYSICAL="ch3_resetexception"/>
            <PORTMAP LOGICAL="ch_tstin" PHYSICAL="ch3_tstin"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHIN_SOUTHOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthin"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthout"/>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northin"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southout"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthin"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthout"/>
            <PORTMAP LOGICAL="TXPINORTHIN" PHYSICAL="txpinorthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_NORTHOUT_SOUTHIN" TYPE="TARGET" VLNV="xilinx.com:interface:gt_northsouth:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PIPENORTHIN" PHYSICAL="pipenorthout"/>
            <PORTMAP LOGICAL="PIPESOUTHOUT" PHYSICAL="pipesouthin"/>
            <PORTMAP LOGICAL="RESETDONE_NORTHIN" PHYSICAL="resetdone_northout"/>
            <PORTMAP LOGICAL="RESETDONE_SOUTHOUT" PHYSICAL="resetdone_southin"/>
            <PORTMAP LOGICAL="RXPINORTHIN" PHYSICAL="rxpinorthout"/>
            <PORTMAP LOGICAL="RXPISOUTHOUT" PHYSICAL="rxpisouthin"/>
            <PORTMAP LOGICAL="TXPISOUTHOUT" PHYSICAL="txpisouthin"/>
            <PORTMAP LOGICAL="txpinorthin" PHYSICAL="txpinorthout"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bgbypassb" PHYSICAL="bgbypassb"/>
            <PORTMAP LOGICAL="bgmonitorenb" PHYSICAL="bgmonitorenb"/>
            <PORTMAP LOGICAL="bgpdb" PHYSICAL="bgpdb"/>
            <PORTMAP LOGICAL="bgrcalovrd" PHYSICAL="bgrcalovrd"/>
            <PORTMAP LOGICAL="bgrcalovrdenb" PHYSICAL="bgrcalovrdenb"/>
            <PORTMAP LOGICAL="correcterr" PHYSICAL="correcterr"/>
            <PORTMAP LOGICAL="ctrlrsvdin0" PHYSICAL="ctrlrsvdin0"/>
            <PORTMAP LOGICAL="ctrlrsvdin1" PHYSICAL="ctrlrsvdin1"/>
            <PORTMAP LOGICAL="ctrlrsvdout" PHYSICAL="ctrlrsvdout"/>
            <PORTMAP LOGICAL="debugtraceclk" PHYSICAL="debugtraceclk"/>
            <PORTMAP LOGICAL="debugtracedata" PHYSICAL="debugtracetdata"/>
            <PORTMAP LOGICAL="debugtraceready" PHYSICAL="debugtraceready"/>
            <PORTMAP LOGICAL="debugtracetvalid" PHYSICAL="debugtracetvalid"/>
            <PORTMAP LOGICAL="gpi" PHYSICAL="gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="gpo"/>
            <PORTMAP LOGICAL="hsclk0_rxrecclksel" PHYSICAL="hsclk0_rxrecclksel"/>
            <PORTMAP LOGICAL="hsclk1_rxrecclksel" PHYSICAL="hsclk1_rxrecclksel"/>
            <PORTMAP LOGICAL="rcalenb" PHYSICAL="rcalenb"/>
            <PORTMAP LOGICAL="refclk0_clktestsig" PHYSICAL="refclk0_clktestsig"/>
            <PORTMAP LOGICAL="refclk0_clktestsigint" PHYSICAL="refclk0_clktestsigint"/>
            <PORTMAP LOGICAL="refclk0_gtrefclkpdint" PHYSICAL="refclk0_gtrefclkpdint"/>
            <PORTMAP LOGICAL="refclk1_clktestsig" PHYSICAL="refclk1_clktestsig"/>
            <PORTMAP LOGICAL="refclk1_clktestsigint" PHYSICAL="refclk1_clktestsigint"/>
            <PORTMAP LOGICAL="refclk1_gtrefclkpdint" PHYSICAL="refclk1_gtrefclkpdint"/>
            <PORTMAP LOGICAL="trigackin0" PHYSICAL="trigackin0"/>
            <PORTMAP LOGICAL="trigackout0" PHYSICAL="trigackout0"/>
            <PORTMAP LOGICAL="trigin0" PHYSICAL="trigin0"/>
            <PORTMAP LOGICAL="trigout0" PHYSICAL="trigout0"/>
            <PORTMAP LOGICAL="ubenable" PHYSICAL="ubenable"/>
            <PORTMAP LOGICAL="ubinterrupt" PHYSICAL="ubinterrupt"/>
            <PORTMAP LOGICAL="ubintr" PHYSICAL="ubintr"/>
            <PORTMAP LOGICAL="ubiolmbrst" PHYSICAL="ubiolmbrst"/>
            <PORTMAP LOGICAL="ubmbrst" PHYSICAL="ubmbrst"/>
            <PORTMAP LOGICAL="ubrxuart" PHYSICAL="ubrxuart"/>
            <PORTMAP LOGICAL="ubtxuart" PHYSICAL="ubtxuart"/>
            <PORTMAP LOGICAL="uncorrecterr" PHYSICAL="uncorrecterr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M05_AXI" DATAWIDTH="32" NAME="AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="gt_quad_gt_quad_base_GT_Serial" NAME="GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/gt_quad/util_ds_buf" HWVERSION="2.2" INSTANCE="gt_quad_util_ds_buf" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_util_ds_buf_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_CEB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="gt_quad_util_ds_buf_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="refclk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="gt_quad_util_ds_buf_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="refclk_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="gt_quad_util_ds_buf_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="GT_REFCLK0"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="GT_REFCLK1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_refclk" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/oddr_0" HWVERSION="1.0" INSTANCE="oddr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="oddr" VLNV="xilinx.com:ip:oddr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_oddr_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="36864000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="oddr_0_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mclk_out_rx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/oddr_1" HWVERSION="1.0" INSTANCE="oddr_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="oddr" VLNV="xilinx.com:ip:oddr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_oddr_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="36864000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="36864000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="oddr_1_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="mclk_out_tx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/processor_hier_0/axi_gpio_0" HWVERSION="2.0" INSTANCE="processor_hier_0_axi_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global_Interrupt_Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_axi_gpio_0_1"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA40D0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA40DFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="gtpowergood"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M06_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/processor_hier_0/axi_iic_0" HWVERSION="2.1" INSTANCE="processor_hier_0_axi_iic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_1;d=pg090-axi-iic.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1c"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable&#xA;0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core&#xA;1 - Unmasked AXI IIC core interrupts are passed to processor&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x020"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xd0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x028"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SOFTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Soft Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x040"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RKEY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset Key - Firmware must write a value of 0xA to this field to&#xA;            cause a soft reset of the Interrupt registers of AXI IIC controller.&#xA;            Writing any other value results in an AXI transaction&#xA;            acknowledgement with SLVERR and no reset occurs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set before any other CR bits have any effect&#xA;0 - resets and disables the AXI IIC controller but not the registers or FIFOs&#xA;1 - enables the AXI IIC controller&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs&#xA;0 - transmit FIFO normal operation&#xA;1 - resets the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSMS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When this bit is changed from 0 to 1, the&#xA;AXI IIC bus interface generates a START condition in master mode. When&#xA;this bit is cleared, a STOP condition is generated and the AXI IIC bus&#xA;interface switches to slave mode. When this bit is cleared by the&#xA;hardware, because arbitration for the bus has been lost, a STOP&#xA;condition is not generated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit selects the direction of master/slave transfers.&#xA;0 - selects an AXI IIC receive&#xA;1 - selects an AXI IIC transmit&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXAK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit specifies the value driven onto&#xA;the sda line during acknowledge cycles for both master and slave recievers.&#xA;0 - acknowledge&#xA;1 - not-acknowledge&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Writing a 1 to this bit generates a repeated START &#xA;condition on the bus if the AXI IIC bus interface is the current bus&#xA;master. Attempting a repeated START at the wrong time, if the bus is&#xA;owned by another master, results in a loss of arbitration. This bit is reset&#xA;when the repeated start occurs. This bit must be set prior to writing the&#xA;new address to the TX_FIFO or DTR&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GC_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setting this bit High allows the AXI IIC to respond to a general call address.&#xA;0 - General Call Disabled&#xA;1 - General Call Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ABGC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set to 1 when another master has issued a general call and&#xA;the general call enable bit is set to 1, CR(6) = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AAS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface&#xA;is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit&#xA;address or general call if enabled. This bit is cleared when a stop&#xA;condition is detected or a repeated start occurs.&#xA;0 - indicates not being addressed as a slave&#xA;1 - indicates being addressed as a slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="BB">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit indicates the status of the IIC bus. This bit is set&#xA;when a START condition is detected and cleared when a STOP&#xA;condition is detected.&#xA;0 - indicates the bus is idle&#xA;1 - indicates the bus is busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the IIC bus interface has been addressed as a slave (AAS is set), &#xA;this bit indicates the value of the read/write bit sent by the master.&#xA;This bit is only valid when a complete transfer has occurred and&#xA;no other transfers have been initiated.&#xA;0 - indicates master writing to slave&#xA;1 - indicates master reading from slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the receive FIFO is full.&#xA;This bit is set only when all 16 locations in the FIFO are full,&#xA;regardless of the compare value field of the RX_FIFO_PIRQ register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the receive FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If the dynamic stop bit is used and the AXI IIC is a master receiver,&#xA;the value is the number of bytes to receive.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Start">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic start bit can be used to send a start or repeated start sequence on the&#xA;IIC bus. A start sequence is generated if the MSMS = 0, a&#xA;repeated start sequence is generated if the MSMS = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Stop">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic stop bit can be used to send an IIC stop&#xA;sequence on the IIC bus after the last byte has been transmitted or received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="IIC Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address used by the IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="7"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TEN_ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Ten Bit Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MSB_of_Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_PIRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Programmable Depth Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Compare_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 implies that when&#xA;10 locations in the receive FIFO are filled, the receive FIFO&#xA;interrupt is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPO">
              <PROPERTY NAME="DESCRIPTION" VALUE="General Purpose Output Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="General_Purpose_Outputs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The LSB (Bit[0]) is the first bit populated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated STOP condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hold time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Setup time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TBUF">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TBUF Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TBUF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bus free time between a STOP and START condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THIGH Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High Period of the scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TLOW Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TLOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low Period of scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Hold time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="0x00"/>
        <PARAMETER NAME="C_DISABLE_SETUP_VIOLATION_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="100000"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="C_STATIC_TIMING_REG_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="99999001"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_TIMING_REG_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="99.999001"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_axi_iic_0_0"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="100"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4050000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA405FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="gpo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="IIC_0_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="IIC_0_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="IIC_0_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="IIC_0_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="IIC_0_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="IIC_0_sda_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_axi_iic_0_IIC" NAME="IIC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="dpss_vck190_pt_axi_noc_0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="MIXED" FULLNAME="/processor_hier_0/axi_noc_0" HWVERSION="1.0" INSTANCE="processor_hier_0_axi_noc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_noc" SIM_BD="dpss_vck190_pt_axi_noc_0_0" VLNV="xilinx.com:ip:axi_noc:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_noc;v=v1_0;d=pg313-network-on-chip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BLI_DESTID_PINS"/>
        <PARAMETER NAME="BLI_NAMES"/>
        <PARAMETER NAME="CH0_DDR4_0_BOARD_INTERFACE" VALUE="ddr4_dimm1"/>
        <PARAMETER NAME="CH0_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH0_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_DDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_0_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CH1_LPDDR4_3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_NAMES"/>
        <PARAMETER NAME="CONTROLLERTYPE" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_axi_noc_0_0"/>
        <PARAMETER NAME="HBM_AP_BASE_CONFIG" VALUE="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_AUTO_POPULATE" VALUE="yes"/>
        <PARAMETER NAME="HBM_CHNL0_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL10_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL11_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL12_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL13_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL14_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL15_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL1_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL2_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL3_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL4_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL5_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL6_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL7_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL8_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL9_CONFIG"/>
        <PARAMETER NAME="HBM_CHNL_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_CHNL_PARAM" VALUE="0"/>
        <PARAMETER NAME="HBM_CTRL_PHY_MODE" VALUE="Controller_and_Physical_Layer"/>
        <PARAMETER NAME="HBM_DENSITY_PER_CHNL" VALUE="NA"/>
        <PARAMETER NAME="HBM_DFI_CLK_DIV2_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_EXT_REFCLK_IO_STANDARD" VALUE="NONE"/>
        <PARAMETER NAME="HBM_FCV_PARAM" VALUE="Disable"/>
        <PARAMETER NAME="HBM_GBL_REF_RST_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_HPLL_TEST_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ0" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_FREQ1" VALUE="1600"/>
        <PARAMETER NAME="HBM_MEMORY_MODEL" VALUE="xilinx_responder"/>
        <PARAMETER NAME="HBM_MEM_BACKDOOR_WRITE" VALUE="false"/>
        <PARAMETER NAME="HBM_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="HBM_MEM_INIT_MODE" VALUE="INIT_0"/>
        <PARAMETER NAME="HBM_NUM_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_NUM_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_OVERWRITE_PORTCONTROL_REG" VALUE="false"/>
        <PARAMETER NAME="HBM_PHYIO_CNTRL_BLOCK" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_DEBUG_PORTS_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_0" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_1" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_2" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_3" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_4" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_5" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_6" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_7" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_8" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_9" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_10" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_11" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_12" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_13" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_14" VALUE="false"/>
        <PARAMETER NAME="HBM_PHY_EN_15" VALUE="false"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ0" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_FREQ1" VALUE="100.000"/>
        <PARAMETER NAME="HBM_REF_CLK_SELECTION" VALUE="Internal"/>
        <PARAMETER NAME="HBM_SIDEBAND_PINS"/>
        <PARAMETER NAME="HBM_SIMULATION_MODE" VALUE="BFM"/>
        <PARAMETER NAME="HBM_ST0_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_ST1_EN" VALUE="false"/>
        <PARAMETER NAME="HBM_STACK0_CONFIG"/>
        <PARAMETER NAME="HBM_STACKS" VALUE="0"/>
        <PARAMETER NAME="HBM_START_CHNL" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHY" VALUE="0"/>
        <PARAMETER NAME="HBM_START_PHYSICAL_CHNL" VALUE="-1"/>
        <PARAMETER NAME="HBM_VNC_EN" VALUE="false"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/noc_mc.png"/>
        <PARAMETER NAME="MC0_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC0_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC1_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC1_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC2_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC2_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC3_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC3_FLIPPED_PINOUT" VALUE="false"/>
        <PARAMETER NAME="MC_ADDRESSMAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_ADDR_BIT0" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT1" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT2" VALUE="NC"/>
        <PARAMETER NAME="MC_ADDR_BIT3" VALUE="CA0"/>
        <PARAMETER NAME="MC_ADDR_BIT4" VALUE="CA1"/>
        <PARAMETER NAME="MC_ADDR_BIT5" VALUE="CA2"/>
        <PARAMETER NAME="MC_ADDR_BIT6" VALUE="BG0"/>
        <PARAMETER NAME="MC_ADDR_BIT7" VALUE="CA3"/>
        <PARAMETER NAME="MC_ADDR_BIT8" VALUE="CA4"/>
        <PARAMETER NAME="MC_ADDR_BIT9" VALUE="CA5"/>
        <PARAMETER NAME="MC_ADDR_BIT10" VALUE="CA6"/>
        <PARAMETER NAME="MC_ADDR_BIT11" VALUE="CA7"/>
        <PARAMETER NAME="MC_ADDR_BIT12" VALUE="CA8"/>
        <PARAMETER NAME="MC_ADDR_BIT13" VALUE="CA9"/>
        <PARAMETER NAME="MC_ADDR_BIT14" VALUE="BG1"/>
        <PARAMETER NAME="MC_ADDR_BIT15" VALUE="BA0"/>
        <PARAMETER NAME="MC_ADDR_BIT16" VALUE="BA1"/>
        <PARAMETER NAME="MC_ADDR_BIT17" VALUE="RA0"/>
        <PARAMETER NAME="MC_ADDR_BIT18" VALUE="RA1"/>
        <PARAMETER NAME="MC_ADDR_BIT19" VALUE="RA2"/>
        <PARAMETER NAME="MC_ADDR_BIT20" VALUE="RA3"/>
        <PARAMETER NAME="MC_ADDR_BIT21" VALUE="RA4"/>
        <PARAMETER NAME="MC_ADDR_BIT22" VALUE="RA5"/>
        <PARAMETER NAME="MC_ADDR_BIT23" VALUE="RA6"/>
        <PARAMETER NAME="MC_ADDR_BIT24" VALUE="RA7"/>
        <PARAMETER NAME="MC_ADDR_BIT25" VALUE="RA8"/>
        <PARAMETER NAME="MC_ADDR_BIT26" VALUE="RA9"/>
        <PARAMETER NAME="MC_ADDR_BIT27" VALUE="RA10"/>
        <PARAMETER NAME="MC_ADDR_BIT28" VALUE="RA11"/>
        <PARAMETER NAME="MC_ADDR_BIT29" VALUE="RA12"/>
        <PARAMETER NAME="MC_ADDR_BIT30" VALUE="RA13"/>
        <PARAMETER NAME="MC_ADDR_BIT31" VALUE="RA14"/>
        <PARAMETER NAME="MC_ADDR_BIT32" VALUE="RA15"/>
        <PARAMETER NAME="MC_ADDR_BIT33" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT34" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT35" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT36" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT37" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT38" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT39" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT40" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT41" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT42" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_BIT43" VALUE="NA"/>
        <PARAMETER NAME="MC_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_ATTR_FILE" VALUE="sidefile.xdc"/>
        <PARAMETER NAME="MC_BA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BG_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MC_BOARD_INTRF_EN" VALUE="true"/>
        <PARAMETER NAME="MC_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="MC_CASLATENCY" VALUE="22"/>
        <PARAMETER NAME="MC_CASWRITELATENCY" VALUE="16"/>
        <PARAMETER NAME="MC_CA_MIRROR" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH0_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH0_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_LR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="MC_CH1_LP4_CHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CH1_LP4_CHB_ENABLE" VALUE="false"/>
        <PARAMETER NAME="MC_CHANNEL_INTERLEAVING" VALUE="false"/>
        <PARAMETER NAME="MC_CHAN_REGION0" VALUE="DDR_LOW0"/>
        <PARAMETER NAME="MC_CHAN_REGION1" VALUE="NONE"/>
        <PARAMETER NAME="MC_CH_INTERLEAVING_SIZE" VALUE="NONE"/>
        <PARAMETER NAME="MC_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_CLAMSHELL" VALUE="false"/>
        <PARAMETER NAME="MC_COLUMNADDRESSWIDTH" VALUE="10"/>
        <PARAMETER NAME="MC_COMPONENT_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_COMPONENT_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_CONFIG_NUM" VALUE="config17"/>
        <PARAMETER NAME="MC_CORRECT_EN" VALUE="1"/>
        <PARAMETER NAME="MC_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_DATAWIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_DC_CMD_CREDITS" VALUE="0x000002A8"/>
        <PARAMETER NAME="MC_DDR4_2T" VALUE="Disable"/>
        <PARAMETER NAME="MC_DDR4_CTLE" VALUE="000"/>
        <PARAMETER NAME="MC_DDR4_MIGRATION" VALUE="false"/>
        <PARAMETER NAME="MC_DDR_INIT_TIMEOUT" VALUE="0x00079C3E"/>
        <PARAMETER NAME="MC_DEVICE_TYPE" VALUE="S80"/>
        <PARAMETER NAME="MC_DISABLE_DATA_CHECK" VALUE="1"/>
        <PARAMETER NAME="MC_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MC_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="MC_ECC" VALUE="false"/>
        <PARAMETER NAME="MC_ECC_SCRUB_PERIOD" VALUE="0x003E80"/>
        <PARAMETER NAME="MC_ECC_SCRUB_SIZE" VALUE="8192"/>
        <PARAMETER NAME="MC_EN_BACKGROUND_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_ECC_SCRUBBING" VALUE="false"/>
        <PARAMETER NAME="MC_EN_INTR_RESP" VALUE="FALSE"/>
        <PARAMETER NAME="MC_EN_NPP_MONITOR" VALUE="1"/>
        <PARAMETER NAME="MC_EN_PERF_STATS" VALUE="false"/>
        <PARAMETER NAME="MC_EXMON_CLR_EXE" VALUE="0x00000100"/>
        <PARAMETER NAME="MC_EXTENDED_WDQS" VALUE="TRUE"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_ADD_CMD_DELAY_EN" VALUE="Disable"/>
        <PARAMETER NAME="MC_F1_CASLATENCY" VALUE="24"/>
        <PARAMETER NAME="MC_F1_CASWRITELATENCY" VALUE="20"/>
        <PARAMETER NAME="MC_F1_CLA" VALUE="0"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR1" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR2" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR3" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR11" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR13" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_LPDDR4_MR22" VALUE="0x0000"/>
        <PARAMETER NAME="MC_F1_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_F1_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TCKE" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TCKEMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_F1_TFAW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_F1_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_ON" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPAR_ALERT_PW_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_F1_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRCD" VALUE="13750"/>
        <PARAMETER NAME="MC_F1_TRCDMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_F1_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_F1_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_F1_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TRTP_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_F1_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_L_MIN" VALUE="7500"/>
        <PARAMETER NAME="MC_F1_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_F1_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXP" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TXPMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_F1_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_FCV_FULLCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_FREQ_PARAM" VALUE="F0"/>
        <PARAMETER NAME="MC_FREQ_SEL" VALUE="SYS_CLK_FROM_MEMORY_CLK"/>
        <PARAMETER NAME="MC_FREQ_SWITCHING_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_GUI" VALUE="0"/>
        <PARAMETER NAME="MC_IBUFDISABLE" VALUE="false"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_PWR_DOWN_MODE" VALUE="0x00000AA"/>
        <PARAMETER NAME="MC_IDLE_TIME_ENTR_SELF_REF_MODE" VALUE="0x0020000"/>
        <PARAMETER NAME="MC_INIT_MEM_USING_ECC_SCRUB" VALUE="false"/>
        <PARAMETER NAME="MC_INPUTCLK0_PERIOD" VALUE="5000"/>
        <PARAMETER NAME="MC_INPUTCLK1_PERIOD" VALUE="2500"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY0" VALUE="200.000"/>
        <PARAMETER NAME="MC_INPUT_FREQUENCY1" VALUE="400.000"/>
        <PARAMETER NAME="MC_INTERLEAVE_SIZE" VALUE="128"/>
        <PARAMETER NAME="MC_INTERNAL_CA_PARITY_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_INTERNAL_SYSCLK_EN" VALUE="false"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD0_FOR_OP" VALUE="1250"/>
        <PARAMETER NAME="MC_IP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_LP4_CA_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CA_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKE_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CKT_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_CS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DMI_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQS_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_A_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_DQ_B_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LP4_OPERATING_TEMP" VALUE="STANDARD"/>
        <PARAMETER NAME="MC_LP4_OVERWRITE_IO_PROP" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_PIN_EFFICIENT" VALUE="false"/>
        <PARAMETER NAME="MC_LP4_RESETN_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MC_LPDDR4_REFRESH_TYPE" VALUE="ALL_BANK"/>
        <PARAMETER NAME="MC_LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_MAIN_BASE_ADDR" VALUE="0xF6150000"/>
        <PARAMETER NAME="MC_MAIN_MODULE_NAME" VALUE="DDRMC_MAIN_0"/>
        <PARAMETER NAME="MC_MEMORY_DENSITY" VALUE="8GB"/>
        <PARAMETER NAME="MC_MEMORY_DEVICETYPE" VALUE="UDIMMs"/>
        <PARAMETER NAME="MC_MEMORY_DEVICE_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY1" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_FREQUENCY2" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_SPEEDGRADE" VALUE="DDR4-3200AA(22-22-22)"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_MEMORY_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_MEM_ADDRESS_MAP" VALUE="ROW_COLUMN_BANK"/>
        <PARAMETER NAME="MC_MEM_DEVICE_WIDTH" VALUE="x8"/>
        <PARAMETER NAME="MC_MEM_INIT_FILE" VALUE="no_file_loaded"/>
        <PARAMETER NAME="MC_MIN_VLD_CNT_CTRL" VALUE="false"/>
        <PARAMETER NAME="MC_NAME" VALUE="MC"/>
        <PARAMETER NAME="MC_NETLIST_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="MC_NOC_BASE_ADDR" VALUE="0xF6070000"/>
        <PARAMETER NAME="MC_NOC_MODULE_NAME" VALUE="DDRMC_NOC_0"/>
        <PARAMETER NAME="MC_NO_CHANNELS" VALUE="Single"/>
        <PARAMETER NAME="MC_NUM_CK" VALUE="1"/>
        <PARAMETER NAME="MC_ODTLon" VALUE="0"/>
        <PARAMETER NAME="MC_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD0" VALUE="625"/>
        <PARAMETER NAME="MC_OP_TIMEPERIOD1" VALUE="625"/>
        <PARAMETER NAME="MC_ORDERING" VALUE="Strict"/>
        <PARAMETER NAME="MC_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_PARITYLATENCY" VALUE="0"/>
        <PARAMETER NAME="MC_PER_RD_INTVL" VALUE="20000000"/>
        <PARAMETER NAME="MC_PHYS_NAME" VALUE="noc_mc_ddr4_v1_0"/>
        <PARAMETER NAME="MC_POWERMODES" VALUE="true"/>
        <PARAMETER NAME="MC_PRE_DEF_ADDR_MAP_SEL" VALUE="ROW_BANK_COLUMN_BGO"/>
        <PARAMETER NAME="MC_PRUNECHIP_SIM_CHANGES" VALUE="Disable"/>
        <PARAMETER NAME="MC_RANK" VALUE="1"/>
        <PARAMETER NAME="MC_RCD_DELAY" VALUE="0"/>
        <PARAMETER NAME="MC_RCD_PARITY" VALUE="false"/>
        <PARAMETER NAME="MC_READ_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_READ_DBI" VALUE="false"/>
        <PARAMETER NAME="MC_REFRESH_RATE" VALUE="1x"/>
        <PARAMETER NAME="MC_REFRESH_SPEED" VALUE="1x_SPEED-NORMAL_TEMPERATURE"/>
        <PARAMETER NAME="MC_REF_AND_PER_CAL_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_REGION" VALUE="0"/>
        <PARAMETER NAME="MC_REGVAL_COMPARE" VALUE="false"/>
        <PARAMETER NAME="MC_REG_ADEC0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_ADEC2" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC3" VALUE="0x00005000"/>
        <PARAMETER NAME="MC_REG_ADEC4" VALUE="0x279A5923"/>
        <PARAMETER NAME="MC_REG_ADEC5" VALUE="0x1349140F"/>
        <PARAMETER NAME="MC_REG_ADEC6" VALUE="0x185D6554"/>
        <PARAMETER NAME="MC_REG_ADEC7" VALUE="0x1D71B699"/>
        <PARAMETER NAME="MC_REG_ADEC8" VALUE="0x030207DE"/>
        <PARAMETER NAME="MC_REG_ADEC9" VALUE="0x081C6144"/>
        <PARAMETER NAME="MC_REG_ADEC10" VALUE="0x0D30B289"/>
        <PARAMETER NAME="MC_REG_ADEC11" VALUE="0x001A284E"/>
        <PARAMETER NAME="MC_REG_CMDQ_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_CTRL1" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_CMDQ_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_NSU0_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU1_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU2_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_NSU3_PORT" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_P0_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P0_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P1_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P2_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BER_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_BEW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_ISW_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_P3_LLR_RATE_CTRL" VALUE="0x003FFC0F"/>
        <PARAMETER NAME="MC_REG_QOS0" VALUE="0x000F00F0"/>
        <PARAMETER NAME="MC_REG_QOS1" VALUE="0x00200804"/>
        <PARAMETER NAME="MC_REG_QOS2" VALUE="0x00000802"/>
        <PARAMETER NAME="MC_REG_QOS_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT0" VALUE="0x01084210"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT1" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MC_REG_QOS_TIMEOUT2" VALUE="0x000000FF"/>
        <PARAMETER NAME="MC_REG_RATE_CTRL_SCALE" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P0" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P1" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P2" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_RD_DRR_TKN_P3" VALUE="0x00040404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P0" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P1" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P2" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_REG_WR_DRR_TKN_P3" VALUE="0x00000404"/>
        <PARAMETER NAME="MC_ROWADDRESSWIDTH" VALUE="16"/>
        <PARAMETER NAME="MC_RTT" VALUE="RZQ/6"/>
        <PARAMETER NAME="MC_SAVERESTORE" VALUE="false"/>
        <PARAMETER NAME="MC_SCRUBBING" VALUE="off"/>
        <PARAMETER NAME="MC_SELFREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_SILICON_REVISION" VALUE="NA"/>
        <PARAMETER NAME="MC_SIMMODE" VALUE="BFM"/>
        <PARAMETER NAME="MC_SKIPCAL" VALUE="Disable"/>
        <PARAMETER NAME="MC_SLOT" VALUE="Single"/>
        <PARAMETER NAME="MC_STACKHEIGHT" VALUE="1"/>
        <PARAMETER NAME="MC_SVFLOW" VALUE="Disable"/>
        <PARAMETER NAME="MC_SYSTEM_CLOCK" VALUE="Differential"/>
        <PARAMETER NAME="MC_TBCW" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD" VALUE="0"/>
        <PARAMETER NAME="MC_TCCDMW" VALUE="32"/>
        <PARAMETER NAME="MC_TCCD_3DS" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_3DS_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TCCD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCCD_L_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TCCD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TCK" VALUE="628"/>
        <PARAMETER NAME="MC_TCKE" VALUE="8"/>
        <PARAMETER NAME="MC_TCKEMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TCMR_MRD" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQS2DQ_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSCK_MAX" VALUE="0"/>
        <PARAMETER NAME="MC_TDQSCK_MIN" VALUE="1500"/>
        <PARAMETER NAME="MC_TDQSS_MAX" VALUE="1.25"/>
        <PARAMETER NAME="MC_TDQSS_MIN" VALUE="0.75"/>
        <PARAMETER NAME="MC_TEMP_DIR_DELETE" VALUE="TRUE"/>
        <PARAMETER NAME="MC_TFAW" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAWMIN" VALUE="21000"/>
        <PARAMETER NAME="MC_TFAW_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TFAW_nCK" VALUE="34"/>
        <PARAMETER NAME="MC_TMOD" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_MIN" VALUE="24"/>
        <PARAMETER NAME="MC_TMOD_nCK" VALUE="24"/>
        <PARAMETER NAME="MC_TMPRR" VALUE="1"/>
        <PARAMETER NAME="MC_TMRC" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD" VALUE="8"/>
        <PARAMETER NAME="MC_TMRDMIN" VALUE="8"/>
        <PARAMETER NAME="MC_TMRD_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TMRR" VALUE="8"/>
        <PARAMETER NAME="MC_TMRW" VALUE="0"/>
        <PARAMETER NAME="MC_TMRWMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TMRW_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TODTon_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCOMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TOSCO_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TPAR_ALERT_ON" VALUE="10"/>
        <PARAMETER NAME="MC_TPAR_ALERT_PW_MAX" VALUE="192"/>
        <PARAMETER NAME="MC_TPBR2PBR" VALUE="0"/>
        <PARAMETER NAME="MC_TPBR2PBRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TPDM_RD" VALUE="0"/>
        <PARAMETER NAME="MC_TRAS" VALUE="32000"/>
        <PARAMETER NAME="MC_TRASMIN" VALUE="32000"/>
        <PARAMETER NAME="MC_TRAS_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRC" VALUE="45750"/>
        <PARAMETER NAME="MC_TRCD" VALUE="13750"/>
        <PARAMETER NAME="MC_TRCDMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_TRCD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRCMIN" VALUE="45750"/>
        <PARAMETER NAME="MC_TREFI" VALUE="7800000"/>
        <PARAMETER NAME="MC_TREFIPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFC" VALUE="350000"/>
        <PARAMETER NAME="MC_TRFCAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCMIN" VALUE="350000"/>
        <PARAMETER NAME="MC_TRFCPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRFCPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRP" VALUE="13750"/>
        <PARAMETER NAME="MC_TRPAB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPABMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPAB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPMIN" VALUE="13750"/>
        <PARAMETER NAME="MC_TRPPB" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPBMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRPPB_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TRPST" VALUE="0.4"/>
        <PARAMETER NAME="MC_TRRD" VALUE="0"/>
        <PARAMETER NAME="MC_TRRDMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_DLR" VALUE="0"/>
        <PARAMETER NAME="MC_TRRD_L" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_MIN" VALUE="8"/>
        <PARAMETER NAME="MC_TRRD_L_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_S" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_MIN" VALUE="4"/>
        <PARAMETER NAME="MC_TRRD_S_nCK" VALUE="1"/>
        <PARAMETER NAME="MC_TRRD_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TRTP" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTPMIN" VALUE="7500"/>
        <PARAMETER NAME="MC_TRTP_nCK" VALUE="12"/>
        <PARAMETER NAME="MC_TRTW" VALUE="350"/>
        <PARAMETER NAME="MC_TSTAB" VALUE="0"/>
        <PARAMETER NAME="MC_TWPRE" VALUE="0.9"/>
        <PARAMETER NAME="MC_TWPST" VALUE="0.33"/>
        <PARAMETER NAME="MC_TWR" VALUE="15000"/>
        <PARAMETER NAME="MC_TWRMIN" VALUE="15000"/>
        <PARAMETER NAME="MC_TWR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR" VALUE="0"/>
        <PARAMETER NAME="MC_TWTRMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_L" VALUE="7500"/>
        <PARAMETER NAME="MC_TWTR_L_MIN" VALUE="0"/>
        <PARAMETER NAME="MC_TWTR_S" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_S_MIN" VALUE="2500"/>
        <PARAMETER NAME="MC_TWTR_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TXP" VALUE="10"/>
        <PARAMETER NAME="MC_TXPMIN" VALUE="10"/>
        <PARAMETER NAME="MC_TXPR" VALUE="576"/>
        <PARAMETER NAME="MC_TXPR_nCK" VALUE="5"/>
        <PARAMETER NAME="MC_TZQCAL" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCAL_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQCS" VALUE="128"/>
        <PARAMETER NAME="MC_TZQCS_ITVL" VALUE="1000000000"/>
        <PARAMETER NAME="MC_TZQINIT" VALUE="1024"/>
        <PARAMETER NAME="MC_TZQLAT" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLATMIN" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_div4" VALUE="0"/>
        <PARAMETER NAME="MC_TZQLAT_nCK" VALUE="0"/>
        <PARAMETER NAME="MC_TZQ_START_ITVL" VALUE="0"/>
        <PARAMETER NAME="MC_UBLAZE_APB_INTF" VALUE="FALSE"/>
        <PARAMETER NAME="MC_UB_CLK_MUX" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_USERREFRESH" VALUE="false"/>
        <PARAMETER NAME="MC_USER_DEFINED_ADDRESS_MAP" VALUE="16RA-2BA-2BG-10CA"/>
        <PARAMETER NAME="MC_VNC_ENABLE" VALUE="FALSE"/>
        <PARAMETER NAME="MC_WRITE_BANDWIDTH" VALUE="6400.000"/>
        <PARAMETER NAME="MC_WRITE_DM_DBI" VALUE="DM_NO_DBI"/>
        <PARAMETER NAME="MC_XLNX_RESPONDER" VALUE="true"/>
        <PARAMETER NAME="MC_XMPU_CONFIG0" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG1" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG2" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG3" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG4" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG5" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG6" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG7" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG8" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG9" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG10" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG11" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG12" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG13" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG14" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CONFIG15" VALUE="0x00000008"/>
        <PARAMETER NAME="MC_XMPU_CTRL" VALUE="0x0000000B"/>
        <PARAMETER NAME="MC_XMPU_END_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_END_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_MASTER15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_HI15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO0" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO1" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO2" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO3" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO4" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO5" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO6" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO7" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO8" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO9" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO10" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO11" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO12" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO13" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO14" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XMPU_START_LO15" VALUE="0x00000000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PERIOD" VALUE="1250"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT1_PH_CTRL" VALUE="0x3"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PHASE" VALUE="0.0"/>
        <PARAMETER NAME="MC_XPLL_CLKOUT2_PH_CTRL" VALUE="0x1"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCIN_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_CLKOUTPHY_CASCOUT_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW2_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DESKEW_MUXIN_SEL" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT3" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DIV4_CLKOUT12" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY1" VALUE="12"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY2" VALUE="15"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN1" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_EN2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH1" VALUE="FALSE"/>
        <PARAMETER NAME="MC_XPLL_DSKW_DLY_PATH2" VALUE="TRUE"/>
        <PARAMETER NAME="MC_XPLL_MODE" VALUE="VarRxVarTx"/>
        <PARAMETER NAME="MC_ZQCS_FREQUENCY" VALUE="true"/>
        <PARAMETER NAME="MC_ZQCS_PIN" VALUE="true"/>
        <PARAMETER NAME="MC_ZQINTVL" VALUE="350"/>
        <PARAMETER NAME="MI_INFO_PINS"/>
        <PARAMETER NAME="MI_NAMES"/>
        <PARAMETER NAME="MI_SIDEBAND_PINS"/>
        <PARAMETER NAME="MI_USR_INTR_PINS"/>
        <PARAMETER NAME="NMI_NAMES"/>
        <PARAMETER NAME="NOC_RD_RATE"/>
        <PARAMETER NAME="NOC_WR_RATE"/>
        <PARAMETER NAME="NSI_NAMES"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="6"/>
        <PARAMETER NAME="NUM_HBM_BLI" VALUE="0"/>
        <PARAMETER NAME="NUM_MC" VALUE="1"/>
        <PARAMETER NAME="NUM_MCP" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="0"/>
        <PARAMETER NAME="NUM_NMI" VALUE="0"/>
        <PARAMETER NAME="NUM_NSI" VALUE="0"/>
        <PARAMETER NAME="NUM_SI" VALUE="6"/>
        <PARAMETER NAME="SECURE_SLR_PMC_TRAFFIC" VALUE="false"/>
        <PARAMETER NAME="SI_DESTID_PINS"/>
        <PARAMETER NAME="SI_NAMES"/>
        <PARAMETER NAME="SI_SIDEBAND_PINS"/>
        <PARAMETER NAME="SI_USR_INTR_PINS"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_0_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_1_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_2_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_EGR" VALUE="0x00134012"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_ING" VALUE="0x01132400"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_R_EGR" VALUE="0x01010100"/>
        <PARAMETER NAME="USER_NPI_REG_MC_NSU_3_W_EGR" VALUE="0x00010100"/>
        <PARAMETER NAME="sys_clk0_BOARD_INTERFACE" VALUE="ddr4_dimm1_sma_clk"/>
        <PARAMETER NAME="sys_clk1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="sys_clk3_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x7FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_act_n" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="CH0_DDR4_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="CH0_DDR4_0_bg" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_cke" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dm_n" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_dm_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_dm_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="63" NAME="CH0_DDR4_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="CH0_DDR4_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_odt" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="CH0_DDR4_0_reset_n" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="CH0_DDR4_0_0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S01_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S03_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="S03_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="S03_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="FPD_CCI_NOC_3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="m_axi_mm_video_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="m_axi_mm_video_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824991760" DIR="I" NAME="aclk0" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_fpd_cci_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="fpd_cci_noc_axi0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824991760" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_fpd_cci_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="fpd_cci_noc_axi1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824991760" DIR="I" NAME="aclk2" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_fpd_cci_noc_axi2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="fpd_cci_noc_axi2_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824991760" DIR="I" NAME="aclk3" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_fpd_cci_noc_axi3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="fpd_cci_noc_axi3_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="aclk4" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="I" NAME="aclk5" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl1_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="processor_hier_0_axi_noc_0_sys_clk0_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="sys_clk0_0_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sys_clk0_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="processor_hier_0_axi_noc_0_sys_clk0_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="sys_clk0_0_clk_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_FPD_CCI_NOC_0" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_fpd_cci_noc_axi0_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_0 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824991760"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_FPD_CCI_NOC_1" DATAWIDTH="128" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_fpd_cci_noc_axi1_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824991760"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S01_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S01_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_FPD_CCI_NOC_2" DATAWIDTH="128" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_fpd_cci_noc_axi2_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824991760"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S02_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S02_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S02_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_FPD_CCI_NOC_3" DATAWIDTH="128" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_fpd_cci_noc_axi3_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824991760"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S03_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S03_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S03_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_rx_hier_0_v_frmbuf_wr_0_m_axi_mm_video" DATAWIDTH="256" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dp_tx_hier_0_v_frmbuf_rd_0_m_axi_mm_video" DATAWIDTH="256" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl1_ref_clk"/>
          <PARAMETER NAME="CONNECTIONS" VALUE="MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="DEST_IDS"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="299997009"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="REMAPS"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="R_LATENCY" VALUE="300"/>
          <PARAMETER NAME="R_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="R_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="R_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="W_MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="W_RATE_LIMITER" VALUE="10"/>
          <PARAMETER NAME="W_TRAFFIC_CLASS" VALUE="BEST_EFFORT"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sys_clk0_0" NAME="sys_clk0" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk0_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk0_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_axi_noc_0_CH0_DDR4_0" DATAWIDTH="8" NAME="CH0_DDR4_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="APERTURES"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CATEGORY"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="NOC_ID" VALUE="-1"/>
          <PARAMETER NAME="NOC_PARAMS"/>
          <PARAMETER NAME="PHYSICAL_LOC"/>
          <PARAMETER NAME="REGION"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="VC_MAP"/>
          <PARAMETER NAME="WRITE_BUFFER_SIZE" VALUE="80"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="CH0_DDR4_0_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="CH0_DDR4_0_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="CH0_DDR4_0_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="CH0_DDR4_0_bg"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="CH0_DDR4_0_cke"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="CH0_DDR4_0_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="CH0_DDR4_0_ck_t"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="CH0_DDR4_0_cs_n"/>
            <PORTMAP LOGICAL="DM_N" PHYSICAL="CH0_DDR4_0_dm_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="CH0_DDR4_0_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="CH0_DDR4_0_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="CH0_DDR4_0_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="CH0_DDR4_0_odt"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="CH0_DDR4_0_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/processor_hier_0/axi_timer_0" HWVERSION="2.0" INSTANCE="processor_hier_0_axi_timer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_timer" VLNV="xilinx.com:ip:axi_timer:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v2_0;d=pg079-axi-timer.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="512" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="TCSR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Mode&#xA;0 - Timer mode is generate&#xA;1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 0&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 0&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 0&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 0.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 0&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 0&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T0INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. &#xA;Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CASC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.&#xA;TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.&#xA;Only TCSR0 is valid for both the timer/counters in this mode.&#xA;This CASC bit must be set before enabling the timer/counter.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 0 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCSR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Control and Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Mode&#xA;  0 - Timer mode is generate&#xA;  1 - Timer mode is capture&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="UDT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Up/Down Count Timer 1&#xA;  0 - Timer functions as up counter&#xA;  1 - Timer functions as down counter&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Generate Signal Timer 1&#xA;  0 - Disables external generate signal&#xA;  1 - Enables external generate signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CAPT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable External Capture Trigger Timer 1&#xA;  0 - Disables external capture trigger&#xA;  1 - Enables external capture trigger&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARHT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Auto Reload/Hold Timer 1.&#xA;When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. &#xA;In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.&#xA;0 = Hold counter or capture value. The TLR must be read before providing the external capture.   &#xA;1 = Reload generate value or overwrite capture value&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LOAD1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENIT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Interrupt for Timer 1&#xA;Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENT1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Timer 1&#xA;  0 - Disable timer (counter halts)&#xA;  1 - Enable timer (counter runs)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="T1INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Interrupt&#xA;Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.&#xA;Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="PWMA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENALL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Load Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCLR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Load Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TCR1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timer 1 Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TCR1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Timer/Counter Register&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_GEN0_ASSERT" VALUE="1"/>
        <PARAMETER NAME="C_GEN1_ASSERT" VALUE="1"/>
        <PARAMETER NAME="C_ONE_TIMER_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRIG0_ASSERT" VALUE="1"/>
        <PARAMETER NAME="C_TRIG1_ASSERT" VALUE="1"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_axi_timer_0_0"/>
        <PARAMETER NAME="GEN0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="TRIG0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="TRIG1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="enable_timer2" VALUE="1"/>
        <PARAMETER NAME="mode_64bit" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4030000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA403FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="capturetrig0" SIGIS="undef"/>
        <PORT DIR="I" NAME="capturetrig1" SIGIS="undef"/>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout1" SIGIS="undef"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="processor_hier_0_axi_timer_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl_ps_irq2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pwm0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/processor_hier_0/hls_rst" HWVERSION="2.0" INSTANCE="processor_hier_0_hls_rst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_2_GPIO_TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global_Interrupt_Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel_1_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel_2_Interrupt_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x0000000f"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_hls_rst_0"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xA4000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xA400FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="processor_hier_0_xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/processor_hier_0/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="processor_hier_0_proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_proc_sys_reset_0_2"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="processor_hier_0_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="processor_hier_0_proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_resetn"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/processor_hier_0/rst_ps8_0_99M" HWVERSION="5.0" INSTANCE="processor_hier_0_rst_ps8_0_99M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="versal"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_rst_ps8_0_99M_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="processor_hier_0_versal_cips_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axis_aud_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="gt_ctrl_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="m_aud_axis_aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="m_axis_aud_aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_audio_ingress_aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="gt_ctrl_aresetn"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="processor_hier_0_rst_ps8_0_99M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="ctl_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="dpss_vck190_pt_smartconnect_0_2" BDTYPE="SBD" COREREVISION="21" DRIVERMODE="CORE" FULLNAME="/processor_hier_0/smartconnect_0" HWVERSION="1.0" INSTANCE="processor_hier_0_smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="dpss_vck190_pt_smartconnect_0_2" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="dpss_vck190_pt_smartconnect_0_2"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_smartconnect_0_2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="7"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="43" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="dp_rx_hier_0_smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_timer_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M02_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="113" NAME="M02_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="M02_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="M02_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="dp_tx_hier_0_smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_iic_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="gt_quad_gt_quad_base_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_gpio_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="43" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="M_AXI_FPD_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_M_AXI_FPD" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="114"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="14"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="14"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M02_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M02_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M02_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M02_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M02_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M02_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M02_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M02_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_smartconnect_0_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="dpss_vck190_pt_versal_cips_0_0" BDTYPE="SBD" CONFIGURABLE="TRUE" COREREVISION="0" DRIVERMODE="SUBCORE" FULLNAME="/processor_hier_0/versal_cips_0" HARDIP="TRUE" HWVERSION="3.4" INSTANCE="processor_hier_0_versal_cips_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="versal_cips" SIM_BD="dpss_vck190_pt_versal_cips_0_0" VLNV="xilinx.com:ip:versal_cips:3.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=versal_cips;v=v3_4;d=pg352-cips.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="BOOT_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CLOCK_MODE" VALUE="Custom"/>
        <PARAMETER NAME="CPM_CONFIG" VALUE="CPM_PCIE0_MODES None"/>
        <PARAMETER NAME="CPM_CONFIG_INTERNAL" VALUE="AURORA_LINE_RATE_GPBS 10.0 BOOT_SECONDARY_PCIE_ENABLE 0 CPM_A0_REFCLK 0 CPM_A1_REFCLK 0 CPM_AUX0_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX0_REF_CTRL_DIVISOR0 2 CPM_AUX0_REF_CTRL_FREQMHZ 900 CPM_AUX1_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_AUX1_REF_CTRL_DIVISOR0 2 CPM_AUX1_REF_CTRL_FREQMHZ 900 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_BRIDGE_BASE_ADDRR_L 0x00000000 CPM_AXI_SLV_MULTQ_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_MULTQ_BASE_ADDRR_L 0x10000000 CPM_AXI_SLV_XDMA_BASE_ADDRR_H 0x00000006 CPM_AXI_SLV_XDMA_BASE_ADDRR_L 0x11000000 CPM_CCIX_GUI_EN 0 CPM_CCIX_IS_MM_ONLY 0 CPM_CCIX_PARTIAL_CACHELINE_SUPPORT 0 CPM_CCIX_PORT_AGGREGATION_ENABLE 0 CPM_CCIX_RP_EN 0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_0 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_1 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_2 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_3 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_4 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_5 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_6 HA0 CPM_CCIX_RSVRD_MEMORY_AGENT_TYPE_7 HA0 CPM_CCIX_RSVRD_MEMORY_ATTRIB_0 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_1 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_2 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_3 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_4 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_5 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_6 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_ATTRIB_7 Normal_Non_Cacheable_Memory CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_0 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_1 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_2 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_3 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_4 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_5 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_6 0x00000000 CPM_CCIX_RSVRD_MEMORY_BASEADDRESS_7 0x00000000 CPM_CCIX_RSVRD_MEMORY_REGION_0 0 CPM_CCIX_RSVRD_MEMORY_REGION_1 0 CPM_CCIX_RSVRD_MEMORY_REGION_2 0 CPM_CCIX_RSVRD_MEMORY_REGION_3 0 CPM_CCIX_RSVRD_MEMORY_REGION_4 0 CPM_CCIX_RSVRD_MEMORY_REGION_5 0 CPM_CCIX_RSVRD_MEMORY_REGION_6 0 CPM_CCIX_RSVRD_MEMORY_REGION_7 0 CPM_CCIX_RSVRD_MEMORY_SIZE_0 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_1 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_2 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_3 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_4 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_5 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_6 4GB CPM_CCIX_RSVRD_MEMORY_SIZE_7 4GB CPM_CCIX_RSVRD_MEMORY_TYPE_0 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_1 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_2 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_3 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_4 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_5 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_6 Other_or_Non_Specified_Memory_Type CPM_CCIX_RSVRD_MEMORY_TYPE_7 Other_or_Non_Specified_Memory_Type CPM_CCIX_SELECT_AGENT None CPM_CDO_EN 0 CPM_CLRERR_LANE_MARGIN 0 CPM_CORE_REF_CTRL_ACT_FREQMHZ 899.991028 CPM_CORE_REF_CTRL_DIVISOR0 2 CPM_CORE_REF_CTRL_FREQMHZ 900 CPM_CPLL_CTRL_FBDIV 108 CPM_CPLL_CTRL_SRCSEL REF_CLK CPM_DBG_REF_CTRL_ACT_FREQMHZ 299.997009 CPM_DBG_REF_CTRL_DIVISOR0 6 CPM_DBG_REF_CTRL_FREQMHZ 300 CPM_DESIGN_USE_MODE 0 CPM_DMA_CREDIT_INIT_DEMUX 1 CPM_DMA_IS_MM_ONLY 0 CPM_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 CPM_LSBUS_REF_CTRL_DIVISOR0 12 CPM_LSBUS_REF_CTRL_FREQMHZ 150 CPM_NUM_CCIX_CREDIT_LINKS 0 CPM_NUM_HNF_AGENTS 0 CPM_NUM_HOME_OR_SLAVE_AGENTS 0 CPM_NUM_REQ_AGENTS 0 CPM_NUM_SLAVE_AGENTS 0 CPM_PCIE0_ACS_CAP_ON 1 CPM_PCIE0_AER_CAP_ENABLED 1 CPM_PCIE0_ARI_CAP_ENABLED 1 CPM_PCIE0_ASYNC_MODE SRNS CPM_PCIE0_ATS_PRI_CAP_ON 0 CPM_PCIE0_AXIBAR_NUM 1 CPM_PCIE0_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE0_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE0_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE0_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE0_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE0_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE0_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE0_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE0_AXISTEN_IF_EXT_512 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RC_STRADDLE 0 CPM_PCIE0_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE0_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE0_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE0_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE0_AXISTEN_IF_WIDTH 64 CPM_PCIE0_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE0_AXISTEN_USER_SPARE 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 0 CPM_PCIE0_CCIX_EN 0 CPM_PCIE0_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE0_CCIX_VENDOR_ID 0 CPM_PCIE0_CFG_CTL_IF 0 CPM_PCIE0_CFG_EXT_IF 0 CPM_PCIE0_CFG_FC_IF 0 CPM_PCIE0_CFG_MGMT_IF 0 CPM_PCIE0_CFG_SPEC_4_0 0 CPM_PCIE0_CFG_STS_IF 0 CPM_PCIE0_CFG_VEND_ID 10EE CPM_PCIE0_CONTROLLER_ENABLE 0 CPM_PCIE0_COPY_PF0_ENABLED 0 CPM_PCIE0_COPY_PF0_QDMA_ENABLED 1 CPM_PCIE0_COPY_PF0_SRIOV_QDMA_ENABLED 1 CPM_PCIE0_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE0_COPY_XDMA_PF0_ENABLED 0 CPM_PCIE0_CORE_CLK_FREQ 500 CPM_PCIE0_CORE_EDR_CLK_FREQ 625 CPM_PCIE0_DMA_DATA_WIDTH 256bits CPM_PCIE0_DMA_ENABLE_SECURE 0 CPM_PCIE0_DMA_INTF AXI4 CPM_PCIE0_DMA_MASK 256bits CPM_PCIE0_DMA_METERING_ENABLE 1 CPM_PCIE0_DMA_MSI_RX_PIN_ENABLED FALSE CPM_PCIE0_DMA_ROOT_PORT 0 CPM_PCIE0_DSC_BYPASS_RD 0 CPM_PCIE0_DSC_BYPASS_WR 0 CPM_PCIE0_EDR_IF 0 CPM_PCIE0_EDR_LINK_SPEED None CPM_PCIE0_EN_PARITY 0 CPM_PCIE0_EXT_CFG_SPACE_MODE None CPM_PCIE0_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_LANE_REVERSAL_EN 1 CPM_PCIE0_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE0_LINK_DEBUG_AXIST_EN 0 CPM_PCIE0_LINK_DEBUG_EN 0 CPM_PCIE0_LINK_SPEED0_FOR_POWER GEN1 CPM_PCIE0_LINK_WIDTH0_FOR_POWER 0 CPM_PCIE0_MAILBOX_ENABLE 0 CPM_PCIE0_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE0_MCAP_ENABLE 0 CPM_PCIE0_MESG_RSVD_IF 0 CPM_PCIE0_MESG_TRANSMIT_IF 0 CPM_PCIE0_MODE0_FOR_POWER NONE CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Basic CPM_PCIE0_MSIX_RP_ENABLED 1 CPM_PCIE0_MSI_X_OPTIONS None CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PASID_IF 0 CPM_PCIE0_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE0_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF0_ARI_CAP_VER 1 CPM_PCIE0_PF0_ATS_CAP_ON 0 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_0 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_1 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_2 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_3 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_4 0x0000000000000000 CPM_PCIE0_PF0_AXIBAR2PCIE_HIGHADDR_5 0x0000000000000000 CPM_PCIE0_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF0_BAR0_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR0_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR0_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR0_ENABLED 1 CPM_PCIE0_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SIZE 128 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR0_TYPE Memory CPM_PCIE0_PF0_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_64BIT 0 CPM_PCIE0_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR1_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR1_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR1_ENABLED 0 CPM_PCIE0_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR1_TYPE Memory CPM_PCIE0_PF0_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR2_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR2_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR2_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR2_ENABLED 0 CPM_PCIE0_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR2_TYPE Memory CPM_PCIE0_PF0_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_64BIT 0 CPM_PCIE0_PF0_BAR3_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR3_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR3_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR3_ENABLED 0 CPM_PCIE0_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR3_TYPE Memory CPM_PCIE0_PF0_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_64BIT 0 CPM_PCIE0_PF0_BAR4_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR4_BRIDGE_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR4_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR4_ENABLED 0 CPM_PCIE0_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR4_TYPE Memory CPM_PCIE0_PF0_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_64BIT 0 CPM_PCIE0_PF0_BAR5_BRIDGE_ENABLED 0 CPM_PCIE0_PF0_BAR5_BRIDGE_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR5_BRIDGE_TYPE Memory CPM_PCIE0_PF0_BAR5_ENABLED 0 CPM_PCIE0_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BAR5_TYPE Memory CPM_PCIE0_PF0_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF0_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF0_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF0_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF0_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF0_BASE_CLASS_VALUE 05 CPM_PCIE0_PF0_CAPABILITY_POINTER 80 CPM_PCIE0_PF0_CFG_DEV_ID B03F CPM_PCIE0_PF0_CFG_REV_ID 0 CPM_PCIE0_PF0_CFG_SUBSYS_ID 7 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF0_CLASS_CODE 58000 CPM_PCIE0_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE0_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE0_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE0_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE0_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE0_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE0_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE0_PF0_DSN_CAP_ENABLE 0 CPM_PCIE0_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF0_INTERFACE_VALUE 00 CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE0_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE0_PF0_MARGINING_CAP_ID 0 CPM_PCIE0_PF0_MARGINING_CAP_ON 0 CPM_PCIE0_PF0_MARGINING_CAP_VER 1 CPM_PCIE0_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF0_MSIX_ENABLED 1 CPM_PCIE0_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF0_MSI_ENABLED 1 CPM_PCIE0_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF0_PASID_CAP_ON 0 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_BRIDGE_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF0_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF0_PL16_CAP_ID 0 CPM_PCIE0_PF0_PL16_CAP_ON 0 CPM_PCIE0_PF0_PL16_CAP_VER 1 CPM_PCIE0_PF0_PM_CAP_ID 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE0_PF0_PM_CAP_VER_ID 3 CPM_PCIE0_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE0_PF0_PRI_CAP_ON 0 CPM_PCIE0_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF0_SRIOV_CAP_VER 1 CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE0_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF0_SUB_CLASS_VALUE 80 CPM_PCIE0_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE0_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE0_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE0_PF0_TPHR_CAP_VER 1 CPM_PCIE0_PF0_TPHR_ENABLE 0 CPM_PCIE0_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE0_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE0_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE0_PF0_VC_CAP_ENABLED 0 CPM_PCIE0_PF0_VC_CAP_VER 1 CPM_PCIE0_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE0_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE0_PF0_XDMA_64BIT 0 CPM_PCIE0_PF0_XDMA_ENABLED 0 CPM_PCIE0_PF0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF0_XDMA_SCALE Kilobytes CPM_PCIE0_PF0_XDMA_SIZE 128 CPM_PCIE0_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF1_ATS_CAP_ON 0 CPM_PCIE0_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF1_BAR0_64BIT 0 CPM_PCIE0_PF1_BAR0_ENABLED 1 CPM_PCIE0_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SIZE 128 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR0_TYPE Memory CPM_PCIE0_PF1_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_64BIT 0 CPM_PCIE0_PF1_BAR1_ENABLED 0 CPM_PCIE0_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR1_TYPE Memory CPM_PCIE0_PF1_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_64BIT 0 CPM_PCIE0_PF1_BAR2_ENABLED 0 CPM_PCIE0_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR2_TYPE Memory CPM_PCIE0_PF1_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_64BIT 0 CPM_PCIE0_PF1_BAR3_ENABLED 0 CPM_PCIE0_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR3_TYPE Memory CPM_PCIE0_PF1_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_64BIT 0 CPM_PCIE0_PF1_BAR4_ENABLED 0 CPM_PCIE0_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR4_TYPE Memory CPM_PCIE0_PF1_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_64BIT 0 CPM_PCIE0_PF1_BAR5_ENABLED 0 CPM_PCIE0_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BAR5_TYPE Memory CPM_PCIE0_PF1_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF1_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF1_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF1_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF1_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF1_BASE_CLASS_VALUE 05 CPM_PCIE0_PF1_CAPABILITY_POINTER 80 CPM_PCIE0_PF1_CFG_DEV_ID B13F CPM_PCIE0_PF1_CFG_REV_ID 0 CPM_PCIE0_PF1_CFG_SUBSYS_ID 7 CPM_PCIE0_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF1_CLASS_CODE 0x000 CPM_PCIE0_PF1_DSN_CAP_ENABLE 0 CPM_PCIE0_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF1_INTERFACE_VALUE 00 CPM_PCIE0_PF1_INTERRUPT_PIN NONE CPM_PCIE0_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF1_MSIX_ENABLED 1 CPM_PCIE0_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF1_MSI_ENABLED 1 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF1_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF1_PRI_CAP_ON 0 CPM_PCIE0_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF1_SRIOV_CAP_VER 1 CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE0_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE0_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF1_SUB_CLASS_VALUE 80 CPM_PCIE0_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF1_VEND_ID 10EE CPM_PCIE0_PF1_XDMA_64BIT 0 CPM_PCIE0_PF1_XDMA_ENABLED 0 CPM_PCIE0_PF1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF1_XDMA_SCALE Kilobytes CPM_PCIE0_PF1_XDMA_SIZE 128 CPM_PCIE0_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF2_ATS_CAP_ON 0 CPM_PCIE0_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF2_BAR0_64BIT 0 CPM_PCIE0_PF2_BAR0_ENABLED 1 CPM_PCIE0_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SIZE 128 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR0_TYPE Memory CPM_PCIE0_PF2_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_64BIT 0 CPM_PCIE0_PF2_BAR1_ENABLED 0 CPM_PCIE0_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR1_TYPE Memory CPM_PCIE0_PF2_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_64BIT 0 CPM_PCIE0_PF2_BAR2_ENABLED 0 CPM_PCIE0_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR2_TYPE Memory CPM_PCIE0_PF2_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_64BIT 0 CPM_PCIE0_PF2_BAR3_ENABLED 0 CPM_PCIE0_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR3_TYPE Memory CPM_PCIE0_PF2_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_64BIT 0 CPM_PCIE0_PF2_BAR4_ENABLED 0 CPM_PCIE0_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR4_TYPE Memory CPM_PCIE0_PF2_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_64BIT 0 CPM_PCIE0_PF2_BAR5_ENABLED 0 CPM_PCIE0_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BAR5_TYPE Memory CPM_PCIE0_PF2_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF2_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF2_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF2_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF2_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF2_BASE_CLASS_VALUE 05 CPM_PCIE0_PF2_CAPABILITY_POINTER 80 CPM_PCIE0_PF2_CFG_DEV_ID B23F CPM_PCIE0_PF2_CFG_REV_ID 0 CPM_PCIE0_PF2_CFG_SUBSYS_ID 7 CPM_PCIE0_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF2_CLASS_CODE 0x000 CPM_PCIE0_PF2_DSN_CAP_ENABLE 0 CPM_PCIE0_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF2_INTERFACE_VALUE 00 CPM_PCIE0_PF2_INTERRUPT_PIN NONE CPM_PCIE0_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF2_MSIX_ENABLED 1 CPM_PCIE0_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF2_MSI_ENABLED 1 CPM_PCIE0_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF2_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF2_PRI_CAP_ON 0 CPM_PCIE0_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF2_SRIOV_CAP_VER 1 CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE0_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE0_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF2_SUB_CLASS_VALUE 80 CPM_PCIE0_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF2_VEND_ID 10EE CPM_PCIE0_PF2_XDMA_64BIT 0 CPM_PCIE0_PF2_XDMA_ENABLED 0 CPM_PCIE0_PF2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF2_XDMA_SCALE Kilobytes CPM_PCIE0_PF2_XDMA_SIZE 128 CPM_PCIE0_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE0_PF3_ATS_CAP_ON 0 CPM_PCIE0_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE0_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE0_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE0_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE0_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE0_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE0_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE0_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE0_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE0_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE0_PF3_BAR0_64BIT 0 CPM_PCIE0_PF3_BAR0_ENABLED 1 CPM_PCIE0_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SIZE 128 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR0_TYPE Memory CPM_PCIE0_PF3_BAR0_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR0_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR0_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR0_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR0_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR0_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR0_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_64BIT 0 CPM_PCIE0_PF3_BAR1_ENABLED 0 CPM_PCIE0_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR1_TYPE Memory CPM_PCIE0_PF3_BAR1_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR1_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR1_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR1_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR1_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR1_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR1_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_64BIT 0 CPM_PCIE0_PF3_BAR2_ENABLED 0 CPM_PCIE0_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR2_TYPE Memory CPM_PCIE0_PF3_BAR2_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR2_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR2_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR2_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR2_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR2_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR2_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_64BIT 0 CPM_PCIE0_PF3_BAR3_ENABLED 0 CPM_PCIE0_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR3_TYPE Memory CPM_PCIE0_PF3_BAR3_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR3_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR3_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR3_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR3_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_64BIT 0 CPM_PCIE0_PF3_BAR4_ENABLED 0 CPM_PCIE0_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR4_TYPE Memory CPM_PCIE0_PF3_BAR4_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR4_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR4_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR4_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR4_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR4_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR4_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_64BIT 0 CPM_PCIE0_PF3_BAR5_ENABLED 0 CPM_PCIE0_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_SRIOV_QDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BAR5_TYPE Memory CPM_PCIE0_PF3_BAR5_XDMA_64BIT 0 CPM_PCIE0_PF3_BAR5_XDMA_AXCACHE 0 CPM_PCIE0_PF3_BAR5_XDMA_ENABLED 0 CPM_PCIE0_PF3_BAR5_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_BAR5_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_BAR5_XDMA_SIZE 4 CPM_PCIE0_PF3_BAR5_XDMA_TYPE AXI_Bridge_Master CPM_PCIE0_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE0_PF3_BASE_CLASS_VALUE 05 CPM_PCIE0_PF3_CAPABILITY_POINTER 80 CPM_PCIE0_PF3_CFG_DEV_ID B33F CPM_PCIE0_PF3_CFG_REV_ID 0 CPM_PCIE0_PF3_CFG_SUBSYS_ID 7 CPM_PCIE0_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE0_PF3_CLASS_CODE 0x058000 CPM_PCIE0_PF3_DSN_CAP_ENABLE 0 CPM_PCIE0_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_ENABLED 0 CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_QDMA_SIZE 2 CPM_PCIE0_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE0_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE0_PF3_INTERFACE_VALUE 00 CPM_PCIE0_PF3_INTERRUPT_PIN NONE CPM_PCIE0_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_PF3_MSIX_ENABLED 1 CPM_PCIE0_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE0_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE0_PF3_MSI_ENABLED 1 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_SRIOV_QDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_0 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_1 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_2 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_3 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_4 0x0000000000000000 CPM_PCIE0_PF3_PCIEBAR2AXIBAR_XDMA_5 0x0000000000000000 CPM_PCIE0_PF3_PRI_CAP_ON 0 CPM_PCIE0_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE0_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE0_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE0_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE0_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE0_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE0_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE0_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE0_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE0_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE0_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE0_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE0_PF3_SRIOV_CAP_VER 1 CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE0_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE0_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE0_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE0_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE0_PF3_SUB_CLASS_VALUE 80 CPM_PCIE0_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE0_PF3_VEND_ID 10EE CPM_PCIE0_PF3_XDMA_64BIT 0 CPM_PCIE0_PF3_XDMA_ENABLED 0 CPM_PCIE0_PF3_XDMA_PREFETCHABLE 0 CPM_PCIE0_PF3_XDMA_SCALE Kilobytes CPM_PCIE0_PF3_XDMA_SIZE 128 CPM_PCIE0_PFx_MSI_ENABLED 4 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE0_PL_UPSTREAM_FACING 1 CPM_PCIE0_PL_USER_SPARE 0 CPM_PCIE0_PM_ASPML0S_TIMEOUT 0 CPM_PCIE0_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE0_PM_ENABLE_L23_ENTRY 0 CPM_PCIE0_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE0_PM_L1_REENTRY_DELAY 0 CPM_PCIE0_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE0_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE0_QDMA_MULTQ_MAX 2048 CPM_PCIE0_QDMA_PARITY_SETTINGS None CPM_PCIE0_REF_CLK_FREQ 100_MHz CPM_PCIE0_SRIOV_CAP_ENABLE 0 CPM_PCIE0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE0_TANDEM None CPM_PCIE0_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE0_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE0_TL_PF_ENABLE_REG 1 CPM_PCIE0_TL_POSTED_RAM_SIZE 0 CPM_PCIE0_TL_USER_SPARE 0 CPM_PCIE0_TX_FC_IF 0 CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_BRIDGE_ENABLE Disabled CPM_PCIE0_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_BRIDGE_MEMLIMIT Disabled CPM_PCIE0_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE0_USER_CLK2_FREQ 125_MHz CPM_PCIE0_USER_CLK_FREQ 125_MHz CPM_PCIE0_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE0_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE0_VC0_CAPABILITY_POINTER 80 CPM_PCIE0_VC1_BASE_DISABLE 0 CPM_PCIE0_VFG0_ATS_CAP_ON 0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG0_MSIX_ENABLED 1 CPM_PCIE0_VFG0_PRI_CAP_ON 0 CPM_PCIE0_VFG1_ATS_CAP_ON 0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG1_MSIX_ENABLED 1 CPM_PCIE0_VFG1_PRI_CAP_ON 0 CPM_PCIE0_VFG2_ATS_CAP_ON 0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG2_MSIX_ENABLED 1 CPM_PCIE0_VFG2_PRI_CAP_ON 0 CPM_PCIE0_VFG3_ATS_CAP_ON 0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE0_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE0_VFG3_MSIX_ENABLED 1 CPM_PCIE0_VFG3_PRI_CAP_ON 0 CPM_PCIE0_XDMA_AXILITE_SLAVE_IF 0 CPM_PCIE0_XDMA_AXI_ID_WIDTH 2 CPM_PCIE0_XDMA_DSC_BYPASS_RD 0000 CPM_PCIE0_XDMA_DSC_BYPASS_WR 0000 CPM_PCIE0_XDMA_EDGE_INTERRUPT 0 CPM_PCIE0_XDMA_IRQ 1 CPM_PCIE0_XDMA_PARITY_SETTINGS None CPM_PCIE0_XDMA_RNUM_CHNL 1 CPM_PCIE0_XDMA_RNUM_RIDS 2 CPM_PCIE0_XDMA_STS_PORTS 0 CPM_PCIE0_XDMA_WNUM_CHNL 1 CPM_PCIE0_XDMA_WNUM_RIDS 2 CPM_PCIE1_ACS_CAP_ON 1 CPM_PCIE1_AER_CAP_ENABLED 1 CPM_PCIE1_ARI_CAP_ENABLED 1 CPM_PCIE1_ASYNC_MODE SRNS CPM_PCIE1_ATS_PRI_CAP_ON 0 CPM_PCIE1_AXIBAR_NUM 1 CPM_PCIE1_AXISTEN_IF_CC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG0 BEBC20 CPM_PCIE1_AXISTEN_IF_COMPL_TIMEOUT_REG1 2FAF080 CPM_PCIE1_AXISTEN_IF_CQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_ENABLE_256_TAGS 0 CPM_PCIE1_AXISTEN_IF_ENABLE_CLIENT_TAG 0 CPM_PCIE1_AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK 0 CPM_PCIE1_AXISTEN_IF_ENABLE_MSG_ROUTE 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_MSG_INTFC 0 CPM_PCIE1_AXISTEN_IF_ENABLE_RX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_ENABLE_TX_TAG_SCALING 0 CPM_PCIE1_AXISTEN_IF_EXTEND_CPL_TIMEOUT 16ms_to_1s CPM_PCIE1_AXISTEN_IF_EXT_512 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_CQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_EXT_512_RC_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_EXT_512_RQ_STRADDLE 0 CPM_PCIE1_AXISTEN_IF_RC_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RC_STRADDLE 1 CPM_PCIE1_AXISTEN_IF_RQ_ALIGNMENT_MODE DWORD_Aligned CPM_PCIE1_AXISTEN_IF_RX_PARITY_EN 1 CPM_PCIE1_AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT 0 CPM_PCIE1_AXISTEN_IF_TX_PARITY_EN 0 CPM_PCIE1_AXISTEN_IF_WIDTH 64 CPM_PCIE1_AXISTEN_MSIX_VECTORS_PER_FUNCTION 8 CPM_PCIE1_AXISTEN_USER_SPARE 0 CPM_PCIE1_CCIX_EN 0 CPM_PCIE1_CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL 0 CPM_PCIE1_CCIX_VENDOR_ID 0 CPM_PCIE1_CFG_CTL_IF 0 CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_FC_IF 0 CPM_PCIE1_CFG_MGMT_IF 0 CPM_PCIE1_CFG_SPEC_4_0 0 CPM_PCIE1_CFG_STS_IF 0 CPM_PCIE1_CFG_VEND_ID 10EE CPM_PCIE1_CONTROLLER_ENABLE 0 CPM_PCIE1_COPY_PF0_ENABLED 0 CPM_PCIE1_COPY_SRIOV_PF0_ENABLED 1 CPM_PCIE1_CORE_CLK_FREQ 500 CPM_PCIE1_CORE_EDR_CLK_FREQ 625 CPM_PCIE1_DSC_BYPASS_RD 0 CPM_PCIE1_DSC_BYPASS_WR 0 CPM_PCIE1_EDR_IF 0 CPM_PCIE1_EDR_LINK_SPEED None CPM_PCIE1_EN_PARITY 0 CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE None CPM_PCIE1_LANE_REVERSAL_EN 1 CPM_PCIE1_LEGACY_EXT_PCIE_CFG_SPACE_ENABLED 0 CPM_PCIE1_LINK_DEBUG_AXIST_EN 0 CPM_PCIE1_LINK_DEBUG_EN 0 CPM_PCIE1_LINK_SPEED1_FOR_POWER GEN1 CPM_PCIE1_LINK_WIDTH1_FOR_POWER 0 CPM_PCIE1_MAX_LINK_SPEED 2.5_GT/s CPM_PCIE1_MCAP_ENABLE 0 CPM_PCIE1_MESG_RSVD_IF 0 CPM_PCIE1_MESG_TRANSMIT_IF 0 CPM_PCIE1_MODE1_FOR_POWER NONE CPM_PCIE1_MODES None CPM_PCIE1_MODE_SELECTION Basic CPM_PCIE1_MSIX_RP_ENABLED 1 CPM_PCIE1_MSI_X_OPTIONS None CPM_PCIE1_PASID_IF 0 CPM_PCIE1_PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE 0 CPM_PCIE1_PF0_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF0_ARI_CAP_VER 1 CPM_PCIE1_PF0_ATS_CAP_ON 0 CPM_PCIE1_PF0_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF0_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF0_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF0_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF0_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF0_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF0_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF0_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF0_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF0_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF0_BAR0_64BIT 0 CPM_PCIE1_PF0_BAR0_ENABLED 1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_SIZE 128 CPM_PCIE1_PF0_BAR0_TYPE Memory CPM_PCIE1_PF0_BAR1_64BIT 0 CPM_PCIE1_PF0_BAR1_ENABLED 0 CPM_PCIE1_PF0_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_BAR1_SIZE 4 CPM_PCIE1_PF0_BAR1_TYPE Memory CPM_PCIE1_PF0_BAR2_64BIT 0 CPM_PCIE1_PF0_BAR2_ENABLED 0 CPM_PCIE1_PF0_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_BAR2_SIZE 4 CPM_PCIE1_PF0_BAR2_TYPE Memory CPM_PCIE1_PF0_BAR3_64BIT 0 CPM_PCIE1_PF0_BAR3_ENABLED 0 CPM_PCIE1_PF0_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_BAR3_SIZE 4 CPM_PCIE1_PF0_BAR3_TYPE Memory CPM_PCIE1_PF0_BAR4_64BIT 0 CPM_PCIE1_PF0_BAR4_ENABLED 0 CPM_PCIE1_PF0_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_BAR4_SIZE 4 CPM_PCIE1_PF0_BAR4_TYPE Memory CPM_PCIE1_PF0_BAR5_64BIT 0 CPM_PCIE1_PF0_BAR5_ENABLED 0 CPM_PCIE1_PF0_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_BAR5_SIZE 4 CPM_PCIE1_PF0_BAR5_TYPE Memory CPM_PCIE1_PF0_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF0_BASE_CLASS_VALUE 05 CPM_PCIE1_PF0_CAPABILITY_POINTER 80 CPM_PCIE1_PF0_CFG_DEV_ID B03F CPM_PCIE1_PF0_CFG_REV_ID 0 CPM_PCIE1_PF0_CFG_SUBSYS_ID 7 CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF0_CLASS_CODE 58000 CPM_PCIE1_PF0_DEV_CAP_10B_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L0S_LATENCY less_than_64ns CPM_PCIE1_PF0_DEV_CAP_ENDPOINT_L1S_LATENCY less_than_1us CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 0 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE1_PF0_DEV_CAP_MAX_PAYLOAD 1024_bytes CPM_PCIE1_PF0_DLL_FEATURE_CAP_ID 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_ON 0 CPM_PCIE1_PF0_DLL_FEATURE_CAP_VER 1 CPM_PCIE1_PF0_DSN_CAP_ENABLE 0 CPM_PCIE1_PF0_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF0_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF0_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF0_INTERFACE_VALUE 00 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_LINK_CAP_ASPM_SUPPORT No_ASPM CPM_PCIE1_PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 1 CPM_PCIE1_PF0_MARGINING_CAP_ID 0 CPM_PCIE1_PF0_MARGINING_CAP_ON 0 CPM_PCIE1_PF0_MARGINING_CAP_VER 1 CPM_PCIE1_PF0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF0_MSIX_ENABLED 1 CPM_PCIE1_PF0_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF0_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF0_MSI_ENABLED 1 CPM_PCIE1_PF0_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF0_PASID_CAP_ON 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF0_PL16_CAP_ID 0 CPM_PCIE1_PF0_PL16_CAP_ON 0 CPM_PCIE1_PF0_PL16_CAP_VER 1 CPM_PCIE1_PF0_PM_CAP_ID 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3COLD 1 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 1 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 1 CPM_PCIE1_PF0_PM_CAP_VER_ID 3 CPM_PCIE1_PF0_PM_CSR_NOSOFTRESET 1 CPM_PCIE1_PF0_PRI_CAP_ON 0 CPM_PCIE1_PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF0_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF0_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF0_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF0_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF0_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF0_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF0_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF0_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF0_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF0_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF0_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF0_SRIOV_CAP_VER 1 CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_PF0_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF0_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF0_SRIOV_VF_DEVICE_ID C03F CPM_PCIE1_PF0_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF0_TPHR_CAP_DEV_SPECIFIC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ENABLE 0 CPM_PCIE1_PF0_TPHR_CAP_INT_VEC_MODE 1 CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_LOC ST_Table_not_present CPM_PCIE1_PF0_TPHR_CAP_ST_TABLE_SIZE 16 CPM_PCIE1_PF0_TPHR_CAP_VER 1 CPM_PCIE1_PF0_TPHR_ENABLE 0 CPM_PCIE1_PF0_USE_CLASS_CODE_LOOKUP_ASSISTANT 0 CPM_PCIE1_PF0_VC_ARB_CAPABILITY 0 CPM_PCIE1_PF0_VC_ARB_TBL_OFFSET 0 CPM_PCIE1_PF0_VC_CAP_ENABLED 0 CPM_PCIE1_PF0_VC_CAP_VER 1 CPM_PCIE1_PF0_VC_EXTENDED_COUNT 0 CPM_PCIE1_PF0_VC_LOW_PRIORITY_EXTENDED_COUNT 0 CPM_PCIE1_PF1_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF1_ATS_CAP_ON 0 CPM_PCIE1_PF1_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF1_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF1_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF1_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF1_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF1_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF1_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF1_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF1_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF1_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF1_BAR0_64BIT 0 CPM_PCIE1_PF1_BAR0_ENABLED 1 CPM_PCIE1_PF1_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_SIZE 128 CPM_PCIE1_PF1_BAR0_TYPE Memory CPM_PCIE1_PF1_BAR1_64BIT 0 CPM_PCIE1_PF1_BAR1_ENABLED 0 CPM_PCIE1_PF1_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_BAR1_SIZE 4 CPM_PCIE1_PF1_BAR1_TYPE Memory CPM_PCIE1_PF1_BAR2_64BIT 0 CPM_PCIE1_PF1_BAR2_ENABLED 0 CPM_PCIE1_PF1_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_SIZE 4 CPM_PCIE1_PF1_BAR2_TYPE Memory CPM_PCIE1_PF1_BAR3_64BIT 0 CPM_PCIE1_PF1_BAR3_ENABLED 0 CPM_PCIE1_PF1_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_BAR3_SIZE 4 CPM_PCIE1_PF1_BAR3_TYPE Memory CPM_PCIE1_PF1_BAR4_64BIT 0 CPM_PCIE1_PF1_BAR4_ENABLED 0 CPM_PCIE1_PF1_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_BAR4_SIZE 4 CPM_PCIE1_PF1_BAR4_TYPE Memory CPM_PCIE1_PF1_BAR5_64BIT 0 CPM_PCIE1_PF1_BAR5_ENABLED 0 CPM_PCIE1_PF1_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_BAR5_SIZE 4 CPM_PCIE1_PF1_BAR5_TYPE Memory CPM_PCIE1_PF1_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CAPABILITY_POINTER 80 CPM_PCIE1_PF1_CFG_DEV_ID B13F CPM_PCIE1_PF1_CFG_REV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 7 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF1_CLASS_CODE 0x058000 CPM_PCIE1_PF1_DSN_CAP_ENABLE 0 CPM_PCIE1_PF1_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF1_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF1_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF1_INTERFACE_VALUE 00 CPM_PCIE1_PF1_INTERRUPT_PIN NONE CPM_PCIE1_PF1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF1_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF1_MSI_ENABLED 1 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF1_PRI_CAP_ON 0 CPM_PCIE1_PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF1_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF1_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF1_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF1_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF1_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF1_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF1_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF1_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF1_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF1_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF1_SRIOV_CAP_VER 1 CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET 7 CPM_PCIE1_PF1_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF1_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF1_SRIOV_VF_DEVICE_ID C13F CPM_PCIE1_PF1_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF1_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF1_VEND_ID 10EE CPM_PCIE1_PF2_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF2_ATS_CAP_ON 0 CPM_PCIE1_PF2_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF2_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF2_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF2_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF2_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF2_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF2_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF2_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF2_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF2_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF2_BAR0_64BIT 0 CPM_PCIE1_PF2_BAR0_ENABLED 1 CPM_PCIE1_PF2_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_BAR0_SIZE 128 CPM_PCIE1_PF2_BAR0_TYPE Memory CPM_PCIE1_PF2_BAR1_64BIT 0 CPM_PCIE1_PF2_BAR1_ENABLED 0 CPM_PCIE1_PF2_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_BAR1_SIZE 4 CPM_PCIE1_PF2_BAR1_TYPE Memory CPM_PCIE1_PF2_BAR2_64BIT 0 CPM_PCIE1_PF2_BAR2_ENABLED 0 CPM_PCIE1_PF2_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_BAR2_SIZE 4 CPM_PCIE1_PF2_BAR2_TYPE Memory CPM_PCIE1_PF2_BAR3_64BIT 0 CPM_PCIE1_PF2_BAR3_ENABLED 0 CPM_PCIE1_PF2_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_BAR3_SIZE 4 CPM_PCIE1_PF2_BAR3_TYPE Memory CPM_PCIE1_PF2_BAR4_64BIT 0 CPM_PCIE1_PF2_BAR4_ENABLED 0 CPM_PCIE1_PF2_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_BAR4_SIZE 4 CPM_PCIE1_PF2_BAR4_TYPE Memory CPM_PCIE1_PF2_BAR5_64BIT 0 CPM_PCIE1_PF2_BAR5_ENABLED 0 CPM_PCIE1_PF2_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_BAR5_SIZE 4 CPM_PCIE1_PF2_BAR5_TYPE Memory CPM_PCIE1_PF2_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF2_BASE_CLASS_VALUE 05 CPM_PCIE1_PF2_CAPABILITY_POINTER 80 CPM_PCIE1_PF2_CFG_DEV_ID B23F CPM_PCIE1_PF2_CFG_REV_ID 0 CPM_PCIE1_PF2_CFG_SUBSYS_ID 7 CPM_PCIE1_PF2_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF2_CLASS_CODE 0x000 CPM_PCIE1_PF2_DSN_CAP_ENABLE 0 CPM_PCIE1_PF2_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF2_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF2_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF2_INTERFACE_VALUE 00 CPM_PCIE1_PF2_INTERRUPT_PIN NONE CPM_PCIE1_PF2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF2_MSIX_ENABLED 1 CPM_PCIE1_PF2_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF2_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF2_MSI_ENABLED 1 CPM_PCIE1_PF2_PASID_CAP_MAX_PASID_WIDTH 20 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF2_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF2_PRI_CAP_ON 0 CPM_PCIE1_PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF2_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF2_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF2_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF2_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF2_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF2_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF2_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF2_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF2_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF2_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF2_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF2_SRIOV_CAP_VER 1 CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET 10 CPM_PCIE1_PF2_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF2_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF2_SRIOV_VF_DEVICE_ID C23F CPM_PCIE1_PF2_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF2_SUB_CLASS_VALUE 80 CPM_PCIE1_PF2_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF2_VEND_ID 10EE CPM_PCIE1_PF3_ARI_CAP_NEXT_FUNC 0 CPM_PCIE1_PF3_ATS_CAP_ON 0 CPM_PCIE1_PF3_AXILITE_MASTER_64BIT 0 CPM_PCIE1_PF3_AXILITE_MASTER_ENABLED 0 CPM_PCIE1_PF3_AXILITE_MASTER_PREFETCHABLE 0 CPM_PCIE1_PF3_AXILITE_MASTER_SCALE Kilobytes CPM_PCIE1_PF3_AXILITE_MASTER_SIZE 128 CPM_PCIE1_PF3_AXIST_BYPASS_64BIT 0 CPM_PCIE1_PF3_AXIST_BYPASS_ENABLED 0 CPM_PCIE1_PF3_AXIST_BYPASS_PREFETCHABLE 0 CPM_PCIE1_PF3_AXIST_BYPASS_SCALE Kilobytes CPM_PCIE1_PF3_AXIST_BYPASS_SIZE 128 CPM_PCIE1_PF3_BAR0_64BIT 0 CPM_PCIE1_PF3_BAR0_ENABLED 1 CPM_PCIE1_PF3_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_BAR0_SIZE 128 CPM_PCIE1_PF3_BAR0_TYPE Memory CPM_PCIE1_PF3_BAR1_64BIT 0 CPM_PCIE1_PF3_BAR1_ENABLED 0 CPM_PCIE1_PF3_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_BAR1_SIZE 4 CPM_PCIE1_PF3_BAR1_TYPE Memory CPM_PCIE1_PF3_BAR2_64BIT 0 CPM_PCIE1_PF3_BAR2_ENABLED 0 CPM_PCIE1_PF3_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_BAR2_SIZE 4 CPM_PCIE1_PF3_BAR2_TYPE Memory CPM_PCIE1_PF3_BAR3_64BIT 0 CPM_PCIE1_PF3_BAR3_ENABLED 0 CPM_PCIE1_PF3_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_BAR3_SIZE 4 CPM_PCIE1_PF3_BAR3_TYPE Memory CPM_PCIE1_PF3_BAR4_64BIT 0 CPM_PCIE1_PF3_BAR4_ENABLED 0 CPM_PCIE1_PF3_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_BAR4_SIZE 4 CPM_PCIE1_PF3_BAR4_TYPE Memory CPM_PCIE1_PF3_BAR5_64BIT 0 CPM_PCIE1_PF3_BAR5_ENABLED 0 CPM_PCIE1_PF3_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_BAR5_SIZE 4 CPM_PCIE1_PF3_BAR5_TYPE Memory CPM_PCIE1_PF3_BASE_CLASS_MENU Memory_controller CPM_PCIE1_PF3_BASE_CLASS_VALUE 05 CPM_PCIE1_PF3_CAPABILITY_POINTER 80 CPM_PCIE1_PF3_CFG_DEV_ID B33F CPM_PCIE1_PF3_CFG_REV_ID 0 CPM_PCIE1_PF3_CFG_SUBSYS_ID 7 CPM_PCIE1_PF3_CFG_SUBSYS_VEND_ID 10EE CPM_PCIE1_PF3_CLASS_CODE 0x000 CPM_PCIE1_PF3_DSN_CAP_ENABLE 0 CPM_PCIE1_PF3_EXPANSION_ROM_ENABLED 0 CPM_PCIE1_PF3_EXPANSION_ROM_SCALE Kilobytes CPM_PCIE1_PF3_EXPANSION_ROM_SIZE 2 CPM_PCIE1_PF3_INTERFACE_VALUE 00 CPM_PCIE1_PF3_INTERRUPT_PIN NONE CPM_PCIE1_PF3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_PF3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_PF3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_PF3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_PF3_MSIX_ENABLED 1 CPM_PCIE1_PF3_MSI_CAP_MULTIMSGCAP 1_vector CPM_PCIE1_PF3_MSI_CAP_PERVECMASKCAP 0 CPM_PCIE1_PF3_MSI_ENABLED 1 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIL_MASTER 0x0000000000000000 CPM_PCIE1_PF3_PCIEBAR2AXIBAR_AXIST_BYPASS 0x0000000000000000 CPM_PCIE1_PF3_PRI_CAP_ON 0 CPM_PCIE1_PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED 0 CPM_PCIE1_PF3_SRIOV_BAR0_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR0_ENABLED 1 CPM_PCIE1_PF3_SRIOV_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR0_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR0_SIZE 2 CPM_PCIE1_PF3_SRIOV_BAR0_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR1_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR1_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR1_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR1_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR1_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR1_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR2_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR2_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR2_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR2_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR2_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR2_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR3_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR3_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR3_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR3_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR3_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR3_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR4_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR4_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR4_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR4_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR4_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR4_TYPE Memory CPM_PCIE1_PF3_SRIOV_BAR5_64BIT 0 CPM_PCIE1_PF3_SRIOV_BAR5_ENABLED 0 CPM_PCIE1_PF3_SRIOV_BAR5_PREFETCHABLE 0 CPM_PCIE1_PF3_SRIOV_BAR5_SCALE Kilobytes CPM_PCIE1_PF3_SRIOV_BAR5_SIZE 4 CPM_PCIE1_PF3_SRIOV_BAR5_TYPE Memory CPM_PCIE1_PF3_SRIOV_CAP_ENABLE 0 CPM_PCIE1_PF3_SRIOV_CAP_INITIAL_VF 4 CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF 0 CPM_PCIE1_PF3_SRIOV_CAP_VER 1 CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET 13 CPM_PCIE1_PF3_SRIOV_FUNC_DEP_LINK 0 CPM_PCIE1_PF3_SRIOV_SUPPORTED_PAGE_SIZE 553 CPM_PCIE1_PF3_SRIOV_VF_DEVICE_ID C33F CPM_PCIE1_PF3_SUB_CLASS_INTF_MENU Other_memory_controller CPM_PCIE1_PF3_SUB_CLASS_VALUE 80 CPM_PCIE1_PF3_USE_CLASS_CODE_LOOKUP_ASSISTANT 1 CPM_PCIE1_PF3_VEND_ID 10EE CPM_PCIE1_PFx_MSI_ENABLED 4 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_SPEED Gen3 CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH NONE CPM_PCIE1_PL_UPSTREAM_FACING 1 CPM_PCIE1_PL_USER_SPARE 0 CPM_PCIE1_PM_ASPML0S_TIMEOUT 0 CPM_PCIE1_PM_ASPML1_ENTRY_DELAY 0 CPM_PCIE1_PM_ENABLE_L23_ENTRY 0 CPM_PCIE1_PM_ENABLE_SLOT_POWER_CAPTURE 1 CPM_PCIE1_PM_L1_REENTRY_DELAY 0 CPM_PCIE1_PM_PME_TURNOFF_ACK_DELAY 0 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_REF_CLK_FREQ 100_MHz CPM_PCIE1_SRIOV_CAP_ENABLE 0 CPM_PCIE1_SRIOV_FIRST_VF_OFFSET 4 CPM_PCIE1_TANDEM None CPM_PCIE1_TL2CFG_IF_PARITY_CHK 0 CPM_PCIE1_TL_NP_FIFO_NUM_TLPS 0 CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PCIE1_TL_POSTED_RAM_SIZE 0 CPM_PCIE1_TL_USER_SPARE 0 CPM_PCIE1_TX_FC_IF 0 CPM_PCIE1_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_PCIE1_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_PCIE1_USER_CLK2_FREQ 125_MHz CPM_PCIE1_USER_CLK_FREQ 125_MHz CPM_PCIE1_USER_EDR_CLK2_FREQ 312.5_MHz CPM_PCIE1_USER_EDR_CLK_FREQ 312.5_MHz CPM_PCIE1_VC0_CAPABILITY_POINTER 80 CPM_PCIE1_VC1_BASE_DISABLE 0 CPM_PCIE1_VFG0_ATS_CAP_ON 0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG0_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG0_MSIX_ENABLED 1 CPM_PCIE1_VFG0_PRI_CAP_ON 0 CPM_PCIE1_VFG1_ATS_CAP_ON 0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG1_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG1_MSIX_ENABLED 1 CPM_PCIE1_VFG1_PRI_CAP_ON 0 CPM_PCIE1_VFG2_ATS_CAP_ON 0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG2_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG2_MSIX_ENABLED 1 CPM_PCIE1_VFG2_PRI_CAP_ON 0 CPM_PCIE1_VFG3_ATS_CAP_ON 0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_PBA_OFFSET 50 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_BIR BAR_0 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_OFFSET 40 CPM_PCIE1_VFG3_MSIX_CAP_TABLE_SIZE 007 CPM_PCIE1_VFG3_MSIX_ENABLED 1 CPM_PCIE1_VFG3_PRI_CAP_ON 0 CPM_PCIE_CHANNELS_FOR_POWER 0 CPM_PERIPHERAL_EN 0 CPM_PERIPHERAL_TEST_EN 0 CPM_PIPESIM_CLK_MASTER 0 CPM_PIPE_INTF_EN 0 CPM_REQ_AGENTS_0_ENABLE 0 CPM_REQ_AGENTS_0_L2_ENABLE 0 CPM_REQ_AGENTS_1_ENABLE 0 CPM_SELECT_GTOUTCLK TXOUTCLK CPM_SHARE_GTREFCLK 0 CPM_TYPE1_MEMBASE_MEMLIMIT_ENABLE Disabled CPM_TYPE1_PREFETCHABLE_MEMBASE_MEMLIMIT Disabled CPM_USE_MODES None CPM_XDMA_2PF_INTERRUPT_ENABLE 0 CPM_XDMA_TL_PF_VISIBLE 1 CPM_XPIPE_0_CLKDLY_CFG 0 CPM_XPIPE_0_CLK_CFG 0 CPM_XPIPE_0_INSTANTIATED 0 CPM_XPIPE_0_LINK0_CFG DISABLE CPM_XPIPE_0_LINK1_CFG DISABLE CPM_XPIPE_0_LOC QUAD0 CPM_XPIPE_0_MODE 0 CPM_XPIPE_0_REG_CFG 0 CPM_XPIPE_0_RSVD 0 CPM_XPIPE_1_CLKDLY_CFG 0 CPM_XPIPE_1_CLK_CFG 0 CPM_XPIPE_1_INSTANTIATED 0 CPM_XPIPE_1_LINK0_CFG DISABLE CPM_XPIPE_1_LINK1_CFG DISABLE CPM_XPIPE_1_LOC QUAD1 CPM_XPIPE_1_MODE 0 CPM_XPIPE_1_REG_CFG 0 CPM_XPIPE_1_RSVD 0 CPM_XPIPE_2_CLKDLY_CFG 0 CPM_XPIPE_2_CLK_CFG 0 CPM_XPIPE_2_INSTANTIATED 0 CPM_XPIPE_2_LINK0_CFG DISABLE CPM_XPIPE_2_LINK1_CFG DISABLE CPM_XPIPE_2_LOC QUAD2 CPM_XPIPE_2_MODE 0 CPM_XPIPE_2_REG_CFG 0 CPM_XPIPE_2_RSVD 0 CPM_XPIPE_3_CLKDLY_CFG 0 CPM_XPIPE_3_CLK_CFG 0 CPM_XPIPE_3_INSTANTIATED 0 CPM_XPIPE_3_LINK0_CFG DISABLE CPM_XPIPE_3_LINK1_CFG DISABLE CPM_XPIPE_3_LOC QUAD3 CPM_XPIPE_3_MODE 0 CPM_XPIPE_3_REG_CFG 0 CPM_XPIPE_3_RSVD 0 GT_REFCLK_MHZ 156.25 PMC_REF_CLK_FREQMHZ 33.333 PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 100 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 100 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL PPLL PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_REFCLK_LOC Auto PS_PCIE_RESET_ENABLE 0 PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET2_IO None PS_USE_NOC_PS_PCI_0 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_versal_cips_0_0"/>
        <PARAMETER NAME="DDR_MEMORY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DDR_MEMORY_MODE_1" VALUE="Custom"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="DESIGN_MODE" VALUE="1"/>
        <PARAMETER NAME="DEVICE_INTEGRITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="IO_CONFIG_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PL_CONNECTIVITY_MODE" VALUE="Custom"/>
        <PARAMETER NAME="PS_PMC_CONFIG" VALUE="CLOCK_MODE Custom DDR_MEMORY_MODE Custom IO_CONFIG_MODE Custom PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_FREQMHZ 300 PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 1} {CH3 1} {CH4 1} {CH5 1} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_NUM_FABRIC_RESETS 1 PS_PL_CONNECTIVITY_MODE Custom PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_USE_FPD_CCI_NOC 1 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 1 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_LPD 0 SMON_ALARMS Set_Alarms_On SMON_ENABLE_TEMP_AVERAGING 0 SMON_TEMP_AVERAGING_SAMPLES 0"/>
        <PARAMETER NAME="PS_PMC_CONFIG_APPLIED" VALUE="1"/>
        <PARAMETER NAME="PS_PMC_CONFIG_INTERNAL" VALUE="AURORA_LINE_RATE_GPBS 12.5 BOOT_MODE Custom BOOT_SECONDARY_PCIE_ENABLE 0 CLOCK_MODE Custom COHERENCY_MODE Custom CPM_PCIE0_MODES None CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH X4 CPM_PCIE0_TANDEM None CPM_PCIE1_MODES None CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X4 DDR_MEMORY_MODE Custom DEBUG_MODE Custom DESIGN_MODE 1 DEVICE_INTEGRITY_MODE Custom DIS_AUTO_POL_CHECK 0 GT_REFCLK_MHZ 156.25 INIT_CLK_MHZ 125 INV_POLARITY 0 IO_CONFIG_MODE Custom JTAG_USERCODE 0x0 OT_EAM_RESP SRST PCIE_APERTURES_DUAL_ENABLE 0 PCIE_APERTURES_SINGLE_ENABLE 0 PERFORMANCE_MODE Custom PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CLKMON0_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON0_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON1_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON2_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON3_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON4_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON5_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON6_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_1 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_2 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CLKMON7_CONFIG_3 {{BASE 10000} {BASE_CLK_SRC REF_CLK} {CLKA_FREQ 1000} {CLKA_SEL REF_CLK} {ENABLE 0} {INTR 0} {THRESHOLD_L 0} {THRESHOLD_U 0}} PMC_CORE_SUBSYSTEM_LOAD 10 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 399.996002 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333000 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 133.332001 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_DIVISOR0 12 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 149.998505 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 8 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.989990 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 99.999001 PMC_CRP_PL0_REF_CTRL_DIVISOR0 12 PMC_CRP_PL0_REF_CTRL_FREQMHZ 100 PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_PL1_REF_CTRL_DIVISOR0 4 PMC_CRP_PL1_REF_CTRL_FREQMHZ 300 PMC_CRP_PL1_REF_CTRL_SRCSEL PPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 334 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 72 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 299.997009 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}} PMC_EXTERNAL_TAMPER_1 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_2 {{ENABLE 0} {IO None}} PMC_EXTERNAL_TAMPER_3 {{ENABLE 0} {IO None}} PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GLITCH_CONFIG_3 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE EFUSE} {VCC_PMC_VALUE 0.80}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH 64 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_GPI_ENABLE 0 PMC_GPI_WIDTH 32 PMC_GPO_ENABLE 0 PMC_GPO_WIDTH 32 PMC_HSM0_CLK_ENABLE 1 PMC_HSM0_CLK_OUT_ENABLE 0 PMC_HSM1_CLK_ENABLE 1 PMC_HSM1_CLK_OUT_ENABLE 0 PMC_I2CPMC_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 2 .. 3}}} PMC_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO30 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO31 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO32 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO34 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO35 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO36 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO40 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}} PMC_MIO44 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO45 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO46 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO47 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO51 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}} PMC_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_MIO_TREE_PERIPHERALS {#####################################GPIO 1#####UART 0#UART 0#LPD_I2C1#LPD_I2C1#LPD_I2C0#LPD_I2C0##############################} PMC_MIO_TREE_SIGNALS #####################################gpio_1_pin[37]#####rxd#txd#scl#sda#scl#sda############################## PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_COHERENCY 0 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_OSPI_ROUTE_THROUGH_FPD 0 PMC_OT_CHECK {{DELAY 0} {ENABLE 1}} PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x1 PMC_QSPI_PERIPHERAL_ENABLE 0 PMC_QSPI_PERIPHERAL_MODE Single PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_RAM_CFU_REF_CTRL_CSCAN_ACT_FREQMHZ 100 PMC_RAM_CFU_REF_CTRL_CSCAN_DIVISOR0 3 PMC_RAM_CFU_REF_CTRL_CSCAN_FREQMHZ 300 PMC_RAM_CFU_REF_CTRL_CSCAN_SRCSEL PPLL PMC_REF_CLK_FREQMHZ 33.333 PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} PMC_SD0_COHERENCY 0 PMC_SD0_DATA_TRANSFER_MODE 4Bit PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PMC_SD0_ROUTE_THROUGH_FPD 0 PMC_SD0_SLOT_TYPE {SD 2.0} PMC_SD0_SPEED_MODE {default speed} PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 12}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 4Bit PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}} PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_SLOT_TYPE {SD 2.0} PMC_SD1_SPEED_MODE {default speed} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_EXTMIO_ERASE_BBRAM 0 PMC_TAMPER_EXTMIO_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE_1 0 PMC_TAMPER_GLITCHDETECT_ENABLE_2 0 PMC_TAMPER_GLITCHDETECT_ENABLE_3 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_GLITCHDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_GLITCHDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_GLITCHDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE_1 0 PMC_TAMPER_JTAGDETECT_ENABLE_2 0 PMC_TAMPER_JTAGDETECT_ENABLE_3 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_1 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_2 0 PMC_TAMPER_JTAGDETECT_ERASE_BBRAM_3 0 PMC_TAMPER_JTAGDETECT_RESPONSE {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_JTAGDETECT_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_SUP0 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP0_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 0} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP10_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 10} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP11_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 11} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP12_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 12} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP13_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 13} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP14_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 14} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP15_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 15} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP16_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 16} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP17_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 17} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP18_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 18} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP19_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 19} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP1_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 1} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP20_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 20} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP21_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 21} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP22_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 22} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP23_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 23} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP24_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 24} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP25_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 25} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP26_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 26} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP27_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 27} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP28_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 28} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP29_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 29} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP2_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 2} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP30_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 30} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP31_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 31} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP3_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 3} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP4_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 4} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP5_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 5} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP6_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 6} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP7_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 7} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP8_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 8} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {IO_N none} {IO_P none} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_1 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_2 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP9_3 {{ADC_MODE none} {AVG_ENABLE 0} {ENABLE 0} {SUPPLY_NUM 9} {TH_HIGH 0} {TH_LOW 0} {TH_MAX 0} {TH_MIN 0} {VOLTAGE none}} PMC_TAMPER_SUP_0_31_ENABLE 0 PMC_TAMPER_SUP_0_31_ENABLE_1 0 PMC_TAMPER_SUP_0_31_ENABLE_2 0 PMC_TAMPER_SUP_0_31_ENABLE_3 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_1 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_2 0 PMC_TAMPER_SUP_0_31_ERASE_BBRAM_3 0 PMC_TAMPER_SUP_0_31_RESPONSE {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_SUP_0_31_RESPONSE_3 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE_1 0 PMC_TAMPER_TEMPERATURE_ENABLE_2 0 PMC_TAMPER_TEMPERATURE_ENABLE_3 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_1 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_2 0 PMC_TAMPER_TEMPERATURE_ERASE_BBRAM_3 0 PMC_TAMPER_TEMPERATURE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_1 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_2 {SYS INTERRUPT} PMC_TAMPER_TEMPERATURE_RESPONSE_3 {SYS INTERRUPT} PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_NOC_PMC_AXI1 0 PMC_USE_NOC_PMC_AXI2 0 PMC_USE_NOC_PMC_AXI3 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 PMC_USE_PMC_NOC_AXI1 0 PMC_USE_PMC_NOC_AXI2 0 PMC_USE_PMC_NOC_AXI3 0 PMC_WDT_PERIOD 100 PMC_WDT_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0}}} POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0 PS_A72_ACTIVE_BLOCKS 2 PS_A72_LOAD 90 PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}} PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 16 .. 17}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1399.985962 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1400 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 84 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 149.998505 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.991760 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_DIVISOR0 12 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.991760 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_DIVISOR0 4 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_DIVISOR0 4 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 2 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_I2C1_REF_CTRL_DIVISOR0 12 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.997498 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 149.998505 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 8 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 599.994019 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 399.996002 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 4 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 1 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 12 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 99.999001 PS_CRL_UART0_REF_CTRL_DIVISOR0 12 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL PPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENET0_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 37}}} PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}} PS_ENET1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 49}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 90 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM0_TSU_INC_CTRL 3 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}} PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEN_IPI0_ENABLE 0 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 0 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_ENABLE 0 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_ENABLE 0 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 0 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 0 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 0 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_GPIO_EMIO_WIDTH 32 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}} PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 1} {CH3 1} {CH4 1} {CH5 1} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} PS_KAT_ENABLE 1 PS_KAT_ENABLE_1 1 PS_KAT_ENABLE_2 1 PS_KAT_ENABLE_3 1 PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 90 PS_MIO0 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO1 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO12 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO13 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO15 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO16 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO17 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO2 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO24 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO3 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO4 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_M_AXI_FPD_DATA_WIDTH 128 PS_M_AXI_GP4_DATA_WIDTH 128 PS_M_AXI_LPD_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 1 PS_OCM_ACTIVE_BLOCKS 1 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 0}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_IO_DIR output PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_IO_DIR output PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PL_PASS_AXPROT_VALUE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 2 PS_R5_LOAD 90 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}} PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}} PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_S_AXI_FPD_DATA_WIDTH 128 PS_S_AXI_GP2_DATA_WIDTH 128 PS_S_AXI_LPD_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 2 PS_TIE_MJTAG_TCK_TO_GND 1 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}} PS_TRACE_WIDTH 2Bit PS_TRISTATE_INVERTED 1 PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 50 PS_TTC0_REF_CTRL_FREQMHZ 50 PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}} PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 50 PS_TTC1_REF_CTRL_FREQMHZ 50 PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}} PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 50 PS_TTC2_REF_CTRL_FREQMHZ 50 PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}} PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 50 PS_TTC3_REF_CTRL_FREQMHZ 50 PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} PS_UART1_BAUD_RATE 115200 PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}} PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 1 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_MJTAG_TCK_TIE_OFF 0 PS_USE_M_AXI_FPD 1 PS_USE_M_AXI_LPD 1 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 1 PS_USE_PMCPL_CLK1 1 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}} PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}} SEM_ERROR_HANDLE_OPTIONS {Detect &amp; Correct} SEM_EVENT_LOG_OPTIONS {Log &amp; Notify} SEM_MEM_BUILT_IN_SELF_TEST 0 SEM_MEM_ENABLE_ALL_TEST_FEATURE 0 SEM_MEM_ENABLE_SCAN_AFTER {Immediate Start} SEM_MEM_GOLDEN_ECC 0 SEM_MEM_GOLDEN_ECC_SW 0 SEM_MEM_SCAN 0 SEM_NPI_BUILT_IN_SELF_TEST 0 SEM_NPI_ENABLE_ALL_TEST_FEATURE 0 SEM_NPI_ENABLE_SCAN_AFTER {Immediate Start} SEM_NPI_GOLDEN_CHECKSUM_SW 0 SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 80 SLR1_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR1_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR1_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR1_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR1_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR1_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR1_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR1_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR1_PMC_HSM0_CLK_ENABLE 1 SLR1_PMC_HSM0_CLK_OUT_ENABLE 0 SLR1_PMC_HSM1_CLK_ENABLE 1 SLR1_PMC_HSM1_CLK_OUT_ENABLE 0 SLR2_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR2_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR2_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR2_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR2_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR2_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR2_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR2_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR2_PMC_HSM0_CLK_ENABLE 1 SLR2_PMC_HSM0_CLK_OUT_ENABLE 0 SLR2_PMC_HSM1_CLK_ENABLE 1 SLR2_PMC_HSM1_CLK_OUT_ENABLE 0 SLR3_PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 99.999 SLR3_PMC_CRP_HSM0_REF_CTRL_DIVISOR0 12 SLR3_PMC_CRP_HSM0_REF_CTRL_FREQMHZ 100 SLR3_PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL SLR3_PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 33.33 SLR3_PMC_CRP_HSM1_REF_CTRL_DIVISOR0 36 SLR3_PMC_CRP_HSM1_REF_CTRL_FREQMHZ 33.333 SLR3_PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL SLR3_PMC_HSM0_CLK_ENABLE 1 SLR3_PMC_HSM0_CLK_OUT_ENABLE 0 SLR3_PMC_HSM1_CLK_ENABLE 1 SLR3_PMC_HSM1_CLK_OUT_ENABLE 0 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0 SMON_HI_PERF_MODE 1 SMON_INTERFACE_TO_USE None SMON_INT_MEASUREMENT_ALARM_ENABLE 0 SMON_INT_MEASUREMENT_AVG_ENABLE 0 SMON_INT_MEASUREMENT_ENABLE 0 SMON_INT_MEASUREMENT_MODE 0 SMON_INT_MEASUREMENT_TH_HIGH 0 SMON_INT_MEASUREMENT_TH_LOW 0 SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}} SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}} SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}} SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}} SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}} SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}} SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}} SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}} SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}} SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}} SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}} SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}} SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}} SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}} SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}} SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}} SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}} SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}} SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}} SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}} SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}} SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}} SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}} SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}} SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}} SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}} SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}} SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}} SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}} SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}} SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}} SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}} SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}} SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}} SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}} SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}} SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}} SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}} SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}} SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}} SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}} SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}} SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}} SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}} SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}} SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}} SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}} SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}} SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}} SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}} SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}} SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}} SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}} SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}} SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}} SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}} SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}} SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}} SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}} SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}} SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}} SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}} SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}} SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}} SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}} SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}} SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}} SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {1 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}} SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}} SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}} SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}} SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}} SMON_MEASUREMENT_COUNT 62 SMON_MEASUREMENT_LIST BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT SMON_OT {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125}} SMON_PMBUS_ADDRESS 0x0 SMON_PMBUS_UNRESTRICTED 0 SMON_REFERENCE_SOURCE Internal SMON_TEMP_AVERAGING_SAMPLES 0 SMON_TEMP_THRESHOLD 0 SMON_USER_TEMP {{THRESHOLD_LOWER 70} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE hysteresis}} SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}} SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}} SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}} SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}} SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}} SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}} SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}} SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}} SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}} SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}} SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}} SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}} SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}} SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}} SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}} SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}} SMON_VAUX_IO_BANK MIO_BANK0 SMON_VOLTAGE_AVERAGING_SAMPLES None SPP_PSPMC_FROM_CORE_WIDTH 12000 SPP_PSPMC_TO_CORE_WIDTH 12000 SUBPRESET1 Custom USE_UART0_IN_DEVICE_BOOT 0 preset None"/>
        <PARAMETER NAME="XRAM_CONFIG" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="XRAM_CONFIG_INTERNAL" VALUE="XRAM_USE_S_AXI_XRAM0 0"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_0_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_0_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_arlock" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_0_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_0_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_0_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_awlock" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_0_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_0_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_0_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_0_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_0_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_rlast" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_wlast" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_0_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_0_wuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_0_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_1_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_1_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_arlock" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_1_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_1_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_1_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_awlock" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_1_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_1_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_1_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_1_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_1_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_rlast" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_wlast" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_1_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_1_wuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_1_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_2_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_2_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_arlock" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_2_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_2_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_2_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_awlock" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_2_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_2_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_2_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_2_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_2_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_rlast" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_wlast" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_2_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_2_wuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_2_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_3_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_3_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_arlock" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_arready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_3_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="FPD_CCI_NOC_3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="FPD_CCI_NOC_3_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="FPD_CCI_NOC_3_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_awlock" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="FPD_CCI_NOC_3_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_awready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="FPD_CCI_NOC_3_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="FPD_CCI_NOC_3_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_3_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_bready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="FPD_CCI_NOC_3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="FPD_CCI_NOC_3_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_rlast" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_rready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="FPD_CCI_NOC_3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="FPD_CCI_NOC_3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_wlast" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="FPD_CCI_NOC_3_wready" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="FPD_CCI_NOC_3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="FPD_CCI_NOC_3_wuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FPD_CCI_NOC_3_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_axi_noc_0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_arid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arlock" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_arready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_aruser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_arvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_FPD_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_FPD_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_FPD_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awlock" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_FPD_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_awready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_FPD_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_awuser" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_awvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_bid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_bready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_bvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M_AXI_FPD_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_FPD_rid" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rlast" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_rready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_FPD_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_rvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M_AXI_FPD_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wlast" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_FPD_wready" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_FPD_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_FPD_wvalid" SIGIS="undef" SIGNAME="processor_hier_0_smartconnect_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_LPD_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_LPD_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_LPD_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_LPD_arlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_LPD_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_LPD_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_LPD_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_LPD_arvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="43" NAME="M_AXI_LPD_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_LPD_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_LPD_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_LPD_awlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_LPD_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_LPD_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_LPD_awready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_LPD_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_LPD_awvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_LPD_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_LPD_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_LPD_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_LPD_bvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="M_AXI_LPD_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_LPD_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_LPD_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_LPD_rready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_LPD_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_LPD_rvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="M_AXI_LPD_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_LPD_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_LPD_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_LPD_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_LPD_wvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="824991760" DIR="O" NAME="fpd_cci_noc_axi0_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_fpd_cci_noc_axi0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="aclk0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824991760" DIR="O" NAME="fpd_cci_noc_axi1_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_fpd_cci_noc_axi1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824991760" DIR="O" NAME="fpd_cci_noc_axi2_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_fpd_cci_noc_axi2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="aclk2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="824991760" DIR="O" NAME="fpd_cci_noc_axi3_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_fpd_cci_noc_axi3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="aclk3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="m_axi_fpd_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="I" NAME="m_axi_lpd_aclk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="pl0_ref_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999001" DIR="O" NAME="pl0_ref_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl0_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="clk_in1"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_clk_wizard_2" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="gt_quad_gt_quad_base" PORT="s_axi_lite_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_axi_gpio_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_data_fifo_0" PORT="s_axis_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_axis_switch_0" PORT="s_axi_ctrl_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axi_ctrl_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="s_axis_aud_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="s_axi_ctrl_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="ctl_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_vid_edid_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_dprx_gt_ip0" PORT="gt_ctrl_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="m_aud_axis_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_axis_switch_0" PORT="s_axi_ctrl_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="m_axis_aud_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="s_axi_ctrl_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_tx_clk_rst" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_audio_ingress_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_dptx_gt_ip0" PORT="gt_ctrl_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_iic_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processor_hier_0_proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="processor_hier_0_smartconnect_0" PORT="aclk"/>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="m_axi_fpd_aclk"/>
            <CONNECTION INSTANCE="processor_hier_0_versal_cips_0" PORT="m_axi_lpd_aclk"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_gpio_0" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pl0_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="processor_hier_0_versal_cips_0_pl0_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_0" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_1" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="processor_hier_0_rst_ps8_0_99M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="299997009" DIR="O" NAME="pl1_ref_clk" SIGIS="clk" SIGNAME="processor_hier_0_versal_cips_0_pl1_ref_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_smartconnect_0" PORT="aclk1"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_video_frame_crc_0" PORT="vid_in_axis_aclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="rx_vid_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="m_axis_aclk_stream1"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_smartconnect_0" PORT="aclk1"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_video_frame_crc_tx" PORT="vid_in_axis_aclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="s_axis_aclk_stream1"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="aclk4"/>
            <CONNECTION INSTANCE="processor_hier_0_axi_noc_0" PORT="aclk5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_rx_hier_0_v_dp_rxss1_0_dprxss_dp_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" PORT="dprxss_dp_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_tx_hier_0_v_dp_txss1_0_dptxss_dp_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_dp_txss1_0" PORT="dptxss_dp_irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq2" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="processor_hier_0_axi_timer_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_axi_timer_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq3" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_rx_hier_0_v_frmbuf_wr_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq4" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_tx_hier_0_v_frmbuf_rd_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pl_ps_irq5" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="dp_rx_hier_0_i2s_transmitter_0_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_M_AXI_FPD" DATAWIDTH="128" NAME="M_AXI_FPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_FPD_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_FPD_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_FPD_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_FPD_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_FPD_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_FPD_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_FPD_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_FPD_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_FPD_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_FPD_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_FPD_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_FPD_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_FPD_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_FPD_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_FPD_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_FPD_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_FPD_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_FPD_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_FPD_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_FPD_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_FPD_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_FPD_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_FPD_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_FPD_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_FPD_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_FPD_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_FPD_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_FPD_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_FPD_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_FPD_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_FPD_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_FPD_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_FPD_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_FPD_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_FPD_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_FPD_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_FPD_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_FPD_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_FPD_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="128" NAME="M_AXI_LPD" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="44"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="16"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="pl"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_pl0_ref_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999001"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_LPD_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_LPD_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_LPD_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_LPD_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_LPD_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_LPD_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_LPD_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_LPD_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_LPD_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_LPD_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_LPD_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_LPD_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_LPD_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_LPD_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_LPD_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_LPD_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_LPD_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_LPD_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_LPD_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_LPD_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_LPD_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_LPD_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_LPD_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_LPD_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_LPD_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_LPD_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_LPD_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_LPD_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_LPD_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_LPD_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_LPD_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_LPD_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_LPD_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_LPD_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_LPD_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_LPD_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_LPD_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_LPD_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_LPD_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_FPD_CCI_NOC_0" DATAWIDTH="128" NAME="FPD_CCI_NOC_0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_fpd_cci_noc_axi0_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824991760"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_0_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_0_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_0_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_0_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_0_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_0_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_0_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_0_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_0_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_0_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_0_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_0_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_0_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_0_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_0_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_0_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_0_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_0_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_0_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_0_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_0_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_0_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_0_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_0_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_0_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_0_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_0_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_0_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_0_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_0_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_0_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_0_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_0_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_0_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_0_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_0_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_0_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_0_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_0_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_0_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_FPD_CCI_NOC_1" DATAWIDTH="128" NAME="FPD_CCI_NOC_1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_fpd_cci_noc_axi1_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824991760"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_1_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_1_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_1_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_1_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_1_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_1_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_1_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_1_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_1_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_1_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_1_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_1_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_1_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_1_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_1_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_1_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_1_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_1_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_1_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_1_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_1_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_1_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_1_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_1_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_1_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_1_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_1_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_1_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_1_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_1_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_1_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_1_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_1_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_1_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_1_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_1_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_1_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_1_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_FPD_CCI_NOC_2" DATAWIDTH="128" NAME="FPD_CCI_NOC_2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_fpd_cci_noc_axi2_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824991760"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_2_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_2_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_2_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_2_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_2_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_2_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_2_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_2_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_2_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_2_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_2_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_2_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_2_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_2_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_2_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_2_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_2_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_2_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_2_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_2_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_2_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_2_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_2_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_2_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_2_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_2_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_2_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_2_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_2_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_2_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_2_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_2_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_2_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_2_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_2_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_2_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_2_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_2_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_2_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_2_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_hier_0_versal_cips_0_FPD_CCI_NOC_3" DATAWIDTH="128" NAME="FPD_CCI_NOC_3" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="18"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CATEGORY" VALUE="noc"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_65e0_pspmc_0_0_fpd_cci_noc_axi3_clk"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="824991760"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="INDEX" VALUE="3"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="MY_CATEGORY" VALUE="ps_cci"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PHYSICAL_CHANNEL" VALUE="PS_CCI_TO_NOC_NMU"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="17"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="FPD_CCI_NOC_3_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="FPD_CCI_NOC_3_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="FPD_CCI_NOC_3_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="FPD_CCI_NOC_3_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="FPD_CCI_NOC_3_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="FPD_CCI_NOC_3_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="FPD_CCI_NOC_3_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="FPD_CCI_NOC_3_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="FPD_CCI_NOC_3_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="FPD_CCI_NOC_3_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="FPD_CCI_NOC_3_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="FPD_CCI_NOC_3_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="FPD_CCI_NOC_3_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="FPD_CCI_NOC_3_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="FPD_CCI_NOC_3_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="FPD_CCI_NOC_3_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="FPD_CCI_NOC_3_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="FPD_CCI_NOC_3_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="FPD_CCI_NOC_3_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="FPD_CCI_NOC_3_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="FPD_CCI_NOC_3_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="FPD_CCI_NOC_3_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="FPD_CCI_NOC_3_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="FPD_CCI_NOC_3_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="FPD_CCI_NOC_3_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="FPD_CCI_NOC_3_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="FPD_CCI_NOC_3_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="FPD_CCI_NOC_3_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="FPD_CCI_NOC_3_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="FPD_CCI_NOC_3_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="FPD_CCI_NOC_3_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="FPD_CCI_NOC_3_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="FPD_CCI_NOC_3_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="FPD_CCI_NOC_3_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="FPD_CCI_NOC_3_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="FPD_CCI_NOC_3_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="FPD_CCI_NOC_3_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="FPD_CCI_NOC_3_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="FPD_CCI_NOC_3_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="FPD_CCI_NOC_3_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="processor_hier_0_axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_0" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C1_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="processor_hier_0_axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_1" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C2_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="processor_hier_0_axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_2" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="C3_DDR_LOW0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="processor_hier_0_axi_noc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="FPD_CCI_NOC_3" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA400FFFF" INSTANCE="processor_hier_0_hls_rst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA401FFFF" INSTANCE="dp_tx_hier_0_v_dp_txss1_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA402FFFF" INSTANCE="dp_rx_hier_0_axi_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4030000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA403FFFF" INSTANCE="processor_hier_0_axi_timer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4040000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA4047FFF" INSTANCE="dp_rx_hier_0_v_dp_rxss1_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4050000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA405FFFF" INSTANCE="processor_hier_0_axi_iic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4060000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA406FFFF" INSTANCE="dp_rx_hier_0_axis_switch_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4070000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA407FFFF" INSTANCE="dp_rx_hier_0_i2s_transmitter_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4090000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA409FFFF" INSTANCE="dp_rx_hier_0_rx_acr" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xA40A0000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xA40AFFFF" INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40B0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40BFFFF" INSTANCE="dp_rx_hier_0_vid_edid_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40C0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40CFFFF" INSTANCE="dp_rx_hier_0_video_frame_crc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40D0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40DFFFF" INSTANCE="processor_hier_0_axi_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40E0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40EFFFF" INSTANCE="dp_tx_hier_0_axis_switch_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA40F0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA40FFFFF" INSTANCE="dp_tx_hier_0_i2s_receiver_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4110000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA411FFFF" INSTANCE="dp_tx_hier_0_tx_clk_rst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0xA4120000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0xA412FFFF" INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4130000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA413FFFF" INSTANCE="dp_tx_hier_0_video_frame_crc_tx" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4140000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA414FFFF" INSTANCE="dp_tx_hier_0_clk_wizard_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xA4180000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xA41BFFFF" INSTANCE="gt_quad_gt_quad_base" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_FPD" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_LITE"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processor_hier_0_axi_noc_0"/>
        <PERIPHERAL INSTANCE="processor_hier_0_hls_rst"/>
        <PERIPHERAL INSTANCE="dp_tx_hier_0_v_dp_txss1_0"/>
        <PERIPHERAL INSTANCE="dp_rx_hier_0_axi_gpio_0"/>
        <PERIPHERAL INSTANCE="processor_hier_0_axi_timer_0"/>
        <PERIPHERAL INSTANCE="dp_rx_hier_0_v_dp_rxss1_0"/>
        <PERIPHERAL INSTANCE="processor_hier_0_axi_iic_0"/>
        <PERIPHERAL INSTANCE="dp_rx_hier_0_axis_switch_0"/>
        <PERIPHERAL INSTANCE="dp_rx_hier_0_i2s_transmitter_0"/>
        <PERIPHERAL INSTANCE="dp_rx_hier_0_rx_acr"/>
        <PERIPHERAL INSTANCE="dp_rx_hier_0_v_frmbuf_wr_0"/>
        <PERIPHERAL INSTANCE="dp_rx_hier_0_vid_edid_0"/>
        <PERIPHERAL INSTANCE="dp_rx_hier_0_video_frame_crc_0"/>
        <PERIPHERAL INSTANCE="processor_hier_0_axi_gpio_0"/>
        <PERIPHERAL INSTANCE="dp_tx_hier_0_axis_switch_0"/>
        <PERIPHERAL INSTANCE="dp_tx_hier_0_i2s_receiver_0"/>
        <PERIPHERAL INSTANCE="dp_tx_hier_0_tx_clk_rst"/>
        <PERIPHERAL INSTANCE="dp_tx_hier_0_v_frmbuf_rd_0"/>
        <PERIPHERAL INSTANCE="dp_tx_hier_0_video_frame_crc_tx"/>
        <PERIPHERAL INSTANCE="dp_tx_hier_0_clk_wizard_2"/>
        <PERIPHERAL INSTANCE="gt_quad_gt_quad_base"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/processor_hier_0/xlslice_0" HWVERSION="1.0" INSTANCE="processor_hier_0_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_1" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/processor_hier_0/xlslice_1" HWVERSION="1.0" INSTANCE="processor_hier_0_xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlslice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_hls_rst_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_hier_0_hls_rst" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="processor_hier_0_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_2" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_2_aud" HWVERSION="2.2" INSTANCE="util_ds_buf_2_aud" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte5"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_util_ds_buf_2_aud_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_CEB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_aud_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="aud_mclk_in_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="36864000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_aud_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_aud_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dpss_vck190_pt_imp" PORT="aud_mclk_in_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="36864000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_aud_mclk_in" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="36864000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_aud" HWVERSION="2.2" INSTANCE="util_ds_buf_aud" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG_GT"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_util_ds_buf_aud_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CE" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CEMASK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CLR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="BUFG_GT_CLRMASK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="BUFG_GT_DIV" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="36864000" DIR="I" LEFT="0" NAME="BUFG_GT_I" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_aud_IBUF_DS_ODIV2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_2_aud" PORT="IBUF_DS_ODIV2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BUFG_GT_O" RIGHT="0" SIGIS="gt_usrclk" SIGNAME="util_ds_buf_aud_BUFG_GT_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wizard_1" PORT="clk_in1"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_i2s_transmitter_0" PORT="aud_mclk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_3" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_proc_sys_reset_4" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dp_rx_hier_0_rx_acr" PORT="aud_mclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_i2s_receiver_0" PORT="aud_mclk"/>
            <CONNECTION INSTANCE="dp_tx_hier_0_proc_sys_reset_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="oddr_0" PORT="clk_in"/>
            <CONNECTION INSTANCE="oddr_1" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pwd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="dpss_vck190_pt_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_aud" PORT="BUFG_GT_CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
