

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config15_s'
================================================================
* Date:           Tue Jun 13 19:53:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.954 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     255|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     133|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     133|     318|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_12_fu_119_p2             |         +|   0|  0|  14|           7|           1|
    |ap_condition_126           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1695_1_fu_292_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_2_fu_306_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_3_fu_320_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_4_fu_334_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_5_fu_348_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_6_fu_362_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_7_fu_376_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_fu_278_p2      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln41_fu_113_p2        |      icmp|   0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |out_data_data_2_fu_298_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_4_fu_312_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_6_fu_326_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_fu_284_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_1_fu_354_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_2_fu_368_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_3_fu_382_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln51_fu_340_p3      |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 255|         153|         141|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_11    |   9|          2|    7|         14|
    |i_fu_88                  |   9|          2|    7|         14|
    |layer12_out_blk_n        |   9|          2|    1|          2|
    |layer15_out_blk_n        |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_88                           |   7|   0|    7|          0|
    |out_data_data_2_reg_451           |  15|   0|   15|          0|
    |out_data_data_4_reg_456           |  15|   0|   15|          0|
    |out_data_data_6_reg_461           |  15|   0|   15|          0|
    |out_data_data_reg_446             |  15|   0|   15|          0|
    |select_ln51_1_reg_471             |  15|   0|   15|          0|
    |select_ln51_2_reg_476             |  15|   0|   15|          0|
    |select_ln51_3_reg_481             |  15|   0|   15|          0|
    |select_ln51_reg_466               |  15|   0|   15|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 133|   0|  133|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config15>|  return value|
|layer12_out_dout            |   in|  128|     ap_fifo|                                                            layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    7|     ap_fifo|                                                            layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    7|     ap_fifo|                                                            layer12_out|       pointer|
|layer12_out_empty_n         |   in|    1|     ap_fifo|                                                            layer12_out|       pointer|
|layer12_out_read            |  out|    1|     ap_fifo|                                                            layer12_out|       pointer|
|layer15_out_din             |  out|  128|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    7|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    7|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_full_n          |   in|    1|     ap_fifo|                                                            layer15_out|       pointer|
|layer15_out_write           |  out|    1|     ap_fifo|                                                            layer15_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

