Classic Timing Analyzer report for countDownTimer
Thu Jan 04 16:17:32 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                               ; To                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.100 ns                         ; key_inc                                                            ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 19.100 ns                        ; counter:u6|minuteCountDown:inner5|minute[2]                        ; alarm                                                                                    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.100 ns                         ; key_start_pause                                                    ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 14.95 MHz ( period = 66.900 ns ) ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1] ; counter:u6|setInit:inner4|minute_start[7]                                                ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter:u6|jitter:inner2|key_out                                   ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                       ; clk        ; clk      ; 30           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                    ;                                                                                          ;            ;          ; 30           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1K30FC256-1      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                  ; To                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 14.95 MHz ( period = 66.900 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                    ; counter:u6|setInit:inner4|minute_start[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 66.200 ns               ;
; N/A                                     ; 14.95 MHz ( period = 66.900 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                    ; counter:u6|setInit:inner4|minute_start[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 66.200 ns               ;
; N/A                                     ; 14.99 MHz ( period = 66.700 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                    ; counter:u6|setInit:inner4|minute_start[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 66.000 ns               ;
; N/A                                     ; 14.99 MHz ( period = 66.700 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                    ; counter:u6|setInit:inner4|minute_start[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 66.000 ns               ;
; N/A                                     ; 15.15 MHz ( period = 66.000 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                    ; counter:u6|setInit:inner4|minute_start[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 65.300 ns               ;
; N/A                                     ; 15.15 MHz ( period = 66.000 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                    ; counter:u6|setInit:inner4|minute_start[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 65.300 ns               ;
; N/A                                     ; 15.20 MHz ( period = 65.800 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                    ; counter:u6|setInit:inner4|minute_start[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 65.100 ns               ;
; N/A                                     ; 15.24 MHz ( period = 65.600 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                    ; counter:u6|setInit:inner4|minute_start[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 64.900 ns               ;
; N/A                                     ; 15.31 MHz ( period = 65.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                    ; counter:u6|setInit:inner4|minute_start[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 64.600 ns               ;
; N/A                                     ; 15.31 MHz ( period = 65.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                    ; counter:u6|setInit:inner4|minute_start[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 64.600 ns               ;
; N/A                                     ; 15.36 MHz ( period = 65.100 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                    ; counter:u6|setInit:inner4|minute_start[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 64.400 ns               ;
; N/A                                     ; 15.36 MHz ( period = 65.100 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                    ; counter:u6|setInit:inner4|minute_start[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 64.400 ns               ;
; N/A                                     ; 15.46 MHz ( period = 64.700 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                    ; counter:u6|setInit:inner4|minute_start[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 64.000 ns               ;
; N/A                                     ; 15.55 MHz ( period = 64.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                    ; counter:u6|setInit:inner4|minute_start[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 63.600 ns               ;
; N/A                                     ; 15.75 MHz ( period = 63.500 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                    ; counter:u6|setInit:inner4|minute_start[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 62.800 ns               ;
; N/A                                     ; 15.77 MHz ( period = 63.400 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                    ; counter:u6|setInit:inner4|minute_start[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 62.700 ns               ;
; N/A                                     ; 15.80 MHz ( period = 63.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                    ; counter:u6|setInit:inner4|minute_start[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 62.600 ns               ;
; N/A                                     ; 15.80 MHz ( period = 63.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                    ; counter:u6|setInit:inner4|minute_start[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 62.600 ns               ;
; N/A                                     ; 15.85 MHz ( period = 63.100 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                    ; counter:u6|setInit:inner4|minute_start[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 62.400 ns               ;
; N/A                                     ; 15.85 MHz ( period = 63.100 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                    ; counter:u6|setInit:inner4|minute_start[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 62.400 ns               ;
; N/A                                     ; 15.85 MHz ( period = 63.100 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                    ; counter:u6|setInit:inner4|minute_start[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 62.400 ns               ;
; N/A                                     ; 15.95 MHz ( period = 62.700 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                    ; counter:u6|setInit:inner4|minute_start[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 62.000 ns               ;
; N/A                                     ; 16.10 MHz ( period = 62.100 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[0]                                    ; counter:u6|setInit:inner4|minute_start[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 61.400 ns               ;
; N/A                                     ; 16.34 MHz ( period = 61.200 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[0]                                    ; counter:u6|setInit:inner4|minute_start[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 60.500 ns               ;
; N/A                                     ; 16.37 MHz ( period = 61.100 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                    ; counter:u6|setInit:inner4|minute_start[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 60.400 ns               ;
; N/A                                     ; 16.47 MHz ( period = 60.700 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                    ; counter:u6|setInit:inner4|minute_start[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 60.000 ns               ;
; N/A                                     ; 16.53 MHz ( period = 60.500 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[0]                                    ; counter:u6|setInit:inner4|minute_start[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 59.800 ns               ;
; N/A                                     ; 17.01 MHz ( period = 58.800 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[0]                                    ; counter:u6|setInit:inner4|minute_start[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 58.100 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.800 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                    ; counter:u6|setInit:inner4|minute_start[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.800 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                    ; counter:u6|setInit:inner4|minute_start[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.800 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                    ; counter:u6|setInit:inner4|minute_start[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 38.76 MHz ( period = 25.800 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                    ; counter:u6|setInit:inner4|minute_start[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 25.100 ns               ;
; N/A                                     ; 39.06 MHz ( period = 25.600 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                    ; counter:u6|setInit:inner4|minute_start[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 39.06 MHz ( period = 25.600 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                    ; counter:u6|setInit:inner4|minute_start[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 24.900 ns               ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                    ; counter:u6|setInit:inner4|minute_start[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                    ; counter:u6|setInit:inner4|minute_start[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 24.700 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                    ; counter:u6|setInit:inner4|minute_start[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 24.100 ns               ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                    ; counter:u6|setInit:inner4|minute_start[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 24.100 ns               ;
; N/A                                     ; 40.65 MHz ( period = 24.600 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                    ; counter:u6|setInit:inner4|minute_start[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 23.900 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                    ; counter:u6|setInit:inner4|minute_start[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 23.700 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                    ; counter:u6|setInit:inner4|minute_start[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 23.700 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                    ; counter:u6|setInit:inner4|minute_start[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 23.600 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                    ; counter:u6|setInit:inner4|minute_start[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 23.600 ns               ;
; N/A                                     ; 41.49 MHz ( period = 24.100 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                    ; counter:u6|setInit:inner4|minute_start[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 23.400 ns               ;
; N/A                                     ; 42.92 MHz ( period = 23.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                    ; counter:u6|setInit:inner4|minute_start[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 22.600 ns               ;
; N/A                                     ; 42.92 MHz ( period = 23.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                    ; counter:u6|setInit:inner4|minute_start[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 22.600 ns               ;
; N/A                                     ; 43.10 MHz ( period = 23.200 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                    ; counter:u6|setInit:inner4|minute_start[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 22.500 ns               ;
; N/A                                     ; 43.10 MHz ( period = 23.200 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                    ; counter:u6|setInit:inner4|minute_start[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 22.500 ns               ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                    ; counter:u6|setInit:inner4|minute_start[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 21.700 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                    ; counter:u6|setInit:inner4|minute_start[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 21.600 ns               ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                    ; counter:u6|setInit:inner4|minute_start[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 21.500 ns               ;
; N/A                                     ; 46.73 MHz ( period = 21.400 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                    ; counter:u6|setInit:inner4|minute_start[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 20.700 ns               ;
; N/A                                     ; 55.87 MHz ( period = 17.900 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[0]                                    ; counter:u6|setInit:inner4|minute_start[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 17.200 ns               ;
; N/A                                     ; 56.50 MHz ( period = 17.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 13.400 ns               ;
; N/A                                     ; 56.50 MHz ( period = 17.700 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[0]                                    ; counter:u6|setInit:inner4|minute_start[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 17.000 ns               ;
; N/A                                     ; 56.50 MHz ( period = 17.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 13.400 ns               ;
; N/A                                     ; 56.50 MHz ( period = 17.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 13.400 ns               ;
; N/A                                     ; 56.50 MHz ( period = 17.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 13.400 ns               ;
; N/A                                     ; 56.82 MHz ( period = 17.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 56.82 MHz ( period = 17.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 56.82 MHz ( period = 17.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 56.82 MHz ( period = 17.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.14 MHz ( period = 17.500 ns )                    ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[0]                                    ; counter:u6|setInit:inner4|minute_start[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 16.800 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.700 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 59.88 MHz ( period = 16.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.400 ns               ;
; N/A                                     ; 59.88 MHz ( period = 16.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.400 ns               ;
; N/A                                     ; 59.88 MHz ( period = 16.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.400 ns               ;
; N/A                                     ; 59.88 MHz ( period = 16.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.400 ns               ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 12.000 ns               ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 12.000 ns               ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 12.000 ns               ;
; N/A                                     ; 61.35 MHz ( period = 16.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 12.000 ns               ;
; N/A                                     ; 61.73 MHz ( period = 16.200 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.900 ns               ;
; N/A                                     ; 61.73 MHz ( period = 16.200 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.900 ns               ;
; N/A                                     ; 61.73 MHz ( period = 16.200 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.900 ns               ;
; N/A                                     ; 61.73 MHz ( period = 16.200 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.900 ns               ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.800 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 63.69 MHz ( period = 15.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 63.69 MHz ( period = 15.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 63.69 MHz ( period = 15.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 63.69 MHz ( period = 15.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 65.36 MHz ( period = 15.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 65.36 MHz ( period = 15.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 65.36 MHz ( period = 15.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 65.36 MHz ( period = 15.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 66.23 MHz ( period = 15.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; control:u5|current_state.count                                                                  ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 66.67 MHz ( period = 15.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; control:u5|current_state.count                                                                  ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 66.67 MHz ( period = 15.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 66.67 MHz ( period = 15.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 66.67 MHz ( period = 15.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 66.67 MHz ( period = 15.000 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; lcd_display:u7|outp[0]                                                                          ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; lcd_display:u7|outp[2]                                                                          ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; lcd_display:u7|outp[3]                                                                          ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; lcd_display:u7|outp[4]                                                                          ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; lcd_display:u7|outp[5]                                                                          ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 68.97 MHz ( period = 14.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; lcd_display:u7|outp[6]                                                                          ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; lcd_display:u7|outp[1]                                                                          ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; short_or_long:u4|press_time:inner2|key_state[1]                                                       ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                              ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_l_rtl_6|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 10.100 ns               ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; control:u5|current_state.start                                                                  ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; control:u5|current_state.start                                                                  ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; control:u5|current_state.stay                                                                   ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_h_rtl_7|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.600 ns                ;
; N/A                                     ; 72.46 MHz ( period = 13.800 ns )                    ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; control:u5|current_state.stay                                                                   ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; lcd_display:u7|outp[0]                                                                          ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; control:u5|current_state.count                                                                  ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; lcd_display:u7|outp[2]                                                                          ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; lcd_display:u7|outp[3]                                                                          ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; lcd_display:u7|outp[4]                                                                          ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; lcd_display:u7|outp[5]                                                                          ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; lcd_display:u7|outp[6]                                                                          ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.200 ns                ;
; N/A                                     ; 74.63 MHz ( period = 13.400 ns )                    ; short_or_long:u4|press_time:inner2|key_state[1]                                                       ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                              ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; lcd_display:u7|outp[1]                                                                          ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; control:u5|current_state.count                                                                  ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; counter:u6|jitter:inner2|lpm_counter:key_h_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; counter:u6|jitter:inner3|lpm_counter:key_l_rtl_8|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                        ; None                      ; 8.900 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                       ;                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                             ; To                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]                                      ; clk        ; clk      ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[6]                                      ; clk        ; clk      ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]   ; clk        ; clk      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]   ; clk        ; clk      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]   ; clk        ; clk      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; remove_jitter:u3|key_out         ; short_or_long:u4|press_time:inner2|key_state[1]                                                         ; clk        ; clk      ; None                       ; None                       ; 1.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; remove_jitter:u3|key_out         ; short_or_long:u4|press_time:inner2|key_state[0]                                                         ; clk        ; clk      ; None                       ; None                       ; 1.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[4]                                      ; clk        ; clk      ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; remove_jitter:u3|key_out         ; short_or_long:u4|press_time:inner2|lpm_counter:num_rtl_9|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk        ; clk      ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; remove_jitter:u3|key_out         ; short_or_long:u4|press_time:inner2|lpm_counter:num_rtl_9|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk        ; clk      ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; remove_jitter:u3|key_out         ; short_or_long:u4|press_time:inner2|lpm_counter:num_rtl_9|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk        ; clk      ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; remove_jitter:u3|key_out         ; short_or_long:u4|press_time:inner2|lpm_counter:num_rtl_9|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk        ; clk      ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|minuteCountDown:inner5|seconds[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|minuteCountDown:inner5|seconds[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|minuteCountDown:inner5|seconds[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|minuteCountDown:inner5|seconds[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]                                      ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[3]                                      ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[1]                                      ; clk        ; clk      ; None                       ; None                       ; 2.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|minuteCountDown:inner5|seconds[5]                                                            ; clk        ; clk      ; None                       ; None                       ; 3.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|minuteCountDown:inner5|seconds[4]                                                            ; clk        ; clk      ; None                       ; None                       ; 3.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|minuteCountDown:inner5|seconds[3]                                                            ; clk        ; clk      ; None                       ; None                       ; 3.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|minuteCountDown:inner5|seconds[2]                                                            ; clk        ; clk      ; None                       ; None                       ; 3.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|minuteCountDown:inner5|minute[0]                                                             ; clk        ; clk      ; None                       ; None                       ; 3.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|minuteCountDown:inner5|minute[7]                                                             ; clk        ; clk      ; None                       ; None                       ; 3.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|minuteCountDown:inner5|minute[3]                                                             ; clk        ; clk      ; None                       ; None                       ; 3.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner3|key_out ; counter:u6|minuteCountDown:inner5|minute[5]                                                             ; clk        ; clk      ; None                       ; None                       ; 3.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:hour_start_buffer1[1]                                        ; clk        ; clk      ; None                       ; None                       ; 3.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:hour_start_buffer1[0]                                        ; clk        ; clk      ; None                       ; None                       ; 3.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:u6|jitter:inner2|key_out ; counter:u6|setInit:inner4|\startTime_latch:hour_start_buffer1[2]                                        ; clk        ; clk      ; None                       ; None                       ; 3.800 ns                 ;
+------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                       ;
+-------+--------------+------------+-----------------+------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From            ; To                                                                                       ; To Clock ;
+-------+--------------+------------+-----------------+------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 2.100 ns   ; key_inc         ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A   ; None         ; 2.100 ns   ; key_inc         ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A   ; None         ; 2.100 ns   ; key_inc         ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A   ; None         ; 2.100 ns   ; key_inc         ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A   ; None         ; 2.000 ns   ; key_reset       ; remove_jitter:u1|lpm_counter:key_l_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk      ;
; N/A   ; None         ; 2.000 ns   ; key_reset       ; remove_jitter:u1|lpm_counter:key_l_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk      ;
; N/A   ; None         ; 2.000 ns   ; key_reset       ; remove_jitter:u1|lpm_counter:key_l_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk      ;
; N/A   ; None         ; 2.000 ns   ; key_reset       ; remove_jitter:u1|lpm_counter:key_l_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk      ;
; N/A   ; None         ; 1.900 ns   ; key_start_pause ; remove_jitter:u2|lpm_counter:key_l_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk      ;
; N/A   ; None         ; 1.900 ns   ; key_start_pause ; remove_jitter:u2|lpm_counter:key_l_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk      ;
; N/A   ; None         ; 1.900 ns   ; key_start_pause ; remove_jitter:u2|lpm_counter:key_l_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk      ;
; N/A   ; None         ; 1.900 ns   ; key_start_pause ; remove_jitter:u2|lpm_counter:key_l_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk      ;
; N/A   ; None         ; 1.300 ns   ; key_inc         ; remove_jitter:u3|lpm_counter:key_h_rtl_10|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A   ; None         ; 1.300 ns   ; key_inc         ; remove_jitter:u3|lpm_counter:key_h_rtl_10|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A   ; None         ; 1.300 ns   ; key_inc         ; remove_jitter:u3|lpm_counter:key_h_rtl_10|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A   ; None         ; 1.300 ns   ; key_inc         ; remove_jitter:u3|lpm_counter:key_h_rtl_10|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A   ; None         ; 1.000 ns   ; key_reset       ; remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk      ;
; N/A   ; None         ; 1.000 ns   ; key_reset       ; remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk      ;
; N/A   ; None         ; 1.000 ns   ; key_reset       ; remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk      ;
; N/A   ; None         ; 1.000 ns   ; key_reset       ; remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk      ;
; N/A   ; None         ; 1.000 ns   ; key_start_pause ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk      ;
; N/A   ; None         ; 1.000 ns   ; key_start_pause ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk      ;
; N/A   ; None         ; 1.000 ns   ; key_start_pause ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk      ;
; N/A   ; None         ; 1.000 ns   ; key_start_pause ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk      ;
+-------+--------------+------------+-----------------+------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                              ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                  ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 19.100 ns  ; counter:u6|minuteCountDown:inner5|minute[2]                                                           ; alarm   ; clk        ;
; N/A   ; None         ; 19.000 ns  ; counter:u6|minuteCountDown:inner5|minute[1]                                                           ; alarm   ; clk        ;
; N/A   ; None         ; 17.700 ns  ; counter:u6|minuteCountDown:inner5|minute[0]                                                           ; alarm   ; clk        ;
; N/A   ; None         ; 17.300 ns  ; counter:u6|minuteCountDown:inner5|minute[3]                                                           ; alarm   ; clk        ;
; N/A   ; None         ; 15.600 ns  ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] ; alarm   ; clk        ;
; N/A   ; None         ; 15.500 ns  ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] ; alarm   ; clk        ;
; N/A   ; None         ; 15.500 ns  ; counter:u6|minuteCountDown:inner5|minute[6]                                                           ; alarm   ; clk        ;
; N/A   ; None         ; 15.500 ns  ; counter:u6|minuteCountDown:inner5|minute[5]                                                           ; alarm   ; clk        ;
; N/A   ; None         ; 15.300 ns  ; counter:u6|hourCountDown:inner6|lpm_counter:hour_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] ; alarm   ; clk        ;
; N/A   ; None         ; 15.300 ns  ; counter:u6|minuteCountDown:inner5|minute[4]                                                           ; alarm   ; clk        ;
; N/A   ; None         ; 14.200 ns  ; counter:u6|minuteCountDown:inner5|minute[7]                                                           ; alarm   ; clk        ;
; N/A   ; None         ; 11.000 ns  ; remove_jitter:u2|key_out                                                                              ; alarm   ; clk        ;
; N/A   ; None         ; 9.900 ns   ; remove_jitter:u1|key_out                                                                              ; alarm   ; clk        ;
; N/A   ; None         ; 8.200 ns   ; control:u5|current_state.warning                                                                      ; alarm   ; clk        ;
; N/A   ; None         ; 8.100 ns   ; control:u5|current_state.count                                                                        ; alarm   ; clk        ;
; N/A   ; None         ; 7.100 ns   ; lcd_display:u7|outp[6]                                                                                ; segs[6] ; clk        ;
; N/A   ; None         ; 7.100 ns   ; lcd_display:u7|outp[4]                                                                                ; segs[4] ; clk        ;
; N/A   ; None         ; 6.400 ns   ; lcd_display:u7|outp[1]                                                                                ; segs[1] ; clk        ;
; N/A   ; None         ; 6.400 ns   ; lcd_display:u7|sel[2]                                                                                 ; sel[2]  ; clk        ;
; N/A   ; None         ; 6.400 ns   ; lcd_display:u7|sel[1]                                                                                 ; sel[1]  ; clk        ;
; N/A   ; None         ; 6.400 ns   ; lcd_display:u7|sel[0]                                                                                 ; sel[0]  ; clk        ;
; N/A   ; None         ; 6.300 ns   ; lcd_display:u7|outp[3]                                                                                ; segs[3] ; clk        ;
; N/A   ; None         ; 6.300 ns   ; lcd_display:u7|outp[2]                                                                                ; segs[2] ; clk        ;
; N/A   ; None         ; 6.300 ns   ; lcd_display:u7|outp[0]                                                                                ; segs[0] ; clk        ;
; N/A   ; None         ; 5.900 ns   ; lcd_display:u7|outp[5]                                                                                ; segs[5] ; clk        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------+---------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                              ;
+---------------+-------------+-----------+-----------------+------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From            ; To                                                                                       ; To Clock ;
+---------------+-------------+-----------+-----------------+------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.100 ns  ; key_reset       ; remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk      ;
; N/A           ; None        ; 0.100 ns  ; key_reset       ; remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk      ;
; N/A           ; None        ; 0.100 ns  ; key_reset       ; remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk      ;
; N/A           ; None        ; 0.100 ns  ; key_reset       ; remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk      ;
; N/A           ; None        ; 0.100 ns  ; key_start_pause ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk      ;
; N/A           ; None        ; 0.100 ns  ; key_start_pause ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk      ;
; N/A           ; None        ; 0.100 ns  ; key_start_pause ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk      ;
; N/A           ; None        ; 0.100 ns  ; key_start_pause ; remove_jitter:u2|lpm_counter:key_h_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk      ;
; N/A           ; None        ; -0.200 ns ; key_inc         ; remove_jitter:u3|lpm_counter:key_h_rtl_10|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A           ; None        ; -0.200 ns ; key_inc         ; remove_jitter:u3|lpm_counter:key_h_rtl_10|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A           ; None        ; -0.200 ns ; key_inc         ; remove_jitter:u3|lpm_counter:key_h_rtl_10|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A           ; None        ; -0.200 ns ; key_inc         ; remove_jitter:u3|lpm_counter:key_h_rtl_10|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
; N/A           ; None        ; -0.800 ns ; key_start_pause ; remove_jitter:u2|lpm_counter:key_l_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk      ;
; N/A           ; None        ; -0.800 ns ; key_start_pause ; remove_jitter:u2|lpm_counter:key_l_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk      ;
; N/A           ; None        ; -0.800 ns ; key_start_pause ; remove_jitter:u2|lpm_counter:key_l_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk      ;
; N/A           ; None        ; -0.800 ns ; key_start_pause ; remove_jitter:u2|lpm_counter:key_l_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk      ;
; N/A           ; None        ; -0.900 ns ; key_reset       ; remove_jitter:u1|lpm_counter:key_l_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; clk      ;
; N/A           ; None        ; -0.900 ns ; key_reset       ; remove_jitter:u1|lpm_counter:key_l_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; clk      ;
; N/A           ; None        ; -0.900 ns ; key_reset       ; remove_jitter:u1|lpm_counter:key_l_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; clk      ;
; N/A           ; None        ; -0.900 ns ; key_reset       ; remove_jitter:u1|lpm_counter:key_l_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; clk      ;
; N/A           ; None        ; -1.000 ns ; key_inc         ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3] ; clk      ;
; N/A           ; None        ; -1.000 ns ; key_inc         ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[2] ; clk      ;
; N/A           ; None        ; -1.000 ns ; key_inc         ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[1] ; clk      ;
; N/A           ; None        ; -1.000 ns ; key_inc         ; remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[0] ; clk      ;
+---------------+-------------+-----------+-----------------+------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jan 04 16:17:30 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off countDownTimer -c countDownTimer
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "short_or_long:u4|frequencyDivider:inner1|clkTemp" as buffer
    Info: Detected ripple clock "counter:u6|frequencyDivider:inner1|clkTemp" as buffer
Info: Clock "clk" has Internal fmax of 14.95 MHz between source register "counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]" and destination register "counter:u6|setInit:inner4|minute_start[7]" (period= 66.9 ns)
    Info: + Longest register to register delay is 66.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B11; Fanout = 13; REG Node = 'counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]'
        Info: 2: + IC(0.600 ns) + CELL(1.000 ns) = 1.600 ns; Loc. = LC4_B10; Fanout = 7; COMB Node = 'counter:u6|setInit:inner4|Add4~2'
        Info: 3: + IC(1.100 ns) + CELL(1.000 ns) = 3.700 ns; Loc. = LC8_F10; Fanout = 6; COMB Node = 'counter:u6|setInit:inner4|Add4~3'
        Info: 4: + IC(1.200 ns) + CELL(0.400 ns) = 5.300 ns; Loc. = LC5_B3; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.900 ns) = 6.200 ns; Loc. = LC6_B3; Fanout = 9; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~32'
        Info: 6: + IC(0.500 ns) + CELL(0.800 ns) = 7.500 ns; Loc. = LC1_B4; Fanout = 3; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[22]~119'
        Info: 7: + IC(0.500 ns) + CELL(0.400 ns) = 8.400 ns; Loc. = LC8_B3; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~COUT'
        Info: 8: + IC(0.300 ns) + CELL(0.100 ns) = 8.800 ns; Loc. = LC1_B5; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 8.900 ns; Loc. = LC2_B5; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.900 ns) = 9.800 ns; Loc. = LC3_B5; Fanout = 12; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~44'
        Info: 11: + IC(0.500 ns) + CELL(1.000 ns) = 11.300 ns; Loc. = LC1_B6; Fanout = 3; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[29]~99'
        Info: 12: + IC(0.500 ns) + CELL(0.400 ns) = 12.200 ns; Loc. = LC5_B5; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.100 ns) = 12.300 ns; Loc. = LC6_B5; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.100 ns) = 12.400 ns; Loc. = LC7_B5; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.100 ns) = 12.500 ns; Loc. = LC8_B5; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~COUT'
        Info: 16: + IC(0.300 ns) + CELL(0.900 ns) = 13.700 ns; Loc. = LC1_B7; Fanout = 12; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54'
        Info: 17: + IC(0.600 ns) + CELL(1.000 ns) = 15.300 ns; Loc. = LC8_B8; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[36]~112'
        Info: 18: + IC(0.500 ns) + CELL(0.400 ns) = 16.200 ns; Loc. = LC3_B7; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[2]~COUT'
        Info: 19: + IC(0.000 ns) + CELL(0.100 ns) = 16.300 ns; Loc. = LC4_B7; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[3]~COUT'
        Info: 20: + IC(0.000 ns) + CELL(0.100 ns) = 16.400 ns; Loc. = LC5_B7; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[4]~COUT'
        Info: 21: + IC(0.000 ns) + CELL(0.100 ns) = 16.500 ns; Loc. = LC6_B7; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[5]~COUT'
        Info: 22: + IC(0.000 ns) + CELL(0.900 ns) = 17.400 ns; Loc. = LC7_B7; Fanout = 8; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|add_sub_p7c:add_sub_6|add_sub_cella[6]~21'
        Info: 23: + IC(2.000 ns) + CELL(1.000 ns) = 20.400 ns; Loc. = LC5_F20; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Mod2|lpm_divide_0ol:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_mie:divider|StageOut[43]~127'
        Info: 24: + IC(0.100 ns) + CELL(1.000 ns) = 21.500 ns; Loc. = LC1_F20; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~47'
        Info: 25: + IC(1.800 ns) + CELL(0.800 ns) = 24.100 ns; Loc. = LC8_C12; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~39'
        Info: 26: + IC(0.100 ns) + CELL(0.800 ns) = 25.000 ns; Loc. = LC6_C12; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~31'
        Info: 27: + IC(0.100 ns) + CELL(0.800 ns) = 25.900 ns; Loc. = LC5_C12; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~23'
        Info: 28: + IC(0.100 ns) + CELL(0.800 ns) = 26.800 ns; Loc. = LC1_C12; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~15'
        Info: 29: + IC(0.600 ns) + CELL(0.800 ns) = 28.200 ns; Loc. = LC2_C11; Fanout = 17; COMB Node = 'counter:u6|setInit:inner4|lpm_add_sub:Add6|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~7'
        Info: 30: + IC(0.100 ns) + CELL(0.800 ns) = 29.100 ns; Loc. = LC6_C11; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[0]~67'
        Info: 31: + IC(0.100 ns) + CELL(0.800 ns) = 30.000 ns; Loc. = LC8_C11; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[1]~62'
        Info: 32: + IC(0.100 ns) + CELL(0.800 ns) = 30.900 ns; Loc. = LC7_C11; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[2]~54'
        Info: 33: + IC(0.100 ns) + CELL(0.800 ns) = 31.800 ns; Loc. = LC3_C11; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[3]~46'
        Info: 34: + IC(0.100 ns) + CELL(0.800 ns) = 32.700 ns; Loc. = LC1_C11; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[4]~38'
        Info: 35: + IC(0.700 ns) + CELL(0.800 ns) = 34.200 ns; Loc. = LC7_C4; Fanout = 4; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|lpm_abs_id9:my_abs_num|cs2a[5]~18'
        Info: 36: + IC(0.500 ns) + CELL(0.800 ns) = 35.500 ns; Loc. = LC8_C1; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~17'
        Info: 37: + IC(0.100 ns) + CELL(0.800 ns) = 36.400 ns; Loc. = LC7_C1; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~29'
        Info: 38: + IC(0.100 ns) + CELL(0.800 ns) = 37.300 ns; Loc. = LC1_C1; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~23'
        Info: 39: + IC(0.400 ns) + CELL(0.800 ns) = 38.500 ns; Loc. = LC1_C2; Fanout = 10; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~13'
        Info: 40: + IC(0.600 ns) + CELL(1.000 ns) = 40.100 ns; Loc. = LC8_C4; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[25]~118'
        Info: 41: + IC(0.100 ns) + CELL(1.000 ns) = 41.200 ns; Loc. = LC2_C4; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[2]~27'
        Info: 42: + IC(0.500 ns) + CELL(0.800 ns) = 42.500 ns; Loc. = LC1_C3; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[3]~43'
        Info: 43: + IC(0.400 ns) + CELL(0.800 ns) = 43.700 ns; Loc. = LC5_C2; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[4]~35'
        Info: 44: + IC(0.100 ns) + CELL(0.800 ns) = 44.600 ns; Loc. = LC8_C2; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~19'
        Info: 45: + IC(0.500 ns) + CELL(1.000 ns) = 46.100 ns; Loc. = LC3_C5; Fanout = 13; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_5|add_sub_cella[5]~54'
        Info: 46: + IC(0.500 ns) + CELL(1.000 ns) = 47.600 ns; Loc. = LC8_C6; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[31]~130'
        Info: 47: + IC(0.500 ns) + CELL(0.400 ns) = 48.500 ns; Loc. = LC5_C5; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[2]~COUT'
        Info: 48: + IC(0.000 ns) + CELL(0.100 ns) = 48.600 ns; Loc. = LC6_C5; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[3]~COUT'
        Info: 49: + IC(0.000 ns) + CELL(0.100 ns) = 48.700 ns; Loc. = LC7_C5; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[4]~COUT'
        Info: 50: + IC(0.000 ns) + CELL(0.900 ns) = 49.600 ns; Loc. = LC8_C5; Fanout = 14; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_6|add_sub_cella[5]~19'
        Info: 51: + IC(0.600 ns) + CELL(1.000 ns) = 51.200 ns; Loc. = LC2_C6; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[38]~131'
        Info: 52: + IC(0.700 ns) + CELL(0.400 ns) = 52.300 ns; Loc. = LC3_C10; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[3]~COUT'
        Info: 53: + IC(0.000 ns) + CELL(0.100 ns) = 52.400 ns; Loc. = LC4_C10; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[4]~COUT'
        Info: 54: + IC(0.000 ns) + CELL(0.900 ns) = 53.300 ns; Loc. = LC5_C10; Fanout = 11; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_7|add_sub_cella[5]~19'
        Info: 55: + IC(0.600 ns) + CELL(1.000 ns) = 54.900 ns; Loc. = LC1_C8; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|StageOut[44]~134'
        Info: 56: + IC(0.600 ns) + CELL(0.400 ns) = 55.900 ns; Loc. = LC6_C9; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[3]~COUT'
        Info: 57: + IC(0.000 ns) + CELL(0.100 ns) = 56.000 ns; Loc. = LC7_C9; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[4]~COUT'
        Info: 58: + IC(0.000 ns) + CELL(0.900 ns) = 56.900 ns; Loc. = LC8_C9; Fanout = 3; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|alt_u_div_nie:divider|add_sub_o7c:add_sub_8|add_sub_cella[5]~19'
        Info: 59: + IC(1.500 ns) + CELL(0.800 ns) = 59.200 ns; Loc. = LC1_C24; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[0]~21'
        Info: 60: + IC(0.100 ns) + CELL(1.000 ns) = 60.300 ns; Loc. = LC8_C24; Fanout = 2; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[1]~33'
        Info: 61: + IC(0.100 ns) + CELL(1.000 ns) = 61.400 ns; Loc. = LC4_C24; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[2]~27'
        Info: 62: + IC(0.600 ns) + CELL(0.800 ns) = 62.800 ns; Loc. = LC8_C27; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|lpm_divide:Div2|lpm_divide_ldo:auto_generated|abs_divider_4ag:divider|add_sub_ive:compl_add_quot|add_sub_cella[3]~14'
        Info: 63: + IC(0.100 ns) + CELL(1.000 ns) = 63.900 ns; Loc. = LC3_C27; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|minute_start~174'
        Info: 64: + IC(0.100 ns) + CELL(0.700 ns) = 64.700 ns; Loc. = LC6_C27; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|minute_start~221'
        Info: 65: + IC(0.000 ns) + CELL(1.000 ns) = 65.700 ns; Loc. = LC7_C27; Fanout = 1; COMB Node = 'counter:u6|setInit:inner4|minute_start~166'
        Info: 66: + IC(0.100 ns) + CELL(0.400 ns) = 66.200 ns; Loc. = LC5_C27; Fanout = 2; REG Node = 'counter:u6|setInit:inner4|minute_start[7]'
        Info: Total cell delay = 44.200 ns ( 66.77 % )
        Info: Total interconnect delay = 22.000 ns ( 33.23 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.100 ns
            Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'
            Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_A35; Fanout = 40; REG Node = 'counter:u6|frequencyDivider:inner1|clkTemp'
            Info: 3: + IC(3.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC5_C27; Fanout = 2; REG Node = 'counter:u6|setInit:inner4|minute_start[7]'
            Info: Total cell delay = 1.600 ns ( 31.37 % )
            Info: Total interconnect delay = 3.500 ns ( 68.63 % )
        Info: - Longest clock path from clock "clk" to source register is 5.100 ns
            Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'
            Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_A35; Fanout = 40; REG Node = 'counter:u6|frequencyDivider:inner1|clkTemp'
            Info: 3: + IC(3.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC4_B11; Fanout = 13; REG Node = 'counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]'
            Info: Total cell delay = 1.600 ns ( 31.37 % )
            Info: Total interconnect delay = 3.500 ns ( 68.63 % )
    Info: + Micro clock to output delay of source is 0.300 ns
    Info: + Micro setup delay of destination is 0.400 ns
Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:u6|jitter:inner2|key_out" and destination pin or register "counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]" for clock "clk" (Hold time is 1.4 ns)
    Info: + Largest clock skew is 3.600 ns
        Info: + Longest clock path from clock "clk" to destination register is 5.100 ns
            Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'
            Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_A35; Fanout = 40; REG Node = 'counter:u6|frequencyDivider:inner1|clkTemp'
            Info: 3: + IC(3.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC5_F10; Fanout = 17; REG Node = 'counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]'
            Info: Total cell delay = 1.600 ns ( 31.37 % )
            Info: Total interconnect delay = 3.500 ns ( 68.63 % )
        Info: - Shortest clock path from clock "clk" to source register is 1.500 ns
            Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'
            Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_D4; Fanout = 30; REG Node = 'counter:u6|jitter:inner2|key_out'
            Info: Total cell delay = 1.300 ns ( 86.67 % )
            Info: Total interconnect delay = 0.200 ns ( 13.33 % )
    Info: - Micro clock to output delay of source is 0.300 ns
    Info: - Shortest register to register delay is 2.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D4; Fanout = 30; REG Node = 'counter:u6|jitter:inner2|key_out'
        Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 0.900 ns; Loc. = LC4_D4; Fanout = 6; COMB Node = 'counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[2]~3'
        Info: 3: + IC(1.100 ns) + CELL(0.600 ns) = 2.600 ns; Loc. = LC5_F10; Fanout = 17; REG Node = 'counter:u6|setInit:inner4|\startTime_latch:minute_start_buffer1[5]'
        Info: Total cell delay = 1.400 ns ( 53.85 % )
        Info: Total interconnect delay = 1.200 ns ( 46.15 % )
    Info: + Micro hold delay of destination is 0.700 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3]" (data pin = "key_inc", clock pin = "clk") is 2.100 ns
    Info: + Longest pin to register delay is 3.200 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_R8; Fanout = 5; PIN Node = 'key_inc'
        Info: 2: + IC(0.400 ns) + CELL(0.800 ns) = 2.500 ns; Loc. = LC1_D28; Fanout = 4; COMB Node = 'key_inc~_wirecell'
        Info: 3: + IC(0.100 ns) + CELL(0.600 ns) = 3.200 ns; Loc. = LC7_D28; Fanout = 2; REG Node = 'remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3]'
        Info: Total cell delay = 2.700 ns ( 84.38 % )
        Info: Total interconnect delay = 0.500 ns ( 15.63 % )
    Info: + Micro setup delay of destination is 0.400 ns
    Info: - Shortest clock path from clock "clk" to destination register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'
        Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC7_D28; Fanout = 2; REG Node = 'remove_jitter:u3|lpm_counter:key_l_rtl_11|alt_counter_f10ke:wysi_counter|counter_cell[3]'
        Info: Total cell delay = 1.300 ns ( 86.67 % )
        Info: Total interconnect delay = 0.200 ns ( 13.33 % )
Info: tco from clock "clk" to destination pin "alarm" through register "counter:u6|minuteCountDown:inner5|minute[2]" is 19.100 ns
    Info: + Longest clock path from clock "clk" to source register is 5.100 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'
        Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC1_A35; Fanout = 40; REG Node = 'counter:u6|frequencyDivider:inner1|clkTemp'
        Info: 3: + IC(3.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC6_A8; Fanout = 4; REG Node = 'counter:u6|minuteCountDown:inner5|minute[2]'
        Info: Total cell delay = 1.600 ns ( 31.37 % )
        Info: Total interconnect delay = 3.500 ns ( 68.63 % )
    Info: + Micro clock to output delay of source is 0.300 ns
    Info: + Longest register to pin delay is 13.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_A8; Fanout = 4; REG Node = 'counter:u6|minuteCountDown:inner5|minute[2]'
        Info: 2: + IC(2.000 ns) + CELL(1.000 ns) = 3.000 ns; Loc. = LC7_E25; Fanout = 4; COMB Node = 'counter:u6|minuteCountDown:inner5|Equal1~0'
        Info: 3: + IC(0.600 ns) + CELL(1.100 ns) = 4.700 ns; Loc. = LC2_E24; Fanout = 3; COMB Node = 'counter:u6|testCout:inner7|Equal1~0'
        Info: 4: + IC(0.700 ns) + CELL(1.000 ns) = 6.400 ns; Loc. = LC8_E28; Fanout = 5; COMB Node = 'control:u5|Selector6~2'
        Info: 5: + IC(1.100 ns) + CELL(1.000 ns) = 8.500 ns; Loc. = LC3_D23; Fanout = 1; COMB Node = 'control:u5|Selector6~3'
        Info: 6: + IC(1.400 ns) + CELL(3.800 ns) = 13.700 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'alarm'
        Info: Total cell delay = 7.900 ns ( 57.66 % )
        Info: Total interconnect delay = 5.800 ns ( 42.34 % )
Info: th for register "remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]" (data pin = "key_reset", clock pin = "clk") is 0.100 ns
    Info: + Longest clock path from clock "clk" to destination register is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_L8; Fanout = 78; CLK Node = 'clk'
        Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC4_D34; Fanout = 2; REG Node = 'remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]'
        Info: Total cell delay = 1.300 ns ( 86.67 % )
        Info: Total interconnect delay = 0.200 ns ( 13.33 % )
    Info: + Micro hold delay of destination is 0.700 ns
    Info: - Shortest pin to register delay is 2.100 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_M9; Fanout = 5; PIN Node = 'key_reset'
        Info: 2: + IC(0.200 ns) + CELL(0.600 ns) = 2.100 ns; Loc. = LC4_D34; Fanout = 2; REG Node = 'remove_jitter:u1|lpm_counter:key_h_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]'
        Info: Total cell delay = 1.900 ns ( 90.48 % )
        Info: Total interconnect delay = 0.200 ns ( 9.52 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Jan 04 16:17:33 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


