Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/chacha/Router1x3/Register/Router_Register/router_register_tb_isim_beh.exe -prj /home/chacha/Router1x3/Register/Router_Register/router_register_tb_beh.prj work.router_register_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/chacha/Router1x3/Register/Router_Register/../router_register_code/router_register.v" into library work
Analyzing Verilog file "/home/chacha/Router1x3/Register/Router_Register/../router_register_code/router_register_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82956 KB
Fuse CPU Usage: 1690 ms
Compiling module router_register
Compiling module router_register_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/chacha/Router1x3/Register/Router_Register/router_register_tb_isim_beh.exe
Fuse Memory Usage: 643460 KB
Fuse CPU Usage: 1760 ms
GCC CPU Usage: 1530 ms
