{\rtf1\ansi\ansicpg1251\uc1 \deff0\deflang1033\deflangfe1033
{\fonttbl {\f0\froman\fcharset204\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\f1\fswiss\fcharset204\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset204\fprq1{\*\panose 02070309020205020404}Courier New;}
{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}
}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\red0\green128\blue0;\red96\green64\blue32;\rede0\green128\blue0;\red128\green0\blue0;\red128\green96\blue32;\red0\green32\blue128;\red0\green128\blue128;\red255\green0\blue255;\red0\green0\blue0;\red112\green0\blue112;\red255\green0\blue0;}
{\stylesheet
{\widctlpar\adjustright \fs20\cgrid \snext0 Normal;}
{\paperw11900\paperh16840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect}
{\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \sbasedon0 \snext0 heading 1;}
{\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid \sbasedon0 \snext0 heading 2;}
{\s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid \sbasedon0 \snext0 heading 3;}
{\s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 4;}{\*\cs10 \additive Default Paragraph Font;}
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 5;}{\*\cs10 \additive Default Paragraph Font;}
{\s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid \sbasedon0 \snext15 Title;}
{\s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid \sbasedon0 \snext16 Subtitle;}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid \sbasedon0 \snext17 BodyText;}
{\s18\widctlpar\fs22\cgrid \sbasedon0 \snext18 DenseText;}
{\s28\widctlpar\tqc\tx4320\tqr\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext28 header;}
{\s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid \sbasedon0 \snext29 footer;}
{\s30\li360\sa60\sb120\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext30 GroupHeader;}
{\s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext41 Code Example 0;}
{\s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext42 Code Example 1;}
{\s42\li720\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext43 Code Example 2;}
{\s43\li1080\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext44 Code Example 3;}
{\s44\li1440\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext45 Code Example 4;}
{\s45\li1800\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext46 Code Example 5;}
{\s46\li2160\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext47 Code Example 6;}
{\s47\li2520\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext48 Code Example 7;}
{\s48\li2880\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext49 Code Example 8;}
{\s49\li3240\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext50 Code Example 9;}
{\s50\li3600\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext51 Code Example 10;}
{\s51\li3960\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext52 Code Example 11;}
{\s52\li4320\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext53 Code Example 12;}
{\s53\li4680\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext53 Code Example 13;}
{\s60\li0\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext61 List Continue 0;}
{\s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext62 List Continue 1;}
{\s62\li720\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext63 List Continue 2;}
{\s63\li1080\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext64 List Continue 3;}
{\s64\li1440\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext65 List Continue 4;}
{\s65\li1800\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext66 List Continue 5;}
{\s66\li2160\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext67 List Continue 6;}
{\s67\li2520\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext68 List Continue 7;}
{\s68\li2880\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext69 List Continue 8;}
{\s69\li3240\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext70 List Continue 9;}
{\s70\li3600\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext71 List Continue 10;}
{\s71\li3960\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext72 List Continue 11;}
{\s72\li4320\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext73 List Continue 12;}
{\s73\li4680\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext73 List Continue 13;}
{\s80\li0\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext81 DescContinue 0;}
{\s81\li360\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext82 DescContinue 1;}
{\s82\li720\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext83 DescContinue 2;}
{\s83\li1080\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext84 DescContinue 3;}
{\s84\li1440\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext85 DescContinue 4;}
{\s85\li1800\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext86 DescContinue 5;}
{\s86\li2160\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext87 DescContinue 6;}
{\s87\li2520\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext88 DescContinue 7;}
{\s88\li2880\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext89 DescContinue 8;}
{\s89\li3240\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext90 DescContinue 9;}
{\s90\li3600\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext91 DescContinue 10;}
{\s91\li3960\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext92 DescContinue 11;}
{\s92\li4320\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext93 DescContinue 12;}
{\s93\li4680\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext93 DescContinue 13;}
{\s100\li0\sa30\sb30\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext101 LatexTOC 0;}
{\s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext102 LatexTOC 1;}
{\s102\li720\sa24\sb24\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext103 LatexTOC 2;}
{\s103\li1080\sa21\sb21\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext104 LatexTOC 3;}
{\s104\li1440\sa18\sb18\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext105 LatexTOC 4;}
{\s105\li1800\sa15\sb15\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext106 LatexTOC 5;}
{\s106\li2160\sa12\sb12\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext107 LatexTOC 6;}
{\s107\li2520\sa9\sb9\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext108 LatexTOC 7;}
{\s108\li2880\sa6\sb6\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext109 LatexTOC 8;}
{\s109\li3240\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext110 LatexTOC 9;}
{\s110\li3600\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext111 LatexTOC 10;}
{\s111\li3960\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext112 LatexTOC 11;}
{\s112\li4320\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext113 LatexTOC 12;}
{\s113\li4680\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext113 LatexTOC 13;}
{\s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext121 \sautoupd List Bullet 0;}
{\s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext122 \sautoupd List Bullet 1;}
{\s122\fi-360\li1080\widctlpar\jclisttab\tx1080{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext123 \sautoupd List Bullet 2;}
{\s123\fi-360\li1440\widctlpar\jclisttab\tx1440{\*\pn \pnlvlbody\ilvl0\ls4\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext124 \sautoupd List Bullet 3;}
{\s124\fi-360\li1800\widctlpar\jclisttab\tx1800{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext125 \sautoupd List Bullet 4;}
{\s125\fi-360\li2160\widctlpar\jclisttab\tx2160{\*\pn \pnlvlbody\ilvl0\ls6\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext126 \sautoupd List Bullet 5;}
{\s126\fi-360\li2520\widctlpar\jclisttab\tx2520{\*\pn \pnlvlbody\ilvl0\ls7\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext127 \sautoupd List Bullet 6;}
{\s127\fi-360\li2880\widctlpar\jclisttab\tx2880{\*\pn \pnlvlbody\ilvl0\ls8\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext128 \sautoupd List Bullet 7;}
{\s128\fi-360\li3240\widctlpar\jclisttab\tx3240{\*\pn \pnlvlbody\ilvl0\ls9\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext129 \sautoupd List Bullet 8;}
{\s129\fi-360\li3600\widctlpar\jclisttab\tx3600{\*\pn \pnlvlbody\ilvl0\ls10\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext130 \sautoupd List Bullet 9;}
{\s130\fi-360\li3960\widctlpar\jclisttab\tx3960{\*\pn \pnlvlbody\ilvl0\ls11\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext131 \sautoupd List Bullet 10;}
{\s131\fi-360\li4320\widctlpar\jclisttab\tx4320{\*\pn \pnlvlbody\ilvl0\ls12\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext132 \sautoupd List Bullet 11;}
{\s132\fi-360\li4680\widctlpar\jclisttab\tx4680{\*\pn \pnlvlbody\ilvl0\ls13\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext133 \sautoupd List Bullet 12;}
{\s133\fi-360\li5040\widctlpar\jclisttab\tx5040{\*\pn \pnlvlbody\ilvl0\ls14\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext133 \sautoupd List Bullet 13;}
{\s140\fi-360\li360\widctlpar\fs20\cgrid \sbasedon0 \snext141 \sautoupd List Enum 0;}
{\s141\fi-360\li720\widctlpar\fs20\cgrid \sbasedon0 \snext142 \sautoupd List Enum 1;}
{\s142\fi-360\li1080\widctlpar\fs20\cgrid \sbasedon0 \snext143 \sautoupd List Enum 2;}
{\s143\fi-360\li1440\widctlpar\fs20\cgrid \sbasedon0 \snext144 \sautoupd List Enum 3;}
{\s144\fi-360\li1800\widctlpar\fs20\cgrid \sbasedon0 \snext145 \sautoupd List Enum 4;}
{\s145\fi-360\li2160\widctlpar\fs20\cgrid \sbasedon0 \snext146 \sautoupd List Enum 5;}
{\s146\fi-360\li2520\widctlpar\fs20\cgrid \sbasedon0 \snext147 \sautoupd List Enum 6;}
{\s147\fi-360\li2880\widctlpar\fs20\cgrid \sbasedon0 \snext148 \sautoupd List Enum 7;}
{\s148\fi-360\li3240\widctlpar\fs20\cgrid \sbasedon0 \snext149 \sautoupd List Enum 8;}
{\s149\fi-360\li3600\widctlpar\fs20\cgrid \sbasedon0 \snext150 \sautoupd List Enum 9;}
{\s150\fi-360\li3960\widctlpar\fs20\cgrid \sbasedon0 \snext151 \sautoupd List Enum 10;}
{\s151\fi-360\li4320\widctlpar\fs20\cgrid \sbasedon0 \snext152 \sautoupd List Enum 11;}
{\s152\fi-360\li4680\widctlpar\fs20\cgrid \sbasedon0 \snext153 \sautoupd List Enum 12;}
{\s153\fi-360\li5040\widctlpar\fs20\cgrid \sbasedon0 \snext153 \sautoupd List Enum 13;}
}
{\info 
{\title {\comment \'CF\'CE \'E4\'EB\'FF \'EC\'E0\'EA\'E5\'F2\'E0 \'CC\'CF\'C0 (100 \'F2\'E5\'EC\'E0) }\'CF\'CE \'E4\'EB\'FF \'EC\'E0\'EA\'E5\'F2\'E0 \'CC\'CF\'C0 (100 \'F2\'E5\'EC\'E0)}
{\comment \'D1\'EE\'E7\'E4\'E0\'ED\'EE \'F1\'E8\'F1\'F2\'E5\'EC\'EE\'E9 doxygen1.8.20.}
{\creatim \yr2024\mo3\dy20\hr11\min42\sec59}
}\pard\plain 
\sectd\pgnlcrm
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\vertalc\qc\par\par\par\par\par\par\par
\pard\plain \s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid 
{\field\fldedit {\*\fldinst TITLE \\*MERGEFORMAT}{\fldrslt \'CF\'CE \'E4\'EB\'FF \'EC\'E0\'EA\'E5\'F2\'E0 \'CC\'CF\'C0 (100 \'F2\'E5\'EC\'E0)}}\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\par
\par\par\par\par\par\par\par\par\par\par\par\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
{\field\fldedit {\*\fldinst AUTHOR \\*MERGEFORMAT}{\fldrslt AUTHOR}}\par
\'C2\'E5\'F0\'F1\'E8\'FF \par{\field\fldedit {\*\fldinst CREATEDATE \\*MERGEFORMAT}{\fldrslt \'D1\'F0 20 \'CC\'E0\'F0 2024 }}\par
\page\page\vertalt
\pard\plain 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \'CE\'E3\'EB\'E0\'E2\'EB\'E5\'ED\'E8\'E5\par
\pard\plain \par
{\field\fldedit {\*\fldinst TOC \\f \\*MERGEFORMAT}{\fldrslt Table of contents}}\par
\pard\plain 
\sect \sbkpage \pgndec \pgnrestart
\sect \sectd \sbknone
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\'C0\'EB\'F4\'E0\'E2\'E8\'F2\'ED\'FB\'E9 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'EA\'EB\'E0\'F1\'F1\'EE\'E2\par \pard\plain 
{\tc \v \'C0\'EB\'F4\'E0\'E2\'E8\'F2\'ED\'FB\'E9 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'EA\'EB\'E0\'F1\'F1\'EE\'E2}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'CA\'EB\'E0\'F1\'F1\'FB \'F1 \'E8\'F5 \'EA\'F0\'E0\'F2\'EA\'E8\'EC \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC.}
{
\par
\pard\plain \s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b {\b adc_config_data} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'C0\'D6\'CF })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAOR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b ai_oper_mode_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAOX \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b bus_defect_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F8\'E8\'ED\'FB })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAPA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b cmd_header_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'EE\'EC \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAPE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b cmd_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAPI \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b common_register_space_ext_ram} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAPL \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b common_register_space_ext_rom} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAQF \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b config_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAQT \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b device_address_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E0\'E4\'F0\'E5\'F1 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAQY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b device_type_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAARC \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b heap_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'EE\'E9" \'EA\'F3\'F7\'E8 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAARJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b list_head_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAARM \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b mpa_register_space_ext_ram} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAARP \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b mpa_register_space_ext_rom} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAARW \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b packet_header_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAASM \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b packet_tail_Struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'EA\'EE\'ED\'F6\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAST \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b plc_sof_ver_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E2\'E5\'F0\'F1\'E8\'FF \'CF\'CE })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAASW \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b power_failure_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'E8\'F2\'E0\'ED\'E8\'FF })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAATD \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b ram_data_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAATJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b range_start_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'E4\'ED\'EE\'E3\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 \'E4\'EB\'FF \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAATZ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b rom_data_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAUE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b self_diag_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAUH \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b service_byte_struct_pm} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'CF\'CC })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAUS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b service_byte_struct_um} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAVB \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b spi_config_data} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 SPI })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAVF \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b spi_dma_params} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 SPIn })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAVN \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b start_struct_ext_ram} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'EB\'E5\'E6\'E8\'F2 \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3 \'EB\'FE\'E1\'EE\'E3\'EE \'EC\'EE\'E4\'F3\'EB\'FF })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAVS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b timer_config_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'D2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAVY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b timer_irq_list_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0-\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E4\'ED\'EE\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAWE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b tx_rx_packet_struct} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'E0\'ED\'ED\'FB\'F5 \'F1\'EE\'E3\'EB\'E0\'F1\'ED\'EE \'F3\'F2\'E2\'E5\'F0\'E6\'E4\'E5\'ED\'ED\'EE\'EC\'F3 \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'F3 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAWJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b uart_config_data} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 UART \'E8 \'E1\'F3\'F4\'E5\'F0\'EE\'EC \'EF\'F0\'E8\'E5\'EC\'E0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAWN \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b uart_dma_params} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 UARTn })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAWY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b uart_timeouts} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0\'EC\'E8 UARTn })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAXD \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\'D1\'EF\'E8\'F1\'EE\'EA \'F4\'E0\'E9\'EB\'EE\'E2\par \pard\plain 
{\tc \v \'D1\'EF\'E8\'F1\'EE\'EA \'F4\'E0\'E9\'EB\'EE\'E2}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB\'FB\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'CF\'EE\'EB\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA \'F4\'E0\'E9\'EB\'EE\'E2.}
{
\par
\pard\plain \s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b {\b 1273pv19t.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'C0\'D6\'CF 1273\'CF\'C219\'D2 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b 1273pv19t.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'EE\'E9 \'C0\'D6\'CF 1273\'CF\'C219\'D2 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAH \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b clock.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E8 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'CC\'CA })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAU \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b clock.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E8 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'CC\'CA })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAW \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b dma.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 DMA })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b dma.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 DMA })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b ebc.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 EBC })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABL \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b ebc.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 EBC (\'EA\'EE\'ED\'F2\'F0\'EE\'EB\'EB\'E5\'F0 \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'F1\'E8\'F1\'F2\'E5\'EC\'ED\'EE\'E9 \'F8\'E8\'ED\'FB) })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABO \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b external_ram.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABU \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b external_ram.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAACA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b external_rom.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAEK \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b external_rom.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAES \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b internal_ram.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'E3\'EE \'CE\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFY \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b internal_ram.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'E3\'EE \'CE\'C7\'D3 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGC \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b leds.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'EC\'E8 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0\'EC\'E8 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGI \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b leds.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'EC\'E8 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0\'EC\'E8 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGK \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b list.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'EF\'E8\'F1\'EA\'E0\'EC\'E8 (\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E0\'ED\'E0\'EB\'EE\'E3\'E8\'F7\'ED\'E0 linux kernel) })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGU \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b list.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'EF\'E8\'F1\'EA\'E0\'EC\'E8 (\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E0\'ED\'E0\'EB\'EE\'E3\'E8\'F7\'ED\'E0 linux kernel) })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAHD \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b main.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAHT \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b main.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 \'EE\'F1\'ED\'EE\'E2\'ED\'EE\'E3\'EE \'F4\'F3\'ED\'EA\'F6\'E8\'EE\'ED\'E0\'EB\'E0 \'CC\'CF\'C0 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAIM \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b mdr32_drivers.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'E3\'EB\'EE\'E1\'E0\'EB\'FC\'ED\'FB\'EC\'E8 \'EA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0\'EC\'E8 \'E8 \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'EC\'E8 \'E1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'EA\'E0\'EC\'E8 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAIR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b rs422_protocol.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'E0 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'E8\'ED\'F2\'E5\'F0\'F4\'E5\'E9\'F1\'F3 RS-422 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAIZ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b rs422_protocol.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'E0 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'E8\'ED\'F2\'E5\'F0\'F4\'E5\'E9\'F1\'F3 RS-422 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAJJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b spi.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 SPI })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAKS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b spi.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 SPI })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAALC \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b timers.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'F2\'E0\'E9\'EC\'E5\'F0\'E0\'EC\'E8 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAALS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b timers.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'F2\'E0\'E9\'EC\'E5\'F0\'E0\'EC\'E8 })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAMJ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b uart.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 UART })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAMR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b {\b uart.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 UART })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAANH \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB{\tc \v \'CA\'EB\'E0\'F1\'F1\'FB}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 adc_config_data\par \pard\plain 
{\tc\tcl2 \v adc_config_data}
{\xe \v adc_config_data}
{\bkmkstart AAAAAAAAOR}
{\bkmkend AAAAAAAAOR}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'C0\'D6\'CF }}\par
{
{\f2 #include <1273pv19t.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 adc_config_data:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structadc__config__data__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} * {\b spi_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'EC\'F3 \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E5\'ED \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} * {\b timer_n_capture}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \'E4\'EB\'FF \'F0\'E5\'E6\'E8\'EC\'E0 \'E7\'E0\'F5\'E2\'E0\'F2\'E0 \'F1\'E8\'E3\'ED\'E0\'EB\'E0 SDIFS/SDOFS. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b init_flag}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b avg_num}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'E2\'FB\'E1\'EE\'F0\'EE\'EA \'E4\'EB\'FF \'F3\'F1\'F0\'E5\'E4\'ED\'E5\'ED\'E8\'FF \par
 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b ch_rx_num}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'E2 \'EE\'E4\'ED\'EE\'EC \'EF\'E0\'EA\'E5\'F2\'E5 \'E8\'E7 CHANEL_NUMBER \'E2\'EE\'E7\'EC\'EE\'E6\'ED\'FB\'F5 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'C0\'D6\'CF \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v avg_num\:adc_config_data}
{\xe \v adc_config_data\:avg_num}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t adc_config_data::avg_num}}
\par
{\bkmkstart AAAAAAAAOS}
{\bkmkend AAAAAAAAOS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'E2\'FB\'E1\'EE\'F0\'EE\'EA \'E4\'EB\'FF \'F3\'F1\'F0\'E5\'E4\'ED\'E5\'ED\'E8\'FF \par
 }}\par
}
{\xe \v ch_rx_num\:adc_config_data}
{\xe \v adc_config_data\:ch_rx_num}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t adc_config_data::ch_rx_num}}
\par
{\bkmkstart AAAAAAAAOT}
{\bkmkend AAAAAAAAOT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'E2 \'EE\'E4\'ED\'EE\'EC \'EF\'E0\'EA\'E5\'F2\'E5 \'E8\'E7 CHANEL_NUMBER \'E2\'EE\'E7\'EC\'EE\'E6\'ED\'FB\'F5 }}\par
}
{\xe \v init_flag\:adc_config_data}
{\xe \v adc_config_data\:init_flag}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t adc_config_data::init_flag}}
\par
{\bkmkstart AAAAAAAAOU}
{\bkmkend AAAAAAAAOU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'C0\'D6\'CF }}\par
}
{\xe \v spi_struct\:adc_config_data}
{\xe \v adc_config_data\:spi_struct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n}* adc_config_data::spi_struct}}
\par
{\bkmkstart AAAAAAAAOV}
{\bkmkend AAAAAAAAOV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
SPI, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'EC\'F3 \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E5\'ED \'C0\'D6\'CF }}\par
}
{\xe \v timer_n_capture\:adc_config_data}
{\xe \v adc_config_data\:timer_n_capture}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n}* adc_config_data::timer_n_capture}}
\par
{\bkmkstart AAAAAAAAOW}
{\bkmkend AAAAAAAAOW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \'E4\'EB\'FF \'F0\'E5\'E6\'E8\'EC\'E0 \'E7\'E0\'F5\'E2\'E0\'F2\'E0 \'F1\'E8\'E3\'ED\'E0\'EB\'E0 SDIFS/SDOFS. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b 1273pv19t.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 ai_oper_mode_struct\par \pard\plain 
{\tc\tcl2 \v ai_oper_mode_struct}
{\xe \v ai_oper_mode_struct}
{\bkmkstart AAAAAAAAOX}
{\bkmkend AAAAAAAAOX}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 }}\par
{
{\f2 #include <external_rom.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b adc_chs_mode}: 8\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv1}: 8\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v adc_chs_mode\:ai_oper_mode_struct}
{\xe \v ai_oper_mode_struct\:adc_chs_mode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned ai_oper_mode_struct::adc_chs_mode}}
\par
{\bkmkstart AAAAAAAAOY}
{\bkmkend AAAAAAAAOY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'EE\'E2 }}\par
}
{\xe \v reserv1\:ai_oper_mode_struct}
{\xe \v ai_oper_mode_struct\:reserv1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned ai_oper_mode_struct::reserv1}}
\par
{\bkmkstart AAAAAAAAOZ}
{\bkmkend AAAAAAAAOZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_rom.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 bus_defect_struct\par \pard\plain 
{\tc\tcl2 \v bus_defect_struct}
{\xe \v bus_defect_struct}
{\bkmkstart AAAAAAAAPA}
{\bkmkend AAAAAAAAPA}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F8\'E8\'ED\'FB }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b many_fail_packet}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 > \'F3\'F1\'F2. \'E7\'ED\'E0\'F7\'E5\'ED\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_timeout}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv}: 14\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F8\'E8\'ED\'FB \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v fail_timeout\:bus_defect_struct}
{\xe \v bus_defect_struct\:fail_timeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned bus_defect_struct::fail_timeout}}
\par
{\bkmkstart AAAAAAAAPB}
{\bkmkend AAAAAAAAPB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3 }}\par
}
{\xe \v many_fail_packet\:bus_defect_struct}
{\xe \v bus_defect_struct\:many_fail_packet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned bus_defect_struct::many_fail_packet}}
\par
{\bkmkstart AAAAAAAAPC}
{\bkmkend AAAAAAAAPC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 > \'F3\'F1\'F2. \'E7\'ED\'E0\'F7\'E5\'ED\'E8\'FF }}\par
}
{\xe \v reserv\:bus_defect_struct}
{\xe \v bus_defect_struct\:reserv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned bus_defect_struct::reserv}}
\par
{\bkmkstart AAAAAAAAPD}
{\bkmkend AAAAAAAAPD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 cmd_header_struct\par \pard\plain 
{\tc\tcl2 \v cmd_header_struct}
{\xe \v cmd_header_struct}
{\bkmkstart AAAAAAAAPE}
{\bkmkend AAAAAAAAPE}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'EE\'EC \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
{
{\f2 #include <rs422_protocol.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b cmd}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EC\'E0\'ED\'E4\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b result}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2 \'E2\'FB\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'FF \'EA\'EE\'EC\'E0\'ED\'E4\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b length}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EB\'E8\'ED\'E0 \'EA\'EE\'EC\'E0\'ED\'E4\'FB }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'EE\'EC \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v cmd\:cmd_header_struct}
{\xe \v cmd_header_struct\:cmd}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t cmd_header_struct::cmd}}
\par
{\bkmkstart AAAAAAAAPF}
{\bkmkend AAAAAAAAPF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EC\'E0\'ED\'E4\'E0 }}\par
}
{\xe \v length\:cmd_header_struct}
{\xe \v cmd_header_struct\:length}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t cmd_header_struct::length}}
\par
{\bkmkstart AAAAAAAAPG}
{\bkmkend AAAAAAAAPG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EB\'E8\'ED\'E0 \'EA\'EE\'EC\'E0\'ED\'E4\'FB }}\par
}
{\xe \v result\:cmd_header_struct}
{\xe \v cmd_header_struct\:result}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t cmd_header_struct::result}}
\par
{\bkmkstart AAAAAAAAPH}
{\bkmkend AAAAAAAAPH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2 \'E2\'FB\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'FF \'EA\'EE\'EC\'E0\'ED\'E4\'FB }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b rs422_protocol.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 cmd_struct\par \pard\plain 
{\tc\tcl2 \v cmd_struct}
{\xe \v cmd_struct}
{\bkmkstart AAAAAAAAPI}
{\bkmkend AAAAAAAAPI}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
{
{\f2 #include <rs422_protocol.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 cmd_struct:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structcmd__struct__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b fields_cmd_header} {\b header}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b data}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v data\:cmd_struct}
{\xe \v cmd_struct\:data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* cmd_struct::data}}
\par
{\bkmkstart AAAAAAAAPJ}
{\bkmkend AAAAAAAAPJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 }}\par
}
{\xe \v header\:cmd_struct}
{\xe \v cmd_struct\:header}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b fields_cmd_header} cmd_struct::header}}
\par
{\bkmkstart AAAAAAAAPK}
{\bkmkend AAAAAAAAPK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b rs422_protocol.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 common_register_space_ext_ram\par \pard\plain 
{\tc\tcl2 \v common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram}
{\bkmkstart AAAAAAAAPL}
{\bkmkend AAAAAAAAPL}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par
{
{\f2 #include <external_ram.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 common_register_space_ext_ram:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structcommon__register__space__ext__ram__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b plc_soft_ver} {\b PLC_SoftVer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'F0\'F1\'E8\'FF \'CF\'CE \par
 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b device_config} {\b PLC_Config}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b device_address} {\b PLC_PMAddr}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_Durat}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'F1 \'EC\'EE\'EC\'E5\'ED\'F2\'E0 \'E7\'E0\'EF\'F3\'F1\'EA\'E0, \'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_CM_State}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'EE\'F1\'F2\'EE\'FF\'ED\'E8\'E5 \'E0\'E2\'F2\'EE\'EC\'E0\'F2\'E0 \'E2\'FB\'E1\'EE\'F0\'E0 \'D3\'CC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_CorrPackFromDevice_B1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE \'D81, \'EE\'F2 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_CorrPackToDevice_B1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE \'D81, \'EA \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'F3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_ErrPackToDevice_B1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D81. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_ErrPackFromDevice_B1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EE\'EA \'EE\'F2\'EF\'F0\'E0\'E2\'EA\'E8 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D81. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_CorrPackFromDevice_B2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE \'D82, \'EE\'F2 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_CorrPackToDevice_B2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE \'D82, \'EA \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'F3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_ErrPackToDevice_B2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D82. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_ErrPackFromDevice_B2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EE\'EA \'EE\'F2\'EF\'F0\'E0\'E2\'EA\'E8 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D82. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b power_failure} {\b PLC_PowerDefect}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0 \'EF\'E8\'F2\'E0\'ED\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b bus_defect} {\b PLC_BusDefect_B1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0 1 \'F8\'E8\'ED\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b bus_defect} {\b PLC_BusDefect_B2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0 2 \'F8\'E8\'ED\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b self_diag} {\b PLC_SelfDiagDefect}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0 \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Reserv_1} [68]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'C5\'C7\'C5\'D0\'C2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b common_rom_registers} {\b PLC_CommonRomRegs}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F9\'E8\'E5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'F5\'F0\'E0\'ED\'FF\'F2\'FC\'F1\'FF \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v PLC_BusDefect_B1\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_BusDefect_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b bus_defect} common_register_space_ext_ram::PLC_BusDefect_B1}}
\par
{\bkmkstart AAAAAAAAPM}
{\bkmkend AAAAAAAAPM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0 1 \'F8\'E8\'ED\'FB }}\par
}
{\xe \v PLC_BusDefect_B2\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_BusDefect_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b bus_defect} common_register_space_ext_ram::PLC_BusDefect_B2}}
\par
{\bkmkstart AAAAAAAAPN}
{\bkmkend AAAAAAAAPN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0 2 \'F8\'E8\'ED\'FB }}\par
}
{\xe \v PLC_CM_State\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_CM_State}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_CM_State}}
\par
{\bkmkstart AAAAAAAAPO}
{\bkmkend AAAAAAAAPO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'EE\'F1\'F2\'EE\'FF\'ED\'E8\'E5 \'E0\'E2\'F2\'EE\'EC\'E0\'F2\'E0 \'E2\'FB\'E1\'EE\'F0\'E0 \'D3\'CC }}\par
}
{\xe \v PLC_CommonRomRegs\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_CommonRomRegs}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b common_rom_registers} common_register_space_ext_ram::PLC_CommonRomRegs}}
\par
{\bkmkstart AAAAAAAAPP}
{\bkmkend AAAAAAAAPP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F9\'E8\'E5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'F5\'F0\'E0\'ED\'FF\'F2\'FC\'F1\'FF \'E2 \'CF\'C7\'D3 }}\par
}
{\xe \v PLC_Config\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_Config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b device_config} common_register_space_ext_ram::PLC_Config}}
\par
{\bkmkstart AAAAAAAAPQ}
{\bkmkend AAAAAAAAPQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
}
{\xe \v PLC_CorrPackFromDevice_B1\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_CorrPackFromDevice_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_CorrPackFromDevice_B1}}
\par
{\bkmkstart AAAAAAAAPR}
{\bkmkend AAAAAAAAPR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE \'D81, \'EE\'F2 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
}
{\xe \v PLC_CorrPackFromDevice_B2\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_CorrPackFromDevice_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_CorrPackFromDevice_B2}}
\par
{\bkmkstart AAAAAAAAPS}
{\bkmkend AAAAAAAAPS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE \'D82, \'EE\'F2 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
}
{\xe \v PLC_CorrPackToDevice_B1\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_CorrPackToDevice_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_CorrPackToDevice_B1}}
\par
{\bkmkstart AAAAAAAAPT}
{\bkmkend AAAAAAAAPT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE \'D81, \'EA \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'F3 }}\par
}
{\xe \v PLC_CorrPackToDevice_B2\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_CorrPackToDevice_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_CorrPackToDevice_B2}}
\par
{\bkmkstart AAAAAAAAPU}
{\bkmkend AAAAAAAAPU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE \'D82, \'EA \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'F3 }}\par
}
{\xe \v PLC_Durat\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_Durat}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_Durat}}
\par
{\bkmkstart AAAAAAAAPV}
{\bkmkend AAAAAAAAPV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'F1 \'EC\'EE\'EC\'E5\'ED\'F2\'E0 \'E7\'E0\'EF\'F3\'F1\'EA\'E0, \'F1 }}\par
}
{\xe \v PLC_ErrPackFromDevice_B1\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_ErrPackFromDevice_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_ErrPackFromDevice_B1}}
\par
{\bkmkstart AAAAAAAAPW}
{\bkmkend AAAAAAAAPW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EE\'EA \'EE\'F2\'EF\'F0\'E0\'E2\'EA\'E8 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D81. }}\par
}
{\xe \v PLC_ErrPackFromDevice_B2\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_ErrPackFromDevice_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_ErrPackFromDevice_B2}}
\par
{\bkmkstart AAAAAAAAPX}
{\bkmkend AAAAAAAAPX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EE\'EA \'EE\'F2\'EF\'F0\'E0\'E2\'EA\'E8 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D82. }}\par
}
{\xe \v PLC_ErrPackToDevice_B1\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_ErrPackToDevice_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_ErrPackToDevice_B1}}
\par
{\bkmkstart AAAAAAAAPY}
{\bkmkend AAAAAAAAPY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D81. }}\par
}
{\xe \v PLC_ErrPackToDevice_B2\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_ErrPackToDevice_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_ram::PLC_ErrPackToDevice_B2}}
\par
{\bkmkstart AAAAAAAAPZ}
{\bkmkend AAAAAAAAPZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D82. }}\par
}
{\xe \v PLC_PMAddr\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_PMAddr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b device_address} common_register_space_ext_ram::PLC_PMAddr}}
\par
{\bkmkstart AAAAAAAAQA}
{\bkmkend AAAAAAAAQA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
}
{\xe \v PLC_PowerDefect\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_PowerDefect}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b power_failure} common_register_space_ext_ram::PLC_PowerDefect}}
\par
{\bkmkstart AAAAAAAAQB}
{\bkmkend AAAAAAAAQB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0 \'EF\'E8\'F2\'E0\'ED\'E8\'FF }}\par
}
{\xe \v PLC_SelfDiagDefect\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_SelfDiagDefect}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b self_diag} common_register_space_ext_ram::PLC_SelfDiagDefect}}
\par
{\bkmkstart AAAAAAAAQC}
{\bkmkend AAAAAAAAQC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0 \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 }}\par
}
{\xe \v PLC_SoftVer\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:PLC_SoftVer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b plc_soft_ver} common_register_space_ext_ram::PLC_SoftVer}}
\par
{\bkmkstart AAAAAAAAQD}
{\bkmkend AAAAAAAAQD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'F0\'F1\'E8\'FF \'CF\'CE \par
 }}\par
}
{\xe \v Reserv_1\:common_register_space_ext_ram}
{\xe \v common_register_space_ext_ram\:Reserv_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t common_register_space_ext_ram::Reserv_1[68]}}
\par
{\bkmkstart AAAAAAAAQE}
{\bkmkend AAAAAAAAQE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'C5\'C7\'C5\'D0\'C2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 common_register_space_ext_rom\par \pard\plain 
{\tc\tcl2 \v common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom}
{\bkmkstart AAAAAAAAQF}
{\bkmkend AAAAAAAAQF}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par
{
{\f2 #include <external_rom.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 common_register_space_ext_rom:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structcommon__register__space__ext__rom__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b PLC_DeviceInfo} [1024]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E5\'EA\'F1\'F2\'EE\'E2\'E0\'FF \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FF \'EE \'EC\'EE\'E4\'F3\'EB\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b device_type} {\b PLC_DeviceType}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_SerialNumber}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E5\'F0\'E8\'E9\'ED\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_BusConfig_B1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'F8\'E8\'ED\'FB 1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_BusConfig_B2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'F8\'E8\'ED\'FB 2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_TimeoutForDefect_B1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'E1\'E5\'E7 \'F1\'E2\'FF\'E7\'E8 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0 \'F8\'E8\'ED\'FB 1, \'EC\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b PLC_TimeoutForDefect_B2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'E1\'E5\'E7 \'F1\'E2\'FF\'E7\'E8 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0 \'F8\'E8\'ED\'FB 2, \'EC\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b PLC_NumCrcErrorsForDefect_B1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB 1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b PLC_NumCrcErrorsForDefect_B2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB 2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b PLC_TimeToRepair}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE \'E2\'F0\'E5\'EC\'FF \'EF\'E5\'F0\'E5\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'ED\'E0 \'F0\'E5\'E7\'E5\'F0\'E2\'ED\'FB\'E9 \'D3\'CC, \'F510\'EC\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b PLC_TimeSoloWork}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'E1\'E5\'E7 \'F0\'E5\'E7\'E5\'F0\'E2\'E8\'F0\'F3\'FE\'F9\'E5\'E3\'EE \'D3\'CC, \'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b PLC_DualControl}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EA\'F6\'E8\'FF \'EF\'F0\'E8 \'EE\'E4\'ED\'EE\'E2\'F0\'E5\'EC\'E5\'ED\'ED\'EE\'EC \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Reserv_2} [64]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'C5\'C7\'C5\'D0\'C2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v PLC_BusConfig_B1\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_BusConfig_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_rom::PLC_BusConfig_B1}}
\par
{\bkmkstart AAAAAAAAQG}
{\bkmkend AAAAAAAAQG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'F8\'E8\'ED\'FB 1. }}\par
}
{\xe \v PLC_BusConfig_B2\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_BusConfig_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_rom::PLC_BusConfig_B2}}
\par
{\bkmkstart AAAAAAAAQH}
{\bkmkend AAAAAAAAQH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'F8\'E8\'ED\'FB 2. }}\par
}
{\xe \v PLC_DeviceInfo\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_DeviceInfo}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t common_register_space_ext_rom::PLC_DeviceInfo[1024]}}
\par
{\bkmkstart AAAAAAAAQI}
{\bkmkend AAAAAAAAQI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E5\'EA\'F1\'F2\'EE\'E2\'E0\'FF \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FF \'EE \'EC\'EE\'E4\'F3\'EB\'E5 }}\par
}
{\xe \v PLC_DeviceType\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_DeviceType}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b device_type} common_register_space_ext_rom::PLC_DeviceType}}
\par
{\bkmkstart AAAAAAAAQJ}
{\bkmkend AAAAAAAAQJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
}
{\xe \v PLC_DualControl\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_DualControl}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t common_register_space_ext_rom::PLC_DualControl}}
\par
{\bkmkstart AAAAAAAAQK}
{\bkmkend AAAAAAAAQK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EA\'F6\'E8\'FF \'EF\'F0\'E8 \'EE\'E4\'ED\'EE\'E2\'F0\'E5\'EC\'E5\'ED\'ED\'EE\'EC \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E8 }}\par
}
{\xe \v PLC_NumCrcErrorsForDefect_B1\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_NumCrcErrorsForDefect_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t common_register_space_ext_rom::PLC_NumCrcErrorsForDefect_B1}}
\par
{\bkmkstart AAAAAAAAQL}
{\bkmkend AAAAAAAAQL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB 1. }}\par
}
{\xe \v PLC_NumCrcErrorsForDefect_B2\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_NumCrcErrorsForDefect_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t common_register_space_ext_rom::PLC_NumCrcErrorsForDefect_B2}}
\par
{\bkmkstart AAAAAAAAQM}
{\bkmkend AAAAAAAAQM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB 2. }}\par
}
{\xe \v PLC_SerialNumber\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_SerialNumber}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_rom::PLC_SerialNumber}}
\par
{\bkmkstart AAAAAAAAQN}
{\bkmkend AAAAAAAAQN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E5\'F0\'E8\'E9\'ED\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
}
{\xe \v PLC_TimeoutForDefect_B1\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_TimeoutForDefect_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_rom::PLC_TimeoutForDefect_B1}}
\par
{\bkmkstart AAAAAAAAQO}
{\bkmkend AAAAAAAAQO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'E1\'E5\'E7 \'F1\'E2\'FF\'E7\'E8 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0 \'F8\'E8\'ED\'FB 1, \'EC\'F1 }}\par
}
{\xe \v PLC_TimeoutForDefect_B2\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_TimeoutForDefect_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t common_register_space_ext_rom::PLC_TimeoutForDefect_B2}}
\par
{\bkmkstart AAAAAAAAQP}
{\bkmkend AAAAAAAAQP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'E1\'E5\'E7 \'F1\'E2\'FF\'E7\'E8 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0 \'F8\'E8\'ED\'FB 2, \'EC\'F1 }}\par
}
{\xe \v PLC_TimeSoloWork\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_TimeSoloWork}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t common_register_space_ext_rom::PLC_TimeSoloWork}}
\par
{\bkmkstart AAAAAAAAQQ}
{\bkmkend AAAAAAAAQQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'E1\'E5\'E7 \'F0\'E5\'E7\'E5\'F0\'E2\'E8\'F0\'F3\'FE\'F9\'E5\'E3\'EE \'D3\'CC, \'F1 }}\par
}
{\xe \v PLC_TimeToRepair\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:PLC_TimeToRepair}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t common_register_space_ext_rom::PLC_TimeToRepair}}
\par
{\bkmkstart AAAAAAAAQR}
{\bkmkend AAAAAAAAQR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE \'E2\'F0\'E5\'EC\'FF \'EF\'E5\'F0\'E5\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'ED\'E0 \'F0\'E5\'E7\'E5\'F0\'E2\'ED\'FB\'E9 \'D3\'CC, \'F510\'EC\'F1 }}\par
}
{\xe \v Reserv_2\:common_register_space_ext_rom}
{\xe \v common_register_space_ext_rom\:Reserv_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t common_register_space_ext_rom::Reserv_2[64]}}
\par
{\bkmkstart AAAAAAAAQS}
{\bkmkend AAAAAAAAQS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'C5\'C7\'C5\'D0\'C2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_rom.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 config_struct\par \pard\plain 
{\tc\tcl2 \v config_struct}
{\xe \v config_struct}
{\bkmkstart AAAAAAAAQT}
{\bkmkend AAAAAAAAQT}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b main_switch}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F1\'ED\'EE\'E2\'ED\'EE\'E9 \'F1\'E2\'E8\'F2\'F7 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b add_switch_1}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'EF \'F1\'E2\'E8\'F2\'F7 1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b add_switch_2}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'EF \'F1\'E2\'E8\'F2\'F7 2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v add_switch_1\:config_struct}
{\xe \v config_struct\:add_switch_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned config_struct::add_switch_1}}
\par
{\bkmkstart AAAAAAAAQU}
{\bkmkend AAAAAAAAQU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'EF \'F1\'E2\'E8\'F2\'F7 1. }}\par
}
{\xe \v add_switch_2\:config_struct}
{\xe \v config_struct\:add_switch_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned config_struct::add_switch_2}}
\par
{\bkmkstart AAAAAAAAQV}
{\bkmkend AAAAAAAAQV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'EF \'F1\'E2\'E8\'F2\'F7 2. }}\par
}
{\xe \v main_switch\:config_struct}
{\xe \v config_struct\:main_switch}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned config_struct::main_switch}}
\par
{\bkmkstart AAAAAAAAQW}
{\bkmkend AAAAAAAAQW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F1\'ED\'EE\'E2\'ED\'EE\'E9 \'F1\'E2\'E8\'F2\'F7 }}\par
}
{\xe \v reserv\:config_struct}
{\xe \v config_struct\:reserv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned config_struct::reserv}}
\par
{\bkmkstart AAAAAAAAQX}
{\bkmkend AAAAAAAAQX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 device_address_struct\par \pard\plain 
{\tc\tcl2 \v device_address_struct}
{\xe \v device_address_struct}
{\bkmkstart AAAAAAAAQY}
{\bkmkend AAAAAAAAQY}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E0\'E4\'F0\'E5\'F1 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b module_addr}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b chassis_addr}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'F8\'E0\'F1\'F1\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv}: 8\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E0\'E4\'F0\'E5\'F1 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v chassis_addr\:device_address_struct}
{\xe \v device_address_struct\:chassis_addr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_address_struct::chassis_addr}}
\par
{\bkmkstart AAAAAAAAQZ}
{\bkmkend AAAAAAAAQZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'F8\'E0\'F1\'F1\'E8 }}\par
}
{\xe \v module_addr\:device_address_struct}
{\xe \v device_address_struct\:module_addr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_address_struct::module_addr}}
\par
{\bkmkstart AAAAAAAARA}
{\bkmkend AAAAAAAARA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v reserv\:device_address_struct}
{\xe \v device_address_struct\:reserv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_address_struct::reserv}}
\par
{\bkmkstart AAAAAAAARB}
{\bkmkend AAAAAAAARB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 device_type_struct\par \pard\plain 
{\tc\tcl2 \v device_type_struct}
{\xe \v device_type_struct}
{\bkmkstart AAAAAAAARC}
{\bkmkend AAAAAAAARC}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
{
{\f2 #include <external_rom.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b revision}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E2\'E8\'E7\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b modification}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'E8\'F4\'E8\'EA\'E0\'F6\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b type}: 9\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b batch}: 5\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'E0\'F0\'F2\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b use_object}: 5\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'FA\'E5\'EA\'F2 \'EF\'F0\'E8\'EC\'E5\'ED\'E5\'ED\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv}: 5\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v batch\:device_type_struct}
{\xe \v device_type_struct\:batch}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_type_struct::batch}}
\par
{\bkmkstart AAAAAAAARD}
{\bkmkend AAAAAAAARD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'E0\'F0\'F2\'E8\'FF }}\par
}
{\xe \v modification\:device_type_struct}
{\xe \v device_type_struct\:modification}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_type_struct::modification}}
\par
{\bkmkstart AAAAAAAARE}
{\bkmkend AAAAAAAARE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'E8\'F4\'E8\'EA\'E0\'F6\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v reserv\:device_type_struct}
{\xe \v device_type_struct\:reserv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_type_struct::reserv}}
\par
{\bkmkstart AAAAAAAARF}
{\bkmkend AAAAAAAARF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\xe \v revision\:device_type_struct}
{\xe \v device_type_struct\:revision}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_type_struct::revision}}
\par
{\bkmkstart AAAAAAAARG}
{\bkmkend AAAAAAAARG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E2\'E8\'E7\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v type\:device_type_struct}
{\xe \v device_type_struct\:type}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_type_struct::type}}
\par
{\bkmkstart AAAAAAAARH}
{\bkmkend AAAAAAAARH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v use_object\:device_type_struct}
{\xe \v device_type_struct\:use_object}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned device_type_struct::use_object}}
\par
{\bkmkstart AAAAAAAARI}
{\bkmkend AAAAAAAARI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'FA\'E5\'EA\'F2 \'EF\'F0\'E8\'EC\'E5\'ED\'E5\'ED\'E8\'FF }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_rom.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 heap_struct\par \pard\plain 
{\tc\tcl2 \v heap_struct}
{\xe \v heap_struct}
{\bkmkstart AAAAAAAARJ}
{\bkmkend AAAAAAAARJ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'EE\'E9" \'EA\'F3\'F7\'E8 }}\par
{
{\f2 #include <internal_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b memory_page_status} [{\b PAGE_NUM}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F2\'F3\'F1 \'EA\'E0\'E6\'E4\'EE\'E9 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'E0 0-\'F1\'E2\'EE\'E1\'EE\'E4\'ED\'E0, 1-\'E7\'E0\'ED\'FF\'F2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b memory_page_space} [{\b PAGE_NUM}][{\b PAGE_SIZE}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E5\'F1\'F2\'EE \'EF\'E0\'EC\'FF\'F2\'E8 \'E4\'EB\'FF \'EA\'F3\'F7\'E8 \'F0\'E0\'E7\'E1\'E8\'F2\'EE\'E9 \'ED\'E0 32 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'EE 64 \'E1\'E0\'E9\'F2\'E0 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'EE\'E9" \'EA\'F3\'F7\'E8 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v memory_page_space\:heap_struct}
{\xe \v heap_struct\:memory_page_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t heap_struct::memory_page_space[{\b PAGE_NUM}][{\b PAGE_SIZE}]}}
\par
{\bkmkstart AAAAAAAARK}
{\bkmkend AAAAAAAARK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E5\'F1\'F2\'EE \'EF\'E0\'EC\'FF\'F2\'E8 \'E4\'EB\'FF \'EA\'F3\'F7\'E8 \'F0\'E0\'E7\'E1\'E8\'F2\'EE\'E9 \'ED\'E0 32 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'EE 64 \'E1\'E0\'E9\'F2\'E0 }}\par
}
{\xe \v memory_page_status\:heap_struct}
{\xe \v heap_struct\:memory_page_status}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t heap_struct::memory_page_status[{\b PAGE_NUM}]}}
\par
{\bkmkstart AAAAAAAARL}
{\bkmkend AAAAAAAARL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F2\'F3\'F1 \'EA\'E0\'E6\'E4\'EE\'E9 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'E0 0-\'F1\'E2\'EE\'E1\'EE\'E4\'ED\'E0, 1-\'E7\'E0\'ED\'FF\'F2\'E0 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b internal_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 list_head_struct\par \pard\plain 
{\tc\tcl2 \v list_head_struct}
{\xe \v list_head_struct}
{\bkmkstart AAAAAAAARM}
{\bkmkend AAAAAAAARM}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
{
{\f2 #include <list.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 list_head_struct:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structlist__head__struct__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b list_head} * {\b next}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b list_head} * {\b prev}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v next\:list_head_struct}
{\xe \v list_head_struct\:next}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
struct {\b list_head}* list_head_struct::next}}
\par
{\bkmkstart AAAAAAAARN}
{\bkmkend AAAAAAAARN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
}
{\xe \v prev\:list_head_struct}
{\xe \v list_head_struct\:prev}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
struct {\b list_head}* list_head_struct::prev}}
\par
{\bkmkstart AAAAAAAARO}
{\bkmkend AAAAAAAARO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b list.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 mpa_register_space_ext_ram\par \pard\plain 
{\tc\tcl2 \v mpa_register_space_ext_ram}
{\xe \v mpa_register_space_ext_ram}
{\bkmkstart AAAAAAAARP}
{\bkmkend AAAAAAAARP}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par
{
{\f2 #include <external_ram.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 mpa_register_space_ext_ram:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structmpa__register__space__ext__ram__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b mpa_rom_registers} {\b AI_RomRegs}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'CC\'CF\'C0, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'F5\'F0\'E0\'ED\'FF\'F2\'FC\'F1\'FF \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b AI_SignalChanged}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'E7\'EC\'E5\'ED\'FF\'EB\'F1\'FF \'EB\'E8 \'F1\'E8\'E3\'ED\'E0\'EB \'F1 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E5\'E3\'EE \'EE\'EF\'F0\'EE\'F1\'E0 \par
 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int16_t {\b AI_CodeADC} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'FB\'F0\'FB\'E5 \'E4\'E0\'ED\'ED\'FB\'E5, \'EA\'EE\'E4 \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b AI_PhysQuantFloat} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E8\'E7\'E8\'F7\'E5\'F1\'EA\'E0\'FF \'E2\'E5\'EB\'E8\'F7\'E8\'ED\'E0 (\'F7\'E8\'F1\'EB\'EE \'F1 \'EF\'EB\'E0\'E2\'E0\'FE\'F9\'E5\'E9 \'F2\'EE\'F7\'EA\'EE\'E9) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b AI_DiagnosticChannel} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E0 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Reserv_6} [2]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v AI_CodeADC\:mpa_register_space_ext_ram}
{\xe \v mpa_register_space_ext_ram\:AI_CodeADC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int16_t mpa_register_space_ext_ram::AI_CodeADC[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAARQ}
{\bkmkend AAAAAAAARQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'FB\'F0\'FB\'E5 \'E4\'E0\'ED\'ED\'FB\'E5, \'EA\'EE\'E4 \'C0\'D6\'CF }}\par
}
{\xe \v AI_DiagnosticChannel\:mpa_register_space_ext_ram}
{\xe \v mpa_register_space_ext_ram\:AI_DiagnosticChannel}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t mpa_register_space_ext_ram::AI_DiagnosticChannel[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAARR}
{\bkmkend AAAAAAAARR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E0 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 }}\par
}
{\xe \v AI_PhysQuantFloat\:mpa_register_space_ext_ram}
{\xe \v mpa_register_space_ext_ram\:AI_PhysQuantFloat}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float mpa_register_space_ext_ram::AI_PhysQuantFloat[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAARS}
{\bkmkend AAAAAAAARS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E8\'E7\'E8\'F7\'E5\'F1\'EA\'E0\'FF \'E2\'E5\'EB\'E8\'F7\'E8\'ED\'E0 (\'F7\'E8\'F1\'EB\'EE \'F1 \'EF\'EB\'E0\'E2\'E0\'FE\'F9\'E5\'E9 \'F2\'EE\'F7\'EA\'EE\'E9) }}\par
}
{\xe \v AI_RomRegs\:mpa_register_space_ext_ram}
{\xe \v mpa_register_space_ext_ram\:AI_RomRegs}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b mpa_rom_registers} mpa_register_space_ext_ram::AI_RomRegs}}
\par
{\bkmkstart AAAAAAAART}
{\bkmkend AAAAAAAART}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'CC\'CF\'C0, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'F5\'F0\'E0\'ED\'FF\'F2\'FC\'F1\'FF \'E2 \'CF\'C7\'D3 }}\par
}
{\xe \v AI_SignalChanged\:mpa_register_space_ext_ram}
{\xe \v mpa_register_space_ext_ram\:AI_SignalChanged}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t mpa_register_space_ext_ram::AI_SignalChanged}}
\par
{\bkmkstart AAAAAAAARU}
{\bkmkend AAAAAAAARU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'E7\'EC\'E5\'ED\'FF\'EB\'F1\'FF \'EB\'E8 \'F1\'E8\'E3\'ED\'E0\'EB \'F1 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E5\'E3\'EE \'EE\'EF\'F0\'EE\'F1\'E0 \par
 }}\par
}
{\xe \v Reserv_6\:mpa_register_space_ext_ram}
{\xe \v mpa_register_space_ext_ram\:Reserv_6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t mpa_register_space_ext_ram::Reserv_6[2]}}
\par
{\bkmkstart AAAAAAAARV}
{\bkmkend AAAAAAAARV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 mpa_register_space_ext_rom\par \pard\plain 
{\tc\tcl2 \v mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom}
{\bkmkstart AAAAAAAARW}
{\bkmkend AAAAAAAARW}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par
{
{\f2 #include <external_rom.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 mpa_register_space_ext_rom:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structmpa__register__space__ext__rom__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b ai_oper_mode} {\b AI_OperMode}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b AI_NumForAverag} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'E2\'FB\'E1\'EE\'F0\'EE\'EA \'E4\'EB\'FF \'F3\'F1\'F0\'E5\'E4\'ED\'E5\'ED\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int16_t {\b AI_MinCodeADC} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 B - \'EC\'E8\'ED\'E8\'EC\'F3\'EC \'EA\'EE\'E4\'E0 \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int16_t {\b AI_MaxCodeADC} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 A - \'EC\'E0\'EA\'F1\'E8\'EC\'F3\'EC \'EA\'EE\'E4\'E0 \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Reserv_3} [32]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b AI_PolynConst0} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C00 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b AI_PolynConst1} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C01 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b AI_PolynConst2} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C02 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b AI_PolynConst3} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C03 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b AI_PolynConst4} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C04 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b AI_PolynConst5} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C05 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b AI_PolynConst6} [{\b MAX_CHANEL_NUMBER}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C06 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b AI_MetrologDat} [32]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E2\'E5\'E4\'E5\'ED\'E8\'FF \'EE \'EC\'E5\'F2\'F0\'EE\'EB\'EE\'E3\'E8\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Reserv_4} [32]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Reserv_5} [32]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v AI_MaxCodeADC\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_MaxCodeADC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int16_t mpa_register_space_ext_rom::AI_MaxCodeADC[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAARX}
{\bkmkend AAAAAAAARX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 A - \'EC\'E0\'EA\'F1\'E8\'EC\'F3\'EC \'EA\'EE\'E4\'E0 \'C0\'D6\'CF }}\par
}
{\xe \v AI_MetrologDat\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_MetrologDat}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t mpa_register_space_ext_rom::AI_MetrologDat[32]}}
\par
{\bkmkstart AAAAAAAARY}
{\bkmkend AAAAAAAARY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E2\'E5\'E4\'E5\'ED\'E8\'FF \'EE \'EC\'E5\'F2\'F0\'EE\'EB\'EE\'E3\'E8\'E8 }}\par
}
{\xe \v AI_MinCodeADC\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_MinCodeADC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int16_t mpa_register_space_ext_rom::AI_MinCodeADC[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAARZ}
{\bkmkend AAAAAAAARZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 B - \'EC\'E8\'ED\'E8\'EC\'F3\'EC \'EA\'EE\'E4\'E0 \'C0\'D6\'CF }}\par
}
{\xe \v AI_NumForAverag\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_NumForAverag}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t mpa_register_space_ext_rom::AI_NumForAverag[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAASA}
{\bkmkend AAAAAAAASA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'E2\'FB\'E1\'EE\'F0\'EE\'EA \'E4\'EB\'FF \'F3\'F1\'F0\'E5\'E4\'ED\'E5\'ED\'E8\'FF }}\par
}
{\xe \v AI_OperMode\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_OperMode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b ai_oper_mode} mpa_register_space_ext_rom::AI_OperMode}}
\par
{\bkmkstart AAAAAAAASB}
{\bkmkend AAAAAAAASB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 }}\par
}
{\xe \v AI_PolynConst0\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_PolynConst0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float mpa_register_space_ext_rom::AI_PolynConst0[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAASC}
{\bkmkend AAAAAAAASC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C00 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }}\par
}
{\xe \v AI_PolynConst1\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_PolynConst1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float mpa_register_space_ext_rom::AI_PolynConst1[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAASD}
{\bkmkend AAAAAAAASD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C01 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }}\par
}
{\xe \v AI_PolynConst2\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_PolynConst2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float mpa_register_space_ext_rom::AI_PolynConst2[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAASE}
{\bkmkend AAAAAAAASE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C02 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }}\par
}
{\xe \v AI_PolynConst3\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_PolynConst3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float mpa_register_space_ext_rom::AI_PolynConst3[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAASF}
{\bkmkend AAAAAAAASF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C03 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }}\par
}
{\xe \v AI_PolynConst4\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_PolynConst4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float mpa_register_space_ext_rom::AI_PolynConst4[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAASG}
{\bkmkend AAAAAAAASG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C04 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }}\par
}
{\xe \v AI_PolynConst5\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_PolynConst5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float mpa_register_space_ext_rom::AI_PolynConst5[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAASH}
{\bkmkend AAAAAAAASH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C05 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }}\par
}
{\xe \v AI_PolynConst6\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:AI_PolynConst6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float mpa_register_space_ext_rom::AI_PolynConst6[{\b MAX_CHANEL_NUMBER}]}}
\par
{\bkmkstart AAAAAAAASI}
{\bkmkend AAAAAAAASI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0 \'C06 \'E0\'EF\'F0\'EE\'EA\'F1. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'E0 }}\par
}
{\xe \v Reserv_3\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:Reserv_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t mpa_register_space_ext_rom::Reserv_3[32]}}
\par
{\bkmkstart AAAAAAAASJ}
{\bkmkend AAAAAAAASJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\xe \v Reserv_4\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:Reserv_4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t mpa_register_space_ext_rom::Reserv_4[32]}}
\par
{\bkmkstart AAAAAAAASK}
{\bkmkend AAAAAAAASK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\xe \v Reserv_5\:mpa_register_space_ext_rom}
{\xe \v mpa_register_space_ext_rom\:Reserv_5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t mpa_register_space_ext_rom::Reserv_5[32]}}
\par
{\bkmkstart AAAAAAAASL}
{\bkmkend AAAAAAAASL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_rom.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 packet_header_struct\par \pard\plain 
{\tc\tcl2 \v packet_header_struct}
{\xe \v packet_header_struct}
{\bkmkstart AAAAAAAASM}
{\bkmkend AAAAAAAASM}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
{
{\f2 #include <rs422_protocol.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b header}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b receiver_addr}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'EF\'EE\'EB\'F3\'F7\'E0\'F2\'E5\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b sender_addr}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'EE\'F2\'EF\'F0\'E0\'E2\'E8\'F2\'E5\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b packet_length}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EB\'E8\'ED\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b service_byte}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b cmd_number}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EA\'EE\'EC\'E0\'ED\'E4 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v cmd_number\:packet_header_struct}
{\xe \v packet_header_struct\:cmd_number}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t packet_header_struct::cmd_number}}
\par
{\bkmkstart AAAAAAAASN}
{\bkmkend AAAAAAAASN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EA\'EE\'EC\'E0\'ED\'E4 }}\par
}
{\xe \v header\:packet_header_struct}
{\xe \v packet_header_struct\:header}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t packet_header_struct::header}}
\par
{\bkmkstart AAAAAAAASO}
{\bkmkend AAAAAAAASO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA }}\par
}
{\xe \v packet_length\:packet_header_struct}
{\xe \v packet_header_struct\:packet_length}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t packet_header_struct::packet_length}}
\par
{\bkmkstart AAAAAAAASP}
{\bkmkend AAAAAAAASP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EB\'E8\'ED\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\xe \v receiver_addr\:packet_header_struct}
{\xe \v packet_header_struct\:receiver_addr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t packet_header_struct::receiver_addr}}
\par
{\bkmkstart AAAAAAAASQ}
{\bkmkend AAAAAAAASQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'EF\'EE\'EB\'F3\'F7\'E0\'F2\'E5\'EB\'FF }}\par
}
{\xe \v sender_addr\:packet_header_struct}
{\xe \v packet_header_struct\:sender_addr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t packet_header_struct::sender_addr}}
\par
{\bkmkstart AAAAAAAASR}
{\bkmkend AAAAAAAASR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'EE\'F2\'EF\'F0\'E0\'E2\'E8\'F2\'E5\'EB\'FF }}\par
}
{\xe \v service_byte\:packet_header_struct}
{\xe \v packet_header_struct\:service_byte}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t packet_header_struct::service_byte}}
\par
{\bkmkstart AAAAAAAASS}
{\bkmkend AAAAAAAASS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b rs422_protocol.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 packet_tail_Struct\par \pard\plain 
{\tc\tcl2 \v packet_tail_Struct}
{\xe \v packet_tail_Struct}
{\bkmkstart AAAAAAAAST}
{\bkmkend AAAAAAAAST}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'EA\'EE\'ED\'F6\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
{
{\f2 #include <rs422_protocol.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b checksum}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'E0\'FF \'F1\'F3\'EC\'EC\'E0 (CRC32) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b end}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'E5\'F6 \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'EA\'EE\'ED\'F6\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v checksum\:packet_tail_Struct}
{\xe \v packet_tail_Struct\:checksum}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t packet_tail_Struct::checksum}}
\par
{\bkmkstart AAAAAAAASU}
{\bkmkend AAAAAAAASU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'E0\'FF \'F1\'F3\'EC\'EC\'E0 (CRC32) }}\par
}
{\xe \v end\:packet_tail_Struct}
{\xe \v packet_tail_Struct\:end}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t packet_tail_Struct::end}}
\par
{\bkmkstart AAAAAAAASV}
{\bkmkend AAAAAAAASV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'E5\'F6 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b rs422_protocol.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 plc_sof_ver_struct\par \pard\plain 
{\tc\tcl2 \v plc_sof_ver_struct}
{\xe \v plc_sof_ver_struct}
{\bkmkstart AAAAAAAASW}
{\bkmkend AAAAAAAASW}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E2\'E5\'F0\'F1\'E8\'FF \'CF\'CE }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b revision}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E2\'E8\'E7\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b modification}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'E8\'F4\'E8\'EA\'E0\'F6\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b type}: 9\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b soft_ver}: 10\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'F0\'F1\'E8\'FF \'CF\'CE }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b add_info}: 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'EF\'EE\'EB\'ED\'E8\'F2\'E5\'EB\'FC\'ED\'E0\'FF \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b develop}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1=\'CF\'CE \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'F0\'E0\'E7\'F0\'E0\'E1\'EE\'F2\'EA\'E8 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E2\'E5\'F0\'F1\'E8\'FF \'CF\'CE \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v add_info\:plc_sof_ver_struct}
{\xe \v plc_sof_ver_struct\:add_info}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned plc_sof_ver_struct::add_info}}
\par
{\bkmkstart AAAAAAAASX}
{\bkmkend AAAAAAAASX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'EF\'EE\'EB\'ED\'E8\'F2\'E5\'EB\'FC\'ED\'E0\'FF \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FF }}\par
}
{\xe \v develop\:plc_sof_ver_struct}
{\xe \v plc_sof_ver_struct\:develop}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned plc_sof_ver_struct::develop}}
\par
{\bkmkstart AAAAAAAASY}
{\bkmkend AAAAAAAASY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1=\'CF\'CE \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'F0\'E0\'E7\'F0\'E0\'E1\'EE\'F2\'EA\'E8 }}\par
}
{\xe \v modification\:plc_sof_ver_struct}
{\xe \v plc_sof_ver_struct\:modification}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned plc_sof_ver_struct::modification}}
\par
{\bkmkstart AAAAAAAASZ}
{\bkmkend AAAAAAAASZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'E8\'F4\'E8\'EA\'E0\'F6\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v revision\:plc_sof_ver_struct}
{\xe \v plc_sof_ver_struct\:revision}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned plc_sof_ver_struct::revision}}
\par
{\bkmkstart AAAAAAAATA}
{\bkmkend AAAAAAAATA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E2\'E8\'E7\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v soft_ver\:plc_sof_ver_struct}
{\xe \v plc_sof_ver_struct\:soft_ver}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned plc_sof_ver_struct::soft_ver}}
\par
{\bkmkstart AAAAAAAATB}
{\bkmkend AAAAAAAATB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'F0\'F1\'E8\'FF \'CF\'CE }}\par
}
{\xe \v type\:plc_sof_ver_struct}
{\xe \v plc_sof_ver_struct\:type}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned plc_sof_ver_struct::type}}
\par
{\bkmkstart AAAAAAAATC}
{\bkmkend AAAAAAAATC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 power_failure_struct\par \pard\plain 
{\tc\tcl2 \v power_failure_struct}
{\xe \v power_failure_struct}
{\bkmkstart AAAAAAAATD}
{\bkmkend AAAAAAAATD}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'E8\'F2\'E0\'ED\'E8\'FF }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b v2_3_3}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
2V3.3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b v2_5}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
2V5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b v1_3_3}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1V3.3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b v1_5}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1V5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv}: 12\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'E8\'F2\'E0\'ED\'E8\'FF \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v reserv\:power_failure_struct}
{\xe \v power_failure_struct\:reserv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned power_failure_struct::reserv}}
\par
{\bkmkstart AAAAAAAATE}
{\bkmkend AAAAAAAATE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\xe \v v1_3_3\:power_failure_struct}
{\xe \v power_failure_struct\:v1_3_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned power_failure_struct::v1_3_3}}
\par
{\bkmkstart AAAAAAAATF}
{\bkmkend AAAAAAAATF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1V3.3 }}\par
}
{\xe \v v1_5\:power_failure_struct}
{\xe \v power_failure_struct\:v1_5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned power_failure_struct::v1_5}}
\par
{\bkmkstart AAAAAAAATG}
{\bkmkend AAAAAAAATG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1V5 }}\par
}
{\xe \v v2_3_3\:power_failure_struct}
{\xe \v power_failure_struct\:v2_3_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned power_failure_struct::v2_3_3}}
\par
{\bkmkstart AAAAAAAATH}
{\bkmkend AAAAAAAATH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
2V3.3 }}\par
}
{\xe \v v2_5\:power_failure_struct}
{\xe \v power_failure_struct\:v2_5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned power_failure_struct::v2_5}}
\par
{\bkmkstart AAAAAAAATI}
{\bkmkend AAAAAAAATI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
2V5 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 ram_data_struct\par \pard\plain 
{\tc\tcl2 \v ram_data_struct}
{\xe \v ram_data_struct}
{\bkmkstart AAAAAAAATJ}
{\bkmkend AAAAAAAATJ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par
{
{\f2 #include <external_ram.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 ram_data_struct:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structram__data__struct__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b ram_start_struct} {\b start_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'E4\'EE\'EB\'E6\'ED\'E0 \'ED\'E0\'F5\'EE\'E4\'E8\'F2\'FC\'F1\'FF \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b Reserv} [{\b RAM_REGISTER_SPACE_START_ADDR} - sizeof({\b ram_start_struct})]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'F0\'E5\'E7\'E5\'F0\'E2\'E8\'F0\'EE\'E2\'E0\'ED\'ED\'EE\'E5 \'EC\'E5\'F1\'F2\'EE }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b common_ram_registers} {\b common_ram_register_space}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'E0\'F0\'F2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'ED\'E0\'F7\'E8\'ED\'E0\'FF \'F1 \'E0\'E4\'F0\'E5\'F1\'E0 REGISTER_SPACE_START_ADDR. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b mpa_ram_registers} {\b mpa_ram_register_space}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'E0\'F0\'F2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'ED\'E0\'F7\'E8\'ED\'E0\'FF \'F1 \'E0\'E4\'F0\'E5\'F1\'E0 REGISTER_SPACE_START_ADDR. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b fields_packet} {\b rx_packet_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'FF\'F2\'FB\'E9 \'EF\'E0\'EA\'E5\'F2 \'F1 \'E8\'E4\'E5\'ED\'F2\'E8\'F4\'E8\'F6\'E8\'F0\'EE\'E2\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b fields_packet} {\b tx_packet_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'FB\'E9 \'EF\'E0\'EA\'E5\'F2 \'F1 \'E8\'E4\'E5\'ED\'F2\'E8\'F4\'E8\'F6\'E8\'F0\'EE\'E2\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b tx_data} [{\b UART_BUFFER_SIZE}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E4\'E5\'EB\'E5\'ED\'ED\'EE\'E5 \'EC\'E5\'F1\'F2\'EE \'E4\'EB\'FF \'E4\'E0\'ED\'ED\'FB\'F5 tx_packet. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b packet_rx} [{\b UART_BUFFER_SIZE}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'F1 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b packet_tx} [{\b UART_BUFFER_SIZE}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'F1 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b service_struct_pm} {\b service_byte_pm}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'CF\'CC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b service_struct_um} {\b service_byte_um}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint_least32_t {\b crc_table} [256]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E0\'E1\'EB\'E8\'F6\'E0 \'E4\'EB\'FF \'E2\'FB\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'EE\'E9 \'F1\'F3\'EC\'EC\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b uart1_rx_buffer} [{\b UART_BUFFER_SIZE}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b uart2_rx_buffer} [{\b UART_BUFFER_SIZE}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b spi_1_rx_buffer} [{\b SPI_BUFFER_SIZE}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPI1. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v common_ram_register_space\:ram_data_struct}
{\xe \v ram_data_struct\:common_ram_register_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b common_ram_registers} ram_data_struct::common_ram_register_space}}
\par
{\bkmkstart AAAAAAAATK}
{\bkmkend AAAAAAAATK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'E0\'F0\'F2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'ED\'E0\'F7\'E8\'ED\'E0\'FF \'F1 \'E0\'E4\'F0\'E5\'F1\'E0 REGISTER_SPACE_START_ADDR. }}\par
}
{\xe \v crc_table\:ram_data_struct}
{\xe \v ram_data_struct\:crc_table}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint_least32_t ram_data_struct::crc_table[256]}}
\par
{\bkmkstart AAAAAAAATL}
{\bkmkend AAAAAAAATL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E0\'E1\'EB\'E8\'F6\'E0 \'E4\'EB\'FF \'E2\'FB\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'EE\'E9 \'F1\'F3\'EC\'EC\'FB }}\par
}
{\xe \v mpa_ram_register_space\:ram_data_struct}
{\xe \v ram_data_struct\:mpa_ram_register_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b mpa_ram_registers} ram_data_struct::mpa_ram_register_space}}
\par
{\bkmkstart AAAAAAAATM}
{\bkmkend AAAAAAAATM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'E0\'F0\'F2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'ED\'E0\'F7\'E8\'ED\'E0\'FF \'F1 \'E0\'E4\'F0\'E5\'F1\'E0 REGISTER_SPACE_START_ADDR. }}\par
}
{\xe \v packet_rx\:ram_data_struct}
{\xe \v ram_data_struct\:packet_rx}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t ram_data_struct::packet_rx[{\b UART_BUFFER_SIZE}]}}
\par
{\bkmkstart AAAAAAAATN}
{\bkmkend AAAAAAAATN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'F1 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC }}\par
}
{\xe \v packet_tx\:ram_data_struct}
{\xe \v ram_data_struct\:packet_tx}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t ram_data_struct::packet_tx[{\b UART_BUFFER_SIZE}]}}
\par
{\bkmkstart AAAAAAAATO}
{\bkmkend AAAAAAAATO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'F1 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC }}\par
}
{\xe \v Reserv\:ram_data_struct}
{\xe \v ram_data_struct\:Reserv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t ram_data_struct::Reserv[{\b RAM_REGISTER_SPACE_START_ADDR} - sizeof({\b ram_start_struct})]}}
\par
{\bkmkstart AAAAAAAATP}
{\bkmkend AAAAAAAATP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'F0\'E5\'E7\'E5\'F0\'E2\'E8\'F0\'EE\'E2\'E0\'ED\'ED\'EE\'E5 \'EC\'E5\'F1\'F2\'EE }}\par
}
{\xe \v rx_packet_struct\:ram_data_struct}
{\xe \v ram_data_struct\:rx_packet_struct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b fields_packet} ram_data_struct::rx_packet_struct}}
\par
{\bkmkstart AAAAAAAATQ}
{\bkmkend AAAAAAAATQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'FF\'F2\'FB\'E9 \'EF\'E0\'EA\'E5\'F2 \'F1 \'E8\'E4\'E5\'ED\'F2\'E8\'F4\'E8\'F6\'E8\'F0\'EE\'E2\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 }}\par
}
{\xe \v service_byte_pm\:ram_data_struct}
{\xe \v ram_data_struct\:service_byte_pm}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b service_struct_pm} ram_data_struct::service_byte_pm}}
\par
{\bkmkstart AAAAAAAATR}
{\bkmkend AAAAAAAATR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'CF\'CC }}\par
}
{\xe \v service_byte_um\:ram_data_struct}
{\xe \v ram_data_struct\:service_byte_um}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b service_struct_um} ram_data_struct::service_byte_um}}
\par
{\bkmkstart AAAAAAAATS}
{\bkmkend AAAAAAAATS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC }}\par
}
{\xe \v spi_1_rx_buffer\:ram_data_struct}
{\xe \v ram_data_struct\:spi_1_rx_buffer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t ram_data_struct::spi_1_rx_buffer[{\b SPI_BUFFER_SIZE}]}}
\par
{\bkmkstart AAAAAAAATT}
{\bkmkend AAAAAAAATT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPI1. }}\par
}
{\xe \v start_struct\:ram_data_struct}
{\xe \v ram_data_struct\:start_struct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b ram_start_struct} ram_data_struct::start_struct}}
\par
{\bkmkstart AAAAAAAATU}
{\bkmkend AAAAAAAATU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'E4\'EE\'EB\'E6\'ED\'E0 \'ED\'E0\'F5\'EE\'E4\'E8\'F2\'FC\'F1\'FF \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3 }}\par
}
{\xe \v tx_data\:ram_data_struct}
{\xe \v ram_data_struct\:tx_data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t ram_data_struct::tx_data[{\b UART_BUFFER_SIZE}]}}
\par
{\bkmkstart AAAAAAAATV}
{\bkmkend AAAAAAAATV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E4\'E5\'EB\'E5\'ED\'ED\'EE\'E5 \'EC\'E5\'F1\'F2\'EE \'E4\'EB\'FF \'E4\'E0\'ED\'ED\'FB\'F5 tx_packet. }}\par
}
{\xe \v tx_packet_struct\:ram_data_struct}
{\xe \v ram_data_struct\:tx_packet_struct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b fields_packet} ram_data_struct::tx_packet_struct}}
\par
{\bkmkstart AAAAAAAATW}
{\bkmkend AAAAAAAATW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'FB\'E9 \'EF\'E0\'EA\'E5\'F2 \'F1 \'E8\'E4\'E5\'ED\'F2\'E8\'F4\'E8\'F6\'E8\'F0\'EE\'E2\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 }}\par
}
{\xe \v uart1_rx_buffer\:ram_data_struct}
{\xe \v ram_data_struct\:uart1_rx_buffer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t ram_data_struct::uart1_rx_buffer[{\b UART_BUFFER_SIZE}]}}
\par
{\bkmkstart AAAAAAAATX}
{\bkmkend AAAAAAAATX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART1. }}\par
}
{\xe \v uart2_rx_buffer\:ram_data_struct}
{\xe \v ram_data_struct\:uart2_rx_buffer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t ram_data_struct::uart2_rx_buffer[{\b UART_BUFFER_SIZE}]}}
\par
{\bkmkstart AAAAAAAATY}
{\bkmkend AAAAAAAATY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART2. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 range_start_struct\par \pard\plain 
{\tc\tcl2 \v range_start_struct}
{\xe \v range_start_struct}
{\bkmkstart AAAAAAAATZ}
{\bkmkend AAAAAAAATZ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'E4\'ED\'EE\'E3\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 \'E4\'EB\'FF \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b range_type}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (h) \'E8 \'F2\'E8\'EF \'EE\'EF\'E5\'F0\'E0\'F6\'E8\'E8 (l) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b start_channel_num}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 (h) \'E8 \'ED\'EE\'EC\'E5\'F0 \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (l) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b address}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b size}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E0\'E9\'F2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'E4\'ED\'EE\'E3\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 \'E4\'EB\'FF \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v address\:range_start_struct}
{\xe \v range_start_struct\:address}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t range_start_struct::address}}
\par
{\bkmkstart AAAAAAAAUA}
{\bkmkend AAAAAAAAUA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 }}\par
}
{\xe \v range_type\:range_start_struct}
{\xe \v range_start_struct\:range_type}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t range_start_struct::range_type}}
\par
{\bkmkstart AAAAAAAAUB}
{\bkmkend AAAAAAAAUB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (h) \'E8 \'F2\'E8\'EF \'EE\'EF\'E5\'F0\'E0\'F6\'E8\'E8 (l) }}\par
}
{\xe \v size\:range_start_struct}
{\xe \v range_start_struct\:size}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t range_start_struct::size}}
\par
{\bkmkstart AAAAAAAAUC}
{\bkmkend AAAAAAAAUC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E0\'E9\'F2 }}\par
}
{\xe \v start_channel_num\:range_start_struct}
{\xe \v range_start_struct\:start_channel_num}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t range_start_struct::start_channel_num}}
\par
{\bkmkstart AAAAAAAAUD}
{\bkmkend AAAAAAAAUD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 (h) \'E8 \'ED\'EE\'EC\'E5\'F0 \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (l) }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 rom_data_struct\par \pard\plain 
{\tc\tcl2 \v rom_data_struct}
{\xe \v rom_data_struct}
{\bkmkstart AAAAAAAAUE}
{\bkmkend AAAAAAAAUE}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par
{
{\f2 #include <external_rom.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 rom_data_struct:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structrom__data__struct__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b common_rom_registers} {\b common_rom_registers_space}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F9\'E8\'E5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b mpa_rom_registers} {\b mpa_rom_registers_space}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'CC\'CF\'C0 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v common_rom_registers_space\:rom_data_struct}
{\xe \v rom_data_struct\:common_rom_registers_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b common_rom_registers} rom_data_struct::common_rom_registers_space}}
\par
{\bkmkstart AAAAAAAAUF}
{\bkmkend AAAAAAAAUF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F9\'E8\'E5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB }}\par
}
{\xe \v mpa_rom_registers_space\:rom_data_struct}
{\xe \v rom_data_struct\:mpa_rom_registers_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b mpa_rom_registers} rom_data_struct::mpa_rom_registers_space}}
\par
{\bkmkstart AAAAAAAAUG}
{\bkmkend AAAAAAAAUG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'CC\'CF\'C0 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_rom.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 self_diag_struct\par \pard\plain 
{\tc\tcl2 \v self_diag_struct}
{\xe \v self_diag_struct}
{\bkmkstart AAAAAAAAUH}
{\bkmkend AAAAAAAAUH}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_crc_firmware}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'E0\'FF \'D6\'D0\'D6 \'EF\'F0\'EE\'F8\'E8\'E2\'EA\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b power_fail}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'E8\'F2\'E0\'ED\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_download_rom}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'EF\'F0\'E8 \'E7\'E0\'E3\'F0\'F3\'E7\'EA\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'E8\'E7 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_soft_ver}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'F0\'F1\'E8\'FF \'CF\'CE \'E8 \'F2\'E8\'EF \'EC\'EE\'E4\'F3\'EB\'FF \'ED\'E5 \'F1\'EE\'E2\'EF\'E0\'E4\'E0\'FE\'F2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_firmware_ram}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'E2 \'CF\'CE \'E0\'F0\'E1\'E8\'F2\'F0\'E0 \'CE\'C7\'D3 \par
 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_firmware_2_bus}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'E2 \'CF\'CE 2\'EE\'E9 \'F8\'E8\'ED\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_firmware_1_bus}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'E2 \'CF\'CE 1\'EE\'E9 \'F8\'E8\'ED\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b fail_chanels} [8]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'E2 \'EA\'E0\'ED\'E0\'EB\'E0\'F5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv1}: 8\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v fail_chanels\:self_diag_struct}
{\xe \v self_diag_struct\:fail_chanels}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t self_diag_struct::fail_chanels[8]}}
\par
{\bkmkstart AAAAAAAAUI}
{\bkmkend AAAAAAAAUI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'E2 \'EA\'E0\'ED\'E0\'EB\'E0\'F5 }}\par
}
{\xe \v fail_crc_firmware\:self_diag_struct}
{\xe \v self_diag_struct\:fail_crc_firmware}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::fail_crc_firmware}}
\par
{\bkmkstart AAAAAAAAUJ}
{\bkmkend AAAAAAAAUJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'E0\'FF \'D6\'D0\'D6 \'EF\'F0\'EE\'F8\'E8\'E2\'EA\'E8 }}\par
}
{\xe \v fail_download_rom\:self_diag_struct}
{\xe \v self_diag_struct\:fail_download_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::fail_download_rom}}
\par
{\bkmkstart AAAAAAAAUK}
{\bkmkend AAAAAAAAUK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'EF\'F0\'E8 \'E7\'E0\'E3\'F0\'F3\'E7\'EA\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'E8\'E7 \'CF\'C7\'D3 }}\par
}
{\xe \v fail_firmware_1_bus\:self_diag_struct}
{\xe \v self_diag_struct\:fail_firmware_1_bus}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::fail_firmware_1_bus}}
\par
{\bkmkstart AAAAAAAAUL}
{\bkmkend AAAAAAAAUL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'E2 \'CF\'CE 1\'EE\'E9 \'F8\'E8\'ED\'FB }}\par
}
{\xe \v fail_firmware_2_bus\:self_diag_struct}
{\xe \v self_diag_struct\:fail_firmware_2_bus}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::fail_firmware_2_bus}}
\par
{\bkmkstart AAAAAAAAUM}
{\bkmkend AAAAAAAAUM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'E2 \'CF\'CE 2\'EE\'E9 \'F8\'E8\'ED\'FB }}\par
}
{\xe \v fail_firmware_ram\:self_diag_struct}
{\xe \v self_diag_struct\:fail_firmware_ram}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::fail_firmware_ram}}
\par
{\bkmkstart AAAAAAAAUN}
{\bkmkend AAAAAAAAUN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'E2 \'CF\'CE \'E0\'F0\'E1\'E8\'F2\'F0\'E0 \'CE\'C7\'D3 \par
 }}\par
}
{\xe \v fail_soft_ver\:self_diag_struct}
{\xe \v self_diag_struct\:fail_soft_ver}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::fail_soft_ver}}
\par
{\bkmkstart AAAAAAAAUO}
{\bkmkend AAAAAAAAUO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'F0\'F1\'E8\'FF \'CF\'CE \'E8 \'F2\'E8\'EF \'EC\'EE\'E4\'F3\'EB\'FF \'ED\'E5 \'F1\'EE\'E2\'EF\'E0\'E4\'E0\'FE\'F2 }}\par
}
{\xe \v power_fail\:self_diag_struct}
{\xe \v self_diag_struct\:power_fail}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::power_fail}}
\par
{\bkmkstart AAAAAAAAUP}
{\bkmkend AAAAAAAAUP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'E8\'F2\'E0\'ED\'E8\'FF }}\par
}
{\xe \v reserv\:self_diag_struct}
{\xe \v self_diag_struct\:reserv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::reserv}}
\par
{\bkmkstart AAAAAAAAUQ}
{\bkmkend AAAAAAAAUQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\xe \v reserv1\:self_diag_struct}
{\xe \v self_diag_struct\:reserv1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned self_diag_struct::reserv1}}
\par
{\bkmkstart AAAAAAAAUR}
{\bkmkend AAAAAAAAUR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 service_byte_struct_pm\par \pard\plain 
{\tc\tcl2 \v service_byte_struct_pm}
{\xe \v service_byte_struct_pm}
{\bkmkstart AAAAAAAAUS}
{\bkmkend AAAAAAAAUS}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'CF\'CC }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b init}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF (0 \'96 \'ED\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED, 1 \'96 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b self_diagnostics_error}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv_1}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv_2}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_bus_1}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC (1 \'F8\'E8\'ED\'E0) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b fail_bus_2}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC (2 \'F8\'E8\'ED\'E0) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b both_control}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'E7\'ED\'E0\'EA \'EE\'E4\'ED\'EE\'E2\'F0\'E5\'EC\'E5\'ED\'ED\'EE\'E3\'EE \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b master}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'E4\'F3\'F9\'E8\'E9 \'EC\'E0\'F1\'F2\'E5\'F0 (0 \'96 \'EF\'E5\'F0\'E2\'FB\'E9, 1 \'96 \'E2\'F2\'EE\'F0\'EE\'E9) }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'CF\'CC \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v both_control\:service_byte_struct_pm}
{\xe \v service_byte_struct_pm\:both_control}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_pm::both_control}}
\par
{\bkmkstart AAAAAAAAUT}
{\bkmkend AAAAAAAAUT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'E7\'ED\'E0\'EA \'EE\'E4\'ED\'EE\'E2\'F0\'E5\'EC\'E5\'ED\'ED\'EE\'E3\'EE \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'FF }}\par
}
{\xe \v fail_bus_1\:service_byte_struct_pm}
{\xe \v service_byte_struct_pm\:fail_bus_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_pm::fail_bus_1}}
\par
{\bkmkstart AAAAAAAAUU}
{\bkmkend AAAAAAAAUU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC (1 \'F8\'E8\'ED\'E0) }}\par
}
{\xe \v fail_bus_2\:service_byte_struct_pm}
{\xe \v service_byte_struct_pm\:fail_bus_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_pm::fail_bus_2}}
\par
{\bkmkstart AAAAAAAAUV}
{\bkmkend AAAAAAAAUV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC (2 \'F8\'E8\'ED\'E0) }}\par
}
{\xe \v init\:service_byte_struct_pm}
{\xe \v service_byte_struct_pm\:init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_pm::init}}
\par
{\bkmkstart AAAAAAAAUW}
{\bkmkend AAAAAAAAUW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF (0 \'96 \'ED\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED, 1 \'96 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED) }}\par
}
{\xe \v master\:service_byte_struct_pm}
{\xe \v service_byte_struct_pm\:master}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_pm::master}}
\par
{\bkmkstart AAAAAAAAUX}
{\bkmkend AAAAAAAAUX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'E4\'F3\'F9\'E8\'E9 \'EC\'E0\'F1\'F2\'E5\'F0 (0 \'96 \'EF\'E5\'F0\'E2\'FB\'E9, 1 \'96 \'E2\'F2\'EE\'F0\'EE\'E9) }}\par
}
{\xe \v reserv_1\:service_byte_struct_pm}
{\xe \v service_byte_struct_pm\:reserv_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_pm::reserv_1}}
\par
{\bkmkstart AAAAAAAAUY}
{\bkmkend AAAAAAAAUY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\xe \v reserv_2\:service_byte_struct_pm}
{\xe \v service_byte_struct_pm\:reserv_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_pm::reserv_2}}
\par
{\bkmkstart AAAAAAAAUZ}
{\bkmkend AAAAAAAAUZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\xe \v self_diagnostics_error\:service_byte_struct_pm}
{\xe \v service_byte_struct_pm\:self_diagnostics_error}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_pm::self_diagnostics_error}}
\par
{\bkmkstart AAAAAAAAVA}
{\bkmkend AAAAAAAAVA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 service_byte_struct_um\par \pard\plain 
{\tc\tcl2 \v service_byte_struct_um}
{\xe \v service_byte_struct_um}
{\bkmkstart AAAAAAAAVB}
{\bkmkend AAAAAAAAVB}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC }}\par
{
{\f2 #include <external_ram.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b last_answer}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1= \'ED\'E5 \'EF\'EE\'EB\'F3\'F7\'E5\'ED \'EE\'F2\'E2\'E5\'F2 \'ED\'E0 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'E9 \'EF\'E0\'EA\'E5\'F2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b reserv}: 6\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
unsigned {\b ready_to_control}: 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'AB\'C3\'EE\'F2\'EE\'E2\'ED\'EE\'F1\'F2\'FC \'E2\'FB\'EF\'EE\'EB\'ED\'FF\'F2\'FC \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5\'BB }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v last_answer\:service_byte_struct_um}
{\xe \v service_byte_struct_um\:last_answer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_um::last_answer}}
\par
{\bkmkstart AAAAAAAAVC}
{\bkmkend AAAAAAAAVC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1= \'ED\'E5 \'EF\'EE\'EB\'F3\'F7\'E5\'ED \'EE\'F2\'E2\'E5\'F2 \'ED\'E0 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'E9 \'EF\'E0\'EA\'E5\'F2 }}\par
}
{\xe \v ready_to_control\:service_byte_struct_um}
{\xe \v service_byte_struct_um\:ready_to_control}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_um::ready_to_control}}
\par
{\bkmkstart AAAAAAAAVD}
{\bkmkend AAAAAAAAVD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'AB\'C3\'EE\'F2\'EE\'E2\'ED\'EE\'F1\'F2\'FC \'E2\'FB\'EF\'EE\'EB\'ED\'FF\'F2\'FC \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5\'BB }}\par
}
{\xe \v reserv\:service_byte_struct_um}
{\xe \v service_byte_struct_um\:reserv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
unsigned service_byte_struct_um::reserv}}
\par
{\bkmkstart AAAAAAAAVE}
{\bkmkend AAAAAAAAVE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 spi_config_data\par \pard\plain 
{\tc\tcl2 \v spi_config_data}
{\xe \v spi_config_data}
{\bkmkstart AAAAAAAAVF}
{\bkmkend AAAAAAAAVF}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 SPI. }}\par
{
{\f2 #include <spi.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 spi_config_data:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structspi__config__data__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
MDR_SSP_TypeDef * {\b SSPx}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n_dma_ch_params} {\b spi_dma_ch}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'E0 DMA \'E4\'EB\'FF SPI. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RST_CLK_PCLK_SPIn}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'E4\'EB\'FF SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
SSP_InitTypeDef {\b SPI}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 SPI. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
IRQn_Type {\b IRQn}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'E1\'EB\'EE\'EA\'E0 SPI. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b buffer_counter}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'F1\'EB\'EE\'E2 \'E2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E5 SPI. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t * {\b buffer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPI. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 SPI. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v buffer\:spi_config_data}
{\xe \v spi_config_data\:buffer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t* spi_config_data::buffer}}
\par
{\bkmkstart AAAAAAAAVG}
{\bkmkend AAAAAAAAVG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPI. }}\par
}
{\xe \v buffer_counter\:spi_config_data}
{\xe \v spi_config_data\:buffer_counter}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t spi_config_data::buffer_counter}}
\par
{\bkmkstart AAAAAAAAVH}
{\bkmkend AAAAAAAAVH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'F1\'EB\'EE\'E2 \'E2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E5 SPI. }}\par
}
{\xe \v IRQn\:spi_config_data}
{\xe \v spi_config_data\:IRQn}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
IRQn_Type spi_config_data::IRQn}}
\par
{\bkmkstart AAAAAAAAVI}
{\bkmkend AAAAAAAAVI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'E1\'EB\'EE\'EA\'E0 SPI. }}\par
}
{\xe \v RST_CLK_PCLK_SPIn\:spi_config_data}
{\xe \v spi_config_data\:RST_CLK_PCLK_SPIn}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t spi_config_data::RST_CLK_PCLK_SPIn}}
\par
{\bkmkstart AAAAAAAAVJ}
{\bkmkend AAAAAAAAVJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'E4\'EB\'FF SPIn. }}\par
}
{\xe \v SPI\:spi_config_data}
{\xe \v spi_config_data\:SPI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
SSP_InitTypeDef spi_config_data::SPI}}
\par
{\bkmkstart AAAAAAAAVK}
{\bkmkend AAAAAAAAVK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 SPI. }}\par
}
{\xe \v spi_dma_ch\:spi_config_data}
{\xe \v spi_config_data\:spi_dma_ch}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n_dma_ch_params} spi_config_data::spi_dma_ch}}
\par
{\bkmkstart AAAAAAAAVL}
{\bkmkend AAAAAAAAVL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'E0 DMA \'E4\'EB\'FF SPI. }}\par
}
{\xe \v SSPx\:spi_config_data}
{\xe \v spi_config_data\:SSPx}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
MDR_SSP_TypeDef* spi_config_data::SSPx}}
\par
{\bkmkstart AAAAAAAAVM}
{\bkmkend AAAAAAAAVM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 spi_dma_params\par \pard\plain 
{\tc\tcl2 \v spi_dma_params}
{\xe \v spi_dma_params}
{\bkmkstart AAAAAAAAVN}
{\bkmkend AAAAAAAAVN}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 SPIn. }}\par
{
{\f2 #include <spi.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b dma_channel}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 DMA \'E4\'EB\'FF SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b dma_irq_counter}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 DMA. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
DMA_CtrlDataInitTypeDef {\b DMA_InitStructure_SPI_RX}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0\'EC\'E8 DMA \'E2 \'F6\'E5\'EB\'EE\'EC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
DMA_ChannelInitTypeDef {\b DMA_Channel_SPI_RX}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'E0 DMA. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 SPIn. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v dma_channel\:spi_dma_params}
{\xe \v spi_dma_params\:dma_channel}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t spi_dma_params::dma_channel}}
\par
{\bkmkstart AAAAAAAAVO}
{\bkmkend AAAAAAAAVO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 DMA \'E4\'EB\'FF SPIn. }}\par
}
{\xe \v DMA_Channel_SPI_RX\:spi_dma_params}
{\xe \v spi_dma_params\:DMA_Channel_SPI_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
DMA_ChannelInitTypeDef spi_dma_params::DMA_Channel_SPI_RX}}
\par
{\bkmkstart AAAAAAAAVP}
{\bkmkend AAAAAAAAVP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'E0 DMA. }}\par
}
{\xe \v DMA_InitStructure_SPI_RX\:spi_dma_params}
{\xe \v spi_dma_params\:DMA_InitStructure_SPI_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
DMA_CtrlDataInitTypeDef spi_dma_params::DMA_InitStructure_SPI_RX}}
\par
{\bkmkstart AAAAAAAAVQ}
{\bkmkend AAAAAAAAVQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0\'EC\'E8 DMA \'E2 \'F6\'E5\'EB\'EE\'EC }}\par
}
{\xe \v dma_irq_counter\:spi_dma_params}
{\xe \v spi_dma_params\:dma_irq_counter}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t spi_dma_params::dma_irq_counter}}
\par
{\bkmkstart AAAAAAAAVR}
{\bkmkend AAAAAAAAVR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 DMA. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 start_struct_ext_ram\par \pard\plain 
{\tc\tcl2 \v start_struct_ext_ram}
{\xe \v start_struct_ext_ram}
{\bkmkstart AAAAAAAAVS}
{\bkmkend AAAAAAAAVS}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'EB\'E5\'E6\'E8\'F2 \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3 \'EB\'FE\'E1\'EE\'E3\'EE \'EC\'EE\'E4\'F3\'EB\'FF }}\par
{
{\f2 #include <external_ram.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 start_struct_ext_ram:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structstart__struct__ext__ram__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b length}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EB\'E8\'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b text_info}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F1\'FB\'EB\'EA\'E0 \'ED\'E0 \'F2\'E5\'EA\'F1\'F2\'F3\'E2\'F3\'FE \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FE \'EE \'EC\'EE\'E4\'F3\'EB\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b flag_change_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'E8\'E7\'EC\'E5\'ED\'E5\'ED\'E8\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b number_of_ranges}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b range} {\b ranges_in_start_struct} [{\b START_STRUCT_NUMBER_OF_RANGES}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'FB \'E2 \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E5 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'EB\'E5\'E6\'E8\'F2 \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3 \'EB\'FE\'E1\'EE\'E3\'EE \'EC\'EE\'E4\'F3\'EB\'FF \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v flag_change_struct\:start_struct_ext_ram}
{\xe \v start_struct_ext_ram\:flag_change_struct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t start_struct_ext_ram::flag_change_struct}}
\par
{\bkmkstart AAAAAAAAVT}
{\bkmkend AAAAAAAAVT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'E8\'E7\'EC\'E5\'ED\'E5\'ED\'E8\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }}\par
}
{\xe \v length\:start_struct_ext_ram}
{\xe \v start_struct_ext_ram\:length}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t start_struct_ext_ram::length}}
\par
{\bkmkstart AAAAAAAAVU}
{\bkmkend AAAAAAAAVU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EB\'E8\'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }}\par
}
{\xe \v number_of_ranges\:start_struct_ext_ram}
{\xe \v start_struct_ext_ram\:number_of_ranges}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t start_struct_ext_ram::number_of_ranges}}
\par
{\bkmkstart AAAAAAAAVV}
{\bkmkend AAAAAAAAVV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'EE\'E2 }}\par
}
{\xe \v ranges_in_start_struct\:start_struct_ext_ram}
{\xe \v start_struct_ext_ram\:ranges_in_start_struct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b range} start_struct_ext_ram::ranges_in_start_struct[{\b START_STRUCT_NUMBER_OF_RANGES}]}}
\par
{\bkmkstart AAAAAAAAVW}
{\bkmkend AAAAAAAAVW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'FB \'E2 \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E5 }}\par
}
{\xe \v text_info\:start_struct_ext_ram}
{\xe \v start_struct_ext_ram\:text_info}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t start_struct_ext_ram::text_info}}
\par
{\bkmkstart AAAAAAAAVX}
{\bkmkend AAAAAAAAVX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F1\'FB\'EB\'EA\'E0 \'ED\'E0 \'F2\'E5\'EA\'F1\'F2\'F3\'E2\'F3\'FE \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FE \'EE \'EC\'EE\'E4\'F3\'EB\'E5 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b external_ram.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 timer_config_struct\par \pard\plain 
{\tc\tcl2 \v timer_config_struct}
{\xe \v timer_config_struct}
{\bkmkstart AAAAAAAAVY}
{\bkmkend AAAAAAAAVY}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'D2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }}\par
{
{\f2 #include <timers.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
MDR_TIMER_TypeDef * {\b TIMERx}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 TIMER. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
TIMER_CntInitTypeDef {\b TIMERInitStruct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 TIMER. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
TIMER_ChnInitTypeDef {\b sTIM_ChnInit}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'E1\'EB\'EE\'EA\'E0 TIMER (\'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'FE\'F2\'F1\'FF \'ED\'E0\'EF\'F0\'E8\'EC\'E5\'F0 \'E4\'EB\'FF \'F0\'E5\'E6\'E8\'EC\'E0 \'E7\'E0\'F5\'E2\'E0\'F2\'E0) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
TIMER_Status_Flags_TypeDef {\b TIMER_STATUS}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E0\'F1\'F2\'F0\'EE\'EA\'E0 \'F1\'EE\'E1\'FB\'F2\'E8\'E9, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'EC\'F3 \'EF\'F0\'EE\'E8\'F1\'F5\'EE\'E4\'E8\'F2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 \'E1\'EB\'EE\'EA\'E0 TIMER. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b timer_cnt}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'E4\'EB\'FF TIMER (\'EC\'EE\'E6\'E5\'F2 \'E1\'FB\'F2\'FC \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'EE\'E2\'E0\'ED \'E4\'EB\'FF \'F0\'E0\'E7\'ED\'FB\'F5 \'F6\'E5\'EB\'E5\'E9) }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'D2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v sTIM_ChnInit\:timer_config_struct}
{\xe \v timer_config_struct\:sTIM_ChnInit}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
TIMER_ChnInitTypeDef timer_config_struct::sTIM_ChnInit}}
\par
{\bkmkstart AAAAAAAAVZ}
{\bkmkend AAAAAAAAVZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'E1\'EB\'EE\'EA\'E0 TIMER (\'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'FE\'F2\'F1\'FF \'ED\'E0\'EF\'F0\'E8\'EC\'E5\'F0 \'E4\'EB\'FF \'F0\'E5\'E6\'E8\'EC\'E0 \'E7\'E0\'F5\'E2\'E0\'F2\'E0) }}\par
}
{\xe \v timer_cnt\:timer_config_struct}
{\xe \v timer_config_struct\:timer_cnt}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t timer_config_struct::timer_cnt}}
\par
{\bkmkstart AAAAAAAAWA}
{\bkmkend AAAAAAAAWA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'E4\'EB\'FF TIMER (\'EC\'EE\'E6\'E5\'F2 \'E1\'FB\'F2\'FC \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'EE\'E2\'E0\'ED \'E4\'EB\'FF \'F0\'E0\'E7\'ED\'FB\'F5 \'F6\'E5\'EB\'E5\'E9) }}\par
}
{\xe \v TIMER_STATUS\:timer_config_struct}
{\xe \v timer_config_struct\:TIMER_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
TIMER_Status_Flags_TypeDef timer_config_struct::TIMER_STATUS}}
\par
{\bkmkstart AAAAAAAAWB}
{\bkmkend AAAAAAAAWB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E0\'F1\'F2\'F0\'EE\'EA\'E0 \'F1\'EE\'E1\'FB\'F2\'E8\'E9, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'EC\'F3 \'EF\'F0\'EE\'E8\'F1\'F5\'EE\'E4\'E8\'F2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 \'E1\'EB\'EE\'EA\'E0 TIMER. }}\par
}
{\xe \v TIMERInitStruct\:timer_config_struct}
{\xe \v timer_config_struct\:TIMERInitStruct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
TIMER_CntInitTypeDef timer_config_struct::TIMERInitStruct}}
\par
{\bkmkstart AAAAAAAAWC}
{\bkmkend AAAAAAAAWC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 TIMER. }}\par
}
{\xe \v TIMERx\:timer_config_struct}
{\xe \v timer_config_struct\:TIMERx}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
MDR_TIMER_TypeDef* timer_config_struct::TIMERx}}
\par
{\bkmkstart AAAAAAAAWD}
{\bkmkend AAAAAAAAWD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 TIMER. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timers.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 timer_irq_list_struct\par \pard\plain 
{\tc\tcl2 \v timer_irq_list_struct}
{\xe \v timer_irq_list_struct}
{\bkmkstart AAAAAAAAWE}
{\bkmkend AAAAAAAAWE}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0-\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E4\'ED\'EE\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }}\par
{
{\f2 #include <timers.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 timer_irq_list_struct:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structtimer__irq__list__struct__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void(* {\b handler} )(void *)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F4\'F3\'ED\'EA\'F6\'E8\'FE-\'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \par
 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
TIMER_Status_Flags_TypeDef {\b event}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'EE\'E1\'FB\'F2\'E8\'E5, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'EC\'F3 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void * {\b data}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'E5, \'EF\'E5\'F0\'E5\'E4\'E0\'E2\'E0\'E5\'EC\'FB\'E5 \'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA (\'EF\'F0\'E8 \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'EE\'F1\'F2\'E8) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b list_head} {\b list}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'EF\'E8\'F1\'EE\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0-\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E4\'ED\'EE\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v data\:timer_irq_list_struct}
{\xe \v timer_irq_list_struct\:data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void* timer_irq_list_struct::data}}
\par
{\bkmkstart AAAAAAAAWF}
{\bkmkend AAAAAAAAWF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'E5, \'EF\'E5\'F0\'E5\'E4\'E0\'E2\'E0\'E5\'EC\'FB\'E5 \'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA (\'EF\'F0\'E8 \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'EE\'F1\'F2\'E8) }}\par
}
{\xe \v event\:timer_irq_list_struct}
{\xe \v timer_irq_list_struct\:event}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
TIMER_Status_Flags_TypeDef timer_irq_list_struct::event}}
\par
{\bkmkstart AAAAAAAAWG}
{\bkmkend AAAAAAAAWG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'EE\'E1\'FB\'F2\'E8\'E5, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'EC\'F3 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 }}\par
}
{\xe \v handler\:timer_irq_list_struct}
{\xe \v timer_irq_list_struct\:handler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void(* timer_irq_list_struct::handler) (void *)}}
\par
{\bkmkstart AAAAAAAAWH}
{\bkmkend AAAAAAAAWH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F4\'F3\'ED\'EA\'F6\'E8\'FE-\'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \par
 }}\par
}
{\xe \v list\:timer_irq_list_struct}
{\xe \v timer_irq_list_struct\:list}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b list_head} timer_irq_list_struct::list}}
\par
{\bkmkstart AAAAAAAAWI}
{\bkmkend AAAAAAAAWI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'EF\'E8\'F1\'EE\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timers.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 tx_rx_packet_struct\par \pard\plain 
{\tc\tcl2 \v tx_rx_packet_struct}
{\xe \v tx_rx_packet_struct}
{\bkmkstart AAAAAAAAWJ}
{\bkmkend AAAAAAAAWJ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'E0\'ED\'ED\'FB\'F5 \'F1\'EE\'E3\'EB\'E0\'F1\'ED\'EE \'F3\'F2\'E2\'E5\'F0\'E6\'E4\'E5\'ED\'ED\'EE\'EC\'F3 \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'F3 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 }}\par
{
{\f2 #include <rs422_protocol.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 tx_rx_packet_struct:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structtx__rx__packet__struct__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b fields_packet_header} {\b packet_header}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E5 \'EF\'EE\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b fields_cmd} {\b cmd_with_data} [{\b NUMBER_CMDS_IN_PACKET}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'F1\'F1\'E8\'E2 \'EF\'EE\'EB\'E5\'E9 (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'EE\'E2) \'F1 \'F1\'EE\'E4\'E5\'F0\'E6\'E8\'EC\'FB\'EC \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b fields_packet_tail} {\b packet_tail}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'EB\'FF \'F5\'E2\'EE\'F1\'F2\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'E0\'ED\'ED\'FB\'F5 \'F1\'EE\'E3\'EB\'E0\'F1\'ED\'EE \'F3\'F2\'E2\'E5\'F0\'E6\'E4\'E5\'ED\'ED\'EE\'EC\'F3 \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'F3 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v cmd_with_data\:tx_rx_packet_struct}
{\xe \v tx_rx_packet_struct\:cmd_with_data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b fields_cmd} tx_rx_packet_struct::cmd_with_data[{\b NUMBER_CMDS_IN_PACKET}]}}
\par
{\bkmkstart AAAAAAAAWK}
{\bkmkend AAAAAAAAWK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'F1\'F1\'E8\'E2 \'EF\'EE\'EB\'E5\'E9 (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'EE\'E2) \'F1 \'F1\'EE\'E4\'E5\'F0\'E6\'E8\'EC\'FB\'EC \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB }}\par
}
{\xe \v packet_header\:tx_rx_packet_struct}
{\xe \v tx_rx_packet_struct\:packet_header}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b fields_packet_header} tx_rx_packet_struct::packet_header}}
\par
{\bkmkstart AAAAAAAAWL}
{\bkmkend AAAAAAAAWL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E5 \'EF\'EE\'EB\'FF }}\par
}
{\xe \v packet_tail\:tx_rx_packet_struct}
{\xe \v tx_rx_packet_struct\:packet_tail}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b fields_packet_tail} tx_rx_packet_struct::packet_tail}}
\par
{\bkmkstart AAAAAAAAWM}
{\bkmkend AAAAAAAAWM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'EB\'FF \'F5\'E2\'EE\'F1\'F2\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b rs422_protocol.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 uart_config_data\par \pard\plain 
{\tc\tcl2 \v uart_config_data}
{\xe \v uart_config_data}
{\bkmkstart AAAAAAAAWN}
{\bkmkend AAAAAAAAWN}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 UART \'E8 \'E1\'F3\'F4\'E5\'F0\'EE\'EC \'EF\'F0\'E8\'E5\'EC\'E0 }}\par
{
{\f2 #include <uart.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 uart_config_data:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structuart__config__data__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
MDR_UART_TypeDef * {\b UARTx}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_rx_tx_timeouts} {\b uart_timeouts}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0\'EC\'E8 UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_dma_ch_params} {\b uart_dma_ch}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'E0 DMA \'E4\'EB\'FF UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
IRQn_Type {\b IRQn}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b RST_CLK_PCLK_UARTn}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'E4\'EB\'FF UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
UART_InitTypeDef {\b UART}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b UART_HCLKdiv}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'E4\'E5\'EB\'E8\'F2\'E5\'EB\'FF \'F2\'E0\'EA\'F2\'EE\'E2\'EE\'E9 \'F7\'E0\'F1\'F2\'EE\'F2\'FB \'E4\'EB\'FF \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'E1\'EB\'EE\'EA\'E0 UARTn \par
 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b buffer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E5\'E8\'EC\'ED\'E8\'EA\'E0 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b buffer_count}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'EE\'E2 \'E1\'F3\'F4\'E5\'F0\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b read_pos}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E5\'EA\'F3\'F9\'E0\'FF \'EF\'EE\'E7\'E8\'F6\'E8\'FF \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 UART \'E8 \'E1\'F3\'F4\'E5\'F0\'EE\'EC \'EF\'F0\'E8\'E5\'EC\'E0 \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v buffer\:uart_config_data}
{\xe \v uart_config_data\:buffer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* uart_config_data::buffer}}
\par
{\bkmkstart AAAAAAAAWO}
{\bkmkend AAAAAAAAWO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E5\'E8\'EC\'ED\'E8\'EA\'E0 UART. }}\par
}
{\xe \v buffer_count\:uart_config_data}
{\xe \v uart_config_data\:buffer_count}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_config_data::buffer_count}}
\par
{\bkmkstart AAAAAAAAWP}
{\bkmkend AAAAAAAAWP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'EE\'E2 \'E1\'F3\'F4\'E5\'F0\'E0 }}\par
}
{\xe \v IRQn\:uart_config_data}
{\xe \v uart_config_data\:IRQn}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
IRQn_Type uart_config_data::IRQn}}
\par
{\bkmkstart AAAAAAAAWQ}
{\bkmkend AAAAAAAAWQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 UARTn. }}\par
}
{\xe \v read_pos\:uart_config_data}
{\xe \v uart_config_data\:read_pos}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_config_data::read_pos}}
\par
{\bkmkstart AAAAAAAAWR}
{\bkmkend AAAAAAAAWR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E5\'EA\'F3\'F9\'E0\'FF \'EF\'EE\'E7\'E8\'F6\'E8\'FF \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 }}\par
}
{\xe \v RST_CLK_PCLK_UARTn\:uart_config_data}
{\xe \v uart_config_data\:RST_CLK_PCLK_UARTn}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_config_data::RST_CLK_PCLK_UARTn}}
\par
{\bkmkstart AAAAAAAAWS}
{\bkmkend AAAAAAAAWS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'E4\'EB\'FF UARTn. }}\par
}
{\xe \v UART\:uart_config_data}
{\xe \v uart_config_data\:UART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
UART_InitTypeDef uart_config_data::UART}}
\par
{\bkmkstart AAAAAAAAWT}
{\bkmkend AAAAAAAAWT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 UART. }}\par
}
{\xe \v uart_dma_ch\:uart_config_data}
{\xe \v uart_config_data\:uart_dma_ch}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_dma_ch_params} uart_config_data::uart_dma_ch}}
\par
{\bkmkstart AAAAAAAAWU}
{\bkmkend AAAAAAAAWU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'E0 DMA \'E4\'EB\'FF UART. }}\par
}
{\xe \v UART_HCLKdiv\:uart_config_data}
{\xe \v uart_config_data\:UART_HCLKdiv}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_config_data::UART_HCLKdiv}}
\par
{\bkmkstart AAAAAAAAWV}
{\bkmkend AAAAAAAAWV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'E4\'E5\'EB\'E8\'F2\'E5\'EB\'FF \'F2\'E0\'EA\'F2\'EE\'E2\'EE\'E9 \'F7\'E0\'F1\'F2\'EE\'F2\'FB \'E4\'EB\'FF \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'E1\'EB\'EE\'EA\'E0 UARTn \par
 }}\par
}
{\xe \v uart_timeouts\:uart_config_data}
{\xe \v uart_config_data\:uart_timeouts}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_rx_tx_timeouts} uart_config_data::uart_timeouts}}
\par
{\bkmkstart AAAAAAAAWW}
{\bkmkend AAAAAAAAWW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0\'EC\'E8 UARTn. }}\par
}
{\xe \v UARTx\:uart_config_data}
{\xe \v uart_config_data\:UARTx}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
MDR_UART_TypeDef* uart_config_data::UARTx}}
\par
{\bkmkstart AAAAAAAAWX}
{\bkmkend AAAAAAAAWX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'F7\'ED\'E0\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 uart_dma_params\par \pard\plain 
{\tc\tcl2 \v uart_dma_params}
{\xe \v uart_dma_params}
{\bkmkstart AAAAAAAAWY}
{\bkmkend AAAAAAAAWY}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 UARTn. }}\par
{
{\f2 #include <uart.h>}}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b dma_channel}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 DMA \'E4\'EB\'FF UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b dma_irq_counter}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 DMA. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
DMA_CtrlDataInitTypeDef {\b DMA_InitStructure_UART_RX}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0\'EC\'E8 DMA \'E2 \'F6\'E5\'EB\'EE\'EC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
DMA_ChannelInitTypeDef {\b DMA_Channel_UART_RX}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'E0 DMA. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 UARTn. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v dma_channel\:uart_dma_params}
{\xe \v uart_dma_params\:dma_channel}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t uart_dma_params::dma_channel}}
\par
{\bkmkstart AAAAAAAAWZ}
{\bkmkend AAAAAAAAWZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 DMA \'E4\'EB\'FF UARTn. }}\par
}
{\xe \v DMA_Channel_UART_RX\:uart_dma_params}
{\xe \v uart_dma_params\:DMA_Channel_UART_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
DMA_ChannelInitTypeDef uart_dma_params::DMA_Channel_UART_RX}}
\par
{\bkmkstart AAAAAAAAXA}
{\bkmkend AAAAAAAAXA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0\'EC\'E8 \'EA\'E0\'ED\'E0\'EB\'E0 DMA. }}\par
}
{\xe \v DMA_InitStructure_UART_RX\:uart_dma_params}
{\xe \v uart_dma_params\:DMA_InitStructure_UART_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
DMA_CtrlDataInitTypeDef uart_dma_params::DMA_InitStructure_UART_RX}}
\par
{\bkmkstart AAAAAAAAXB}
{\bkmkend AAAAAAAAXB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0\'EC\'E8 DMA \'E2 \'F6\'E5\'EB\'EE\'EC }}\par
}
{\xe \v dma_irq_counter\:uart_dma_params}
{\xe \v uart_dma_params\:dma_irq_counter}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_dma_params::dma_irq_counter}}
\par
{\bkmkstart AAAAAAAAXC}
{\bkmkend AAAAAAAAXC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 DMA. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart.h}\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 uart_timeouts\par \pard\plain 
{\tc\tcl2 \v uart_timeouts}
{\xe \v uart_timeouts}
{\bkmkstart AAAAAAAAXD}
{\bkmkend AAAAAAAAXD}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0\'EC\'E8 UARTn. }}\par
{
{\f2 #include <uart.h>}}\par
\'C3\'F0\'E0\'F4 \'F1\'E2\'FF\'E7\'E5\'E9 \'EA\'EB\'E0\'F1\'F1\'E0 uart_timeouts:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "structuart__timeouts__coll__graph.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'F2\'EA\'F0\'FB\'F2\'FB\'E5 \'E0\'F2\'F0\'E8\'E1\'F3\'F2\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} * {\b timer_n_timeout}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \'E4\'EB\'FF \'EE\'F2\'F1\'EB\'E5\'E6\'E8\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b read_timeout_flag}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0 \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b write_timeout_flag}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0 \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b read_val_timeout}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b write_val_timeout}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0\'EC\'E8 UARTn. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'C4\'E0\'ED\'ED\'FB\'E5 \'EA\'EB\'E0\'F1\'F1\'E0\par
\pard\plain 
{\xe \v read_timeout_flag\:uart_timeouts}
{\xe \v uart_timeouts\:read_timeout_flag}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t uart_timeouts::read_timeout_flag}}
\par
{\bkmkstart AAAAAAAAXE}
{\bkmkend AAAAAAAAXE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0 \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 }}\par
}
{\xe \v read_val_timeout\:uart_timeouts}
{\xe \v uart_timeouts\:read_val_timeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_timeouts::read_val_timeout}}
\par
{\bkmkstart AAAAAAAAXF}
{\bkmkend AAAAAAAAXF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 }}\par
}
{\xe \v timer_n_timeout\:uart_timeouts}
{\xe \v uart_timeouts\:timer_n_timeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n}* uart_timeouts::timer_n_timeout}}
\par
{\bkmkstart AAAAAAAAXG}
{\bkmkend AAAAAAAAXG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \'E4\'EB\'FF \'EE\'F2\'F1\'EB\'E5\'E6\'E8\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'EE\'E2 }}\par
}
{\xe \v write_timeout_flag\:uart_timeouts}
{\xe \v uart_timeouts\:write_timeout_flag}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t uart_timeouts::write_timeout_flag}}
\par
{\bkmkstart AAAAAAAAXH}
{\bkmkend AAAAAAAAXH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0 \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC }}\par
}
{\xe \v write_val_timeout\:uart_timeouts}
{\xe \v uart_timeouts\:write_val_timeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_timeouts::write_val_timeout}}
\par
{\bkmkstart AAAAAAAAXI}
{\bkmkend AAAAAAAAXI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'FF \'E8 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'FF \'F7\'EB\'E5\'ED\'EE\'E2 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'ED\'E0\'F5\'EE\'E4\'FF\'F2\'F1\'FF \'E2 \'F4\'E0\'E9\'EB\'E5:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart.h}\par
}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\'D4\'E0\'E9\'EB\'FB{\tc \v \'D4\'E0\'E9\'EB\'FB}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB 1273pv19t.c\par \pard\plain 
{\tc\tcl2 \v 1273pv19t.c}
{\xe \v 1273pv19t.c}
{\bkmkstart AAAAAAAAAA}
{\bkmkend AAAAAAAAAA}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'C0\'D6\'CF 1273\'CF\'C219\'D2 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "math.h"}\par
{\f2 #include "1273pv19t.h"}\par
{\f2 #include "timers.h"}\par
{\f2 #include "external_ram.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF 1273pv19t.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "1273pv19t_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b adc_gpio_config} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b adc_init} ({\b adc_n} *adc_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'F3 \'C0\'D6\'CF 1273\'CF\'C219\'D2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b adc_reset} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'FB\'E9 \'F1\'E1\'F0\'EE\'F1 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF 1273\'CF\'C219\'D2 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} {\b spi_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI1 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b adc_n} {\b adc_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'C0\'D6\'CF 1273\'CF\'C219\'D2 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v adc_gpio_config\:1273pv19t.c}
{\xe \v 1273pv19t.c\:adc_gpio_config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void adc_gpio_config (void )}}
\par
{\bkmkstart AAAAAAAAAB}
{\bkmkend AAAAAAAAAB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF \'C0\'D6\'CF }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00036 \{\par
00037     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EF\'EE\'F0\'F2\'EE\'E2}\par
00038     RST_CLK_PCLKcmd(RST_CLK_PCLK_RST_CLK|RST_CLK_PCLK_PORTD|RST_CLK_PCLK_PORTE|RST_CLK_PCLK_PORTC, ENABLE); \par
00039     \par
00040     PORT_InitTypeDef GPIO_init_structADC;\par
00041     PORT_StructInit(&GPIO_init_structADC);\par
00042     \par
00043     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF RESET PD0 \'E4\'EB\'FF \'E0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'EE\'E3\'EE \'F1\'E1\'F0\'EE\'F1\'E0 \'E0\'F6\'EF}\par
00044     GPIO_init_structADC.PORT_Pin = PIN_ADC_RST;\par
00045     GPIO_init_structADC.PORT_FUNC = PORT_FUNC_PORT;\par
00046     GPIO_init_structADC.PORT_OE = PORT_OE_OUT;\par
00047     GPIO_init_structADC.PORT_MODE = PORT_MODE_DIGITAL;\par
00048     GPIO_init_structADC.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00049     PORT_Init(PORT_ADC_RST, &GPIO_init_structADC);\par
00050     {\cf20 // \'D3\'F1\'F2\'E0\'ED\'EE\'E2\'EA\'E0 RESET \'E2 \'EB\'EE\'E3 \'E5\'E4\'E8\'ED\'E8\'F6\'F3}\par
00051     PORT_SetBits(PORT_ADC_RST,PIN_ADC_RST);\par
00052     \par
00053     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'ED\'EE\'E6\'E5\'EA \'E2\'FB\'E1\'EE\'F0\'E0 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB (0-10\'C2,4-20\'EC\'C0)}\par
00054     GPIO_init_structADC.PORT_Pin = PIN_ADC_MODE_A0;\par
00055     GPIO_init_structADC.PORT_FUNC = PORT_FUNC_PORT;\par
00056     GPIO_init_structADC.PORT_OE = PORT_OE_OUT;\par
00057     PORT_Init(PORT_ADC_MODE, &GPIO_init_structADC);\par
00058     \par
00059     GPIO_init_structADC.PORT_Pin = PIN_ADC_MODE_A1;\par
00060     GPIO_init_structADC.PORT_FUNC = PORT_FUNC_PORT;\par
00061     GPIO_init_structADC.PORT_OE = PORT_OE_OUT;\par
00062     PORT_Init(PORT_ADC_MODE, &GPIO_init_structADC);\par
00063     \par
00064     {\cf20 // \'C2\'FB\'E1\'EE\'F0 \'EE\'E4\'ED\'EE\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'F0\'E5\'E6\'E8\'EC\'E0 \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=1;A1=0   }\par
00065     PORT_SetBits(PORT_ADC_MODE,PIN_ADC_MODE_A0);\par
00066     PORT_ResetBits(PORT_ADC_MODE,PIN_ADC_MODE_A1);\par
00067     \par
00068     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 NSS}\par
00069     GPIO_init_structADC.PORT_Pin = PIN_ADC_NSS;\par
00070     GPIO_init_structADC.PORT_FUNC = PORT_FUNC_PORT;\par
00071     GPIO_init_structADC.PORT_OE = PORT_OE_OUT;\par
00072     PORT_Init(PORT_ADC_NSS, &GPIO_init_structADC);\par
00073     \par
00074     {\cf20 // \'D3\'F1\'F2\'E0\'ED\'EE\'E2\'EA\'E0 NSS \'E2 \'EB\'EE\'E3 \'ED\'EE\'EB\'FC}\par
00075     PORT_ResetBits(PORT_ADC_NSS, PIN_ADC_NSS);\par
00076     \par
00077     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EF\'EE\'F0\'F2\'E0 E \'E4\'EB\'FF \'EA\'E0\'ED\'E0\'EB\'E0 2 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 2 \'ED\'E0 \'E2\'F5\'EE\'E4 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF SDIFS/SDOFS \'EE\'F2 \'C0\'D6\'CF (\'EA\'E0\'ED\'E0\'EB \'E7\'E0\'F5\'E2\'E0\'F2\'E0 \'E4\'EB\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0)}\par
00078     GPIO_init_structADC.PORT_FUNC = PORT_FUNC_MAIN;\par
00079     GPIO_init_structADC.PORT_OE = PORT_OE_IN;\par
00080     GPIO_init_structADC.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00081     GPIO_init_structADC.PORT_MODE = PORT_MODE_DIGITAL;\par
00082     GPIO_init_structADC.PORT_Pin = PIN_ADC_SDIFS_IRQ;\par
00083     GPIO_init_structADC.PORT_PULL_DOWN = PORT_PULL_DOWN_ON;\par
00084     PORT_Init (PORT_ADC_SDIFS_IRQ, &GPIO_init_structADC);\par
00085 \}\par
}
}
{\xe \v adc_init\:1273pv19t.c}
{\xe \v 1273pv19t.c\:adc_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void adc_init ({\b adc_n} *  {\i adc_struct})}}
\par
{\bkmkstart AAAAAAAAAC}
{\bkmkend AAAAAAAAAC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'F3 \'C0\'D6\'CF 1273\'CF\'C219\'D2 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *adc_struct} \cell }{- \'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3. \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'C0\'D6\'CF \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00090 \{\par
00091     adc_gpio_config();\par
00092 \par
00093     {\cf20 // \'C0\'EA\'F2\'E8\'E2\'E0\'F6\'E8\'FF \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF}\par
00094     PORT_SetBits(PORT_ADC_NSS, PIN_ADC_NSS);\par
00095     delay_milli(1);\par
00096     \par
00097     adc_reset();\par
00098     delay_milli(1);\par
00099     \par
00100     {\cf19 switch} (CHANEL_NUMBER)\par
00101     \{\par
00102             {\cf19 case} 1:\par
00103                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00104                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8308);\par
00105                     delay_milli(1);\par
00106                     {\cf19 break};\par
00107             {\cf19 case} 2:\par
00108                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00109                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00110                     delay_milli(1);\par
00111                     {\cf19 break};\par
00112             {\cf19 case} 3:\par
00113                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00114                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00115                     delay_milli(1);\par
00116                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 E \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF3 \'E8 \'C0\'D6\'CF4}\par
00117                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8408);\par
00118                     delay_milli(1);\par
00119                     {\cf19 break};\par
00120             {\cf19 case} 4:\par
00121                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00122                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00123                     delay_milli(1);\par
00124                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 E \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF3 \'E8 \'C0\'D6\'CF4}\par
00125                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8488);\par
00126                     delay_milli(1);\par
00127                     {\cf19 break};\par
00128             {\cf19 case} 5:\par
00129                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00130                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00131                     delay_milli(1);\par
00132                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 E \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF3 \'E8 \'C0\'D6\'CF4}\par
00133                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8488);\par
00134                     delay_milli(1);\par
00135                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 F \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF5 \'E8 \'C0\'D6\'CF6}\par
00136                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8508);\par
00137                     delay_milli(1);\par
00138                     {\cf19 break};\par
00139             {\cf19 case} 6:\par
00140                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00141                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00142                     delay_milli(1);\par
00143                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 E \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF3 \'E8 \'C0\'D6\'CF4}\par
00144                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8488);\par
00145                     delay_milli(1);\par
00146                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 F \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF5 \'E8 \'C0\'D6\'CF6}\par
00147                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8588);\par
00148                     delay_milli(1);\par
00149                     {\cf19 break};\par
00150             \par
00151     \}\par
00152     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 C \'E2\'EA\'EB. 5\'C2 \'F0\'E5\'E6\'E8\'EC\'E0,\'E8\'F1\'EF\'EE\'EB\'FC\'E7. \'E2\'FB\'E2\'EE\'E4\'E0 REFOUT, \'E2\'EA\'EB. \'EE\'EF\'EE\'F0\'ED\'EE\'E5 \'ED\'E0\'EF\'F0\'FF\'E6.}\par
00153     SSP_SendData(adc_struct->spi_struct->SSPx, 0x82E0);\par
00154     delay_milli(1);\par
00155     \par
00156     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'C0 - \'EF\'E5\'F0\'E5\'E2\'EE\'E4 \'E2 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00157     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8001);\par
00158     delay_micro(10);\par
00159     \par
00160     {\cf20 // \'CE\'F7\'E8\'F1\'F2\'EA\'E0 \'E1\'F3\'F4\'E5\'F0\'E0 FIFO SPI \'EF\'E5\'F0\'E5\'E4\'E0\'F2\'F7\'E8\'EA\'E0}\par
00161     spi_clean_fifo_rx_buf(adc_struct->spi_struct);\par
00162     \par
00163     adc_struct->init_flag = 1;\par
00164 \}\par
}
}
{\xe \v adc_reset\:1273pv19t.c}
{\xe \v 1273pv19t.c\:adc_reset}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void adc_reset (void )}}
\par
{\bkmkstart AAAAAAAAAD}
{\bkmkend AAAAAAAAAD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'FB\'E9 \'F1\'E1\'F0\'EE\'F1 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF 1273\'CF\'C219\'D2 }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00169 \{\par
00170     PORT_ResetBits(PORT_ADC_RST,PIN_ADC_RST);\par
00171     delay_milli(100);\par
00172     PORT_SetBits(PORT_ADC_RST,PIN_ADC_RST);\par
00173 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v adc_1\:1273pv19t.c}
{\xe \v 1273pv19t.c\:adc_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b adc_n} adc_1}}
\par
{\bkmkstart AAAAAAAAAE}
{\bkmkend AAAAAAAAAE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }}\par
}
{\xe \v spi_1\:1273pv19t.c}
{\xe \v 1273pv19t.c\:spi_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n} spi_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAAF}
{\bkmkend AAAAAAAAAF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI1 \'CC\'CA }}\par
}
{\xe \v timer_2\:1273pv19t.c}
{\xe \v 1273pv19t.c\:timer_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_2{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAAG}
{\bkmkend AAAAAAAAAG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB 1273pv19t.h\par \pard\plain 
{\tc\tcl2 \v 1273pv19t.h}
{\xe \v 1273pv19t.h}
{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'EE\'E9 \'C0\'D6\'CF 1273\'CF\'C219\'D2 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
{\f2 #include "spi.h"}\par
{\f2 #include "timers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF 1273pv19t.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "1273pv19t_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "1273pv19t_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b adc_config_data}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'C0\'D6\'CF }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_ADC_RST}\~ MDR_PORTD\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 \'E0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'EE\'E3\'EE \'F1\'E1\'F0\'EE\'F1\'E0 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_ADC_RST}\~ PORT_Pin_0\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'EE\'E3\'EE \'F1\'E1\'F0\'EE\'F1\'E0 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_ADC_MODE}\~ MDR_PORTE\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 \'E2\'FB\'E1\'EE\'F0\'E0 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_ADC_MODE_A0}\~ PORT_Pin_11\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E2\'FB\'E1\'EE\'F0\'E0 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB \'C0\'D6\'CF A0. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_ADC_MODE_A1}\~ PORT_Pin_15\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E2\'FB\'E1\'EE\'F0\'E0 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB \'C0\'D6\'CF A1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_ADC_NSS}\~ MDR_PORTD\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 \'E0\'EA\'F2\'E8\'E2\'E0\'F6\'E8\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_ADC_NSS}\~ PORT_Pin_1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E0\'EA\'F2\'E8\'E2\'E0\'F6\'E8\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_ADC_SDIFS_IRQ}\~ MDR_PORTE\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 \'E2\'F5\'EE\'E4\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF SDIFS/SDOFS \'EE\'F2 \'C0\'D6\'CF (\'EA\'E0\'ED\'E0\'EB \'E7\'E0\'F5\'E2\'E0\'F2\'E0 \'E4\'EB\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_ADC_SDIFS_IRQ}\~ PORT_Pin_10\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E2\'F5\'EE\'E4\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF SDIFS/SDOFS \'EE\'F2 \'C0\'D6\'CF (\'EA\'E0\'ED\'E0\'EB \'E7\'E0\'F5\'E2\'E0\'F2\'E0 \'E4\'EB\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0) }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b adc_config_data} {\b adc_n}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'C0\'D6\'CF }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b adc_init} ({\b adc_n} *adc_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'F3 \'C0\'D6\'CF 1273\'CF\'C219\'D2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b adc_reset} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'FB\'E9 \'F1\'E1\'F0\'EE\'F1 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF 1273\'CF\'C219\'D2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'EE\'E9 \'C0\'D6\'CF 1273\'CF\'C219\'D2 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v PIN_ADC_MODE_A0\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PIN_ADC_MODE_A0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_ADC_MODE_A0\~ PORT_Pin_11}}
\par
{\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E2\'FB\'E1\'EE\'F0\'E0 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB \'C0\'D6\'CF A0. }}\par
}
{\xe \v PIN_ADC_MODE_A1\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PIN_ADC_MODE_A1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_ADC_MODE_A1\~ PORT_Pin_15}}
\par
{\bkmkstart AAAAAAAAAJ}
{\bkmkend AAAAAAAAAJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E2\'FB\'E1\'EE\'F0\'E0 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB \'C0\'D6\'CF A1. }}\par
}
{\xe \v PIN_ADC_NSS\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PIN_ADC_NSS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_ADC_NSS\~ PORT_Pin_1}}
\par
{\bkmkstart AAAAAAAAAK}
{\bkmkend AAAAAAAAAK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E0\'EA\'F2\'E8\'E2\'E0\'F6\'E8\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }}\par
}
{\xe \v PIN_ADC_RST\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PIN_ADC_RST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_ADC_RST\~ PORT_Pin_0}}
\par
{\bkmkstart AAAAAAAAAL}
{\bkmkend AAAAAAAAAL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'EE\'E3\'EE \'F1\'E1\'F0\'EE\'F1\'E0 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }}\par
}
{\xe \v PIN_ADC_SDIFS_IRQ\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PIN_ADC_SDIFS_IRQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_ADC_SDIFS_IRQ\~ PORT_Pin_10}}
\par
{\bkmkstart AAAAAAAAAM}
{\bkmkend AAAAAAAAAM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E2\'EE\'E4 \'EB\'E8\'ED\'E8\'E8 \'E2\'F5\'EE\'E4\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF SDIFS/SDOFS \'EE\'F2 \'C0\'D6\'CF (\'EA\'E0\'ED\'E0\'EB \'E7\'E0\'F5\'E2\'E0\'F2\'E0 \'E4\'EB\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0) }}\par
}
{\xe \v PORT_ADC_MODE\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PORT_ADC_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_ADC_MODE\~ MDR_PORTE}}
\par
{\bkmkstart AAAAAAAAAN}
{\bkmkend AAAAAAAAAN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 \'E2\'FB\'E1\'EE\'F0\'E0 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB \'C0\'D6\'CF }}\par
}
{\xe \v PORT_ADC_NSS\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PORT_ADC_NSS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_ADC_NSS\~ MDR_PORTD}}
\par
{\bkmkstart AAAAAAAAAO}
{\bkmkend AAAAAAAAAO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 \'E0\'EA\'F2\'E8\'E2\'E0\'F6\'E8\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }}\par
}
{\xe \v PORT_ADC_RST\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PORT_ADC_RST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_ADC_RST\~ MDR_PORTD}}
\par
{\bkmkstart AAAAAAAAAP}
{\bkmkend AAAAAAAAAP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 \'E0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'EE\'E3\'EE \'F1\'E1\'F0\'EE\'F1\'E0 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }}\par
}
{\xe \v PORT_ADC_SDIFS_IRQ\:1273pv19t.h}
{\xe \v 1273pv19t.h\:PORT_ADC_SDIFS_IRQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_ADC_SDIFS_IRQ\~ MDR_PORTE}}
\par
{\bkmkstart AAAAAAAAAQ}
{\bkmkend AAAAAAAAAQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 \'E2\'F5\'EE\'E4\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF SDIFS/SDOFS \'EE\'F2 \'C0\'D6\'CF (\'EA\'E0\'ED\'E0\'EB \'E7\'E0\'F5\'E2\'E0\'F2\'E0 \'E4\'EB\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0) }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v adc_n\:1273pv19t.h}
{\xe \v 1273pv19t.h\:adc_n}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b adc_config_data} {\b adc_n}}}
\par
{\bkmkstart AAAAAAAAAR}
{\bkmkend AAAAAAAAAR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'C0\'D6\'CF }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v adc_init\:1273pv19t.h}
{\xe \v 1273pv19t.h\:adc_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void adc_init ({\b adc_n} *  {\i adc_struct})}}
\par
{\bkmkstart AAAAAAAAAS}
{\bkmkend AAAAAAAAAS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'F3 \'C0\'D6\'CF 1273\'CF\'C219\'D2 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *adc_struct} \cell }{- \'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3. \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'C0\'D6\'CF \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00090 \{\par
00091     adc_gpio_config();\par
00092 \par
00093     {\cf20 // \'C0\'EA\'F2\'E8\'E2\'E0\'F6\'E8\'FF \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF}\par
00094     PORT_SetBits(PORT_ADC_NSS, PIN_ADC_NSS);\par
00095     delay_milli(1);\par
00096     \par
00097     adc_reset();\par
00098     delay_milli(1);\par
00099     \par
00100     {\cf19 switch} (CHANEL_NUMBER)\par
00101     \{\par
00102             {\cf19 case} 1:\par
00103                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00104                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8308);\par
00105                     delay_milli(1);\par
00106                     {\cf19 break};\par
00107             {\cf19 case} 2:\par
00108                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00109                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00110                     delay_milli(1);\par
00111                     {\cf19 break};\par
00112             {\cf19 case} 3:\par
00113                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00114                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00115                     delay_milli(1);\par
00116                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 E \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF3 \'E8 \'C0\'D6\'CF4}\par
00117                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8408);\par
00118                     delay_milli(1);\par
00119                     {\cf19 break};\par
00120             {\cf19 case} 4:\par
00121                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00122                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00123                     delay_milli(1);\par
00124                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 E \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF3 \'E8 \'C0\'D6\'CF4}\par
00125                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8488);\par
00126                     delay_milli(1);\par
00127                     {\cf19 break};\par
00128             {\cf19 case} 5:\par
00129                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00130                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00131                     delay_milli(1);\par
00132                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 E \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF3 \'E8 \'C0\'D6\'CF4}\par
00133                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8488);\par
00134                     delay_milli(1);\par
00135                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 F \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF5 \'E8 \'C0\'D6\'CF6}\par
00136                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8508);\par
00137                     delay_milli(1);\par
00138                     {\cf19 break};\par
00139             {\cf19 case} 6:\par
00140                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 D \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF1 \'E8 \'C0\'D6\'CF2}\par
00141                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8388);\par
00142                     delay_milli(1);\par
00143                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 E \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF3 \'E8 \'C0\'D6\'CF4}\par
00144                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8488);\par
00145                     delay_milli(1);\par
00146                     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 F \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'E8\'F2\'E0\'ED\'E8\'E5\'EC \'C0\'D6\'CF5 \'E8 \'C0\'D6\'CF6}\par
00147                     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8588);\par
00148                     delay_milli(1);\par
00149                     {\cf19 break};\par
00150             \par
00151     \}\par
00152     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 C \'E2\'EA\'EB. 5\'C2 \'F0\'E5\'E6\'E8\'EC\'E0,\'E8\'F1\'EF\'EE\'EB\'FC\'E7. \'E2\'FB\'E2\'EE\'E4\'E0 REFOUT, \'E2\'EA\'EB. \'EE\'EF\'EE\'F0\'ED\'EE\'E5 \'ED\'E0\'EF\'F0\'FF\'E6.}\par
00153     SSP_SendData(adc_struct->spi_struct->SSPx, 0x82E0);\par
00154     delay_milli(1);\par
00155     \par
00156     {\cf20 // \'D0\'E5\'E6\'E8\'EC control, \'E7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'C0 - \'EF\'E5\'F0\'E5\'E2\'EE\'E4 \'E2 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00157     SSP_SendData(adc_struct->spi_struct->SSPx, 0x8001);\par
00158     delay_micro(10);\par
00159     \par
00160     {\cf20 // \'CE\'F7\'E8\'F1\'F2\'EA\'E0 \'E1\'F3\'F4\'E5\'F0\'E0 FIFO SPI \'EF\'E5\'F0\'E5\'E4\'E0\'F2\'F7\'E8\'EA\'E0}\par
00161     spi_clean_fifo_rx_buf(adc_struct->spi_struct);\par
00162     \par
00163     adc_struct->init_flag = 1;\par
00164 \}\par
}
}
{\xe \v adc_reset\:1273pv19t.h}
{\xe \v 1273pv19t.h\:adc_reset}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void adc_reset (void )}}
\par
{\bkmkstart AAAAAAAAAT}
{\bkmkend AAAAAAAAAT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'EF\'EF\'E0\'F0\'E0\'F2\'ED\'FB\'E9 \'F1\'E1\'F0\'EE\'F1 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF 1273\'CF\'C219\'D2 }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00169 \{\par
00170     PORT_ResetBits(PORT_ADC_RST,PIN_ADC_RST);\par
00171     delay_milli(100);\par
00172     PORT_SetBits(PORT_ADC_RST,PIN_ADC_RST);\par
00173 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB clock.c\par \pard\plain 
{\tc\tcl2 \v clock.c}
{\xe \v clock.c}
{\bkmkstart AAAAAAAAAU}
{\bkmkend AAAAAAAAAU}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E8 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'CC\'CA }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "clock.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF clock.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "clock_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b clock_init} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E0\'F1\'F2\'F0\'E0\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'CC\'CA }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E8 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'CC\'CA \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v clock_init\:clock.c}
{\xe \v clock.c\:clock_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void clock_init (void )}}
\par
{\bkmkstart AAAAAAAAAV}
{\bkmkend AAAAAAAAAV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E0\'F1\'F2\'F0\'E0\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'CC\'CA }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00012 \{\par
00013     {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E5\'EA \'F1\'E8\'F1\'F2\'E5\'EC\'FB \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF}\par
00014   RST_CLK_DeInit();\par
00015     \par
00016     {\cf20 // \'CD\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EE\'F2 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'EA\'E2\'E0\'F0\'F6\'E0 HSE_OSC \'CC\'C3\'F6}\par
00017     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'E3\'E5\'ED\'E5\'F0\'E0\'F2\'EE\'F0 \'ED\'E0 \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'EA\'E2\'E0\'F0\'F6\'E5}\par
00018     RST_CLK_HSEconfig (RST_CLK_HSE_ON);\par
00019     {\cf19 while} (RST_CLK_HSEstatus () != SUCCESS);\par
00020     \par
00021     {\cf20 // \'CD\'E0\'F1\'F2\'F0\'E0\'E8\'E2\'E0\'E5\'EC \'E8\'F1\'F2\'EE\'F7\'ED\'E8\'EA \'E8 \'EA\'EE\'FD\'F4\'F4\'E8\'F6\'E8\'E5\'ED\'F2 \'F3\'EC\'ED\'EE\'E6\'E5\'ED\'E8\'FF PLL}\par
00022     {\cf20 //(CPU_C1_SEL = HSE / 1 * 12 = 144 \'CC\'C3\'F6 )}\par
00023     RST_CLK_CPU_PLLconfig ( RST_CLK_CPU_PLLsrcHSEdiv1,11);\par
00024     \par
00025     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E0\'E5\'EC PLL, \'ED\'EE \'E5\'F9\'E5 \'ED\'E5 \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'EA \'EA\'F0\'E8\'F1\'F2\'E0\'EB\'EB\'F3 (PLL \'F3\'EC\'ED\'EE\'E6\'E0\'E5\'F2 \'F7\'E0\'F1\'F2\'EE\'F2\'F3 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF)}\par
00026     RST_CLK_CPU_PLLcmd (ENABLE);\par
00027     {\cf19 while} (RST_CLK_CPU_PLLstatus () != SUCCESS);\par
00028     \par
00029     {\cf20 // \'C4\'E5\'EB\'E8\'F2\'E5\'EB\'FC \'D13 ( CPU_C3_SEL = CPU_C2_SEL )}\par
00030     RST_CLK_CPUclkPrescaler (RST_CLK_CPUclkDIV1);\par
00031     \par
00032     {\cf20 // \'CD\'E0 \'D12 \'E8\'E4\'E5\'F2 \'F1 PLL, \'E0 \'ED\'E5 \'ED\'E0\'EF\'F0\'FF\'EC\'F3\'FE \'F1 \'D11 (CPU_C2_SEL = PLL)}\par
00033     RST_CLK_CPU_PLLuse (ENABLE);\par
00034     {\cf20 // CPU \'E1\'E5\'F0\'E5\'F2 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'F1 \'E2\'FB\'F5\'EE\'E4\'E0 \'D13}\par
00035     {\cf20 //( HCLK_SEL = CPU_C3_SEL = 128 \'CC\'C3\'F6)}\par
00036     RST_CLK_CPUclkSelection(RST_CLK_CPUclkCPU_C3);\par
00037     \par
00038     SystemCoreClockUpdate();\par
00039 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB clock.h\par \pard\plain 
{\tc\tcl2 \v clock.h}
{\xe \v clock.h}
{\bkmkstart AAAAAAAAAW}
{\bkmkend AAAAAAAAAW}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E8 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'CC\'CA }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF clock.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "clock_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "clock_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b clock_init} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E0\'F1\'F2\'F0\'E0\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'CC\'CA }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E8 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'CC\'CA \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v clock_init\:clock.h}
{\xe \v clock.h\:clock_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void clock_init (void )}}
\par
{\bkmkstart AAAAAAAAAX}
{\bkmkend AAAAAAAAAX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E0\'F1\'F2\'F0\'E0\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'CC\'CA }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00012 \{\par
00013     {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'ED\'E0\'F1\'F2\'F0\'EE\'E5\'EA \'F1\'E8\'F1\'F2\'E5\'EC\'FB \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF}\par
00014   RST_CLK_DeInit();\par
00015     \par
00016     {\cf20 // \'CD\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E0 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EE\'F2 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'EA\'E2\'E0\'F0\'F6\'E0 HSE_OSC \'CC\'C3\'F6}\par
00017     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'E3\'E5\'ED\'E5\'F0\'E0\'F2\'EE\'F0 \'ED\'E0 \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'EA\'E2\'E0\'F0\'F6\'E5}\par
00018     RST_CLK_HSEconfig (RST_CLK_HSE_ON);\par
00019     {\cf19 while} (RST_CLK_HSEstatus () != SUCCESS);\par
00020     \par
00021     {\cf20 // \'CD\'E0\'F1\'F2\'F0\'E0\'E8\'E2\'E0\'E5\'EC \'E8\'F1\'F2\'EE\'F7\'ED\'E8\'EA \'E8 \'EA\'EE\'FD\'F4\'F4\'E8\'F6\'E8\'E5\'ED\'F2 \'F3\'EC\'ED\'EE\'E6\'E5\'ED\'E8\'FF PLL}\par
00022     {\cf20 //(CPU_C1_SEL = HSE / 1 * 12 = 144 \'CC\'C3\'F6 )}\par
00023     RST_CLK_CPU_PLLconfig ( RST_CLK_CPU_PLLsrcHSEdiv1,11);\par
00024     \par
00025     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E0\'E5\'EC PLL, \'ED\'EE \'E5\'F9\'E5 \'ED\'E5 \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'EA \'EA\'F0\'E8\'F1\'F2\'E0\'EB\'EB\'F3 (PLL \'F3\'EC\'ED\'EE\'E6\'E0\'E5\'F2 \'F7\'E0\'F1\'F2\'EE\'F2\'F3 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF)}\par
00026     RST_CLK_CPU_PLLcmd (ENABLE);\par
00027     {\cf19 while} (RST_CLK_CPU_PLLstatus () != SUCCESS);\par
00028     \par
00029     {\cf20 // \'C4\'E5\'EB\'E8\'F2\'E5\'EB\'FC \'D13 ( CPU_C3_SEL = CPU_C2_SEL )}\par
00030     RST_CLK_CPUclkPrescaler (RST_CLK_CPUclkDIV1);\par
00031     \par
00032     {\cf20 // \'CD\'E0 \'D12 \'E8\'E4\'E5\'F2 \'F1 PLL, \'E0 \'ED\'E5 \'ED\'E0\'EF\'F0\'FF\'EC\'F3\'FE \'F1 \'D11 (CPU_C2_SEL = PLL)}\par
00033     RST_CLK_CPU_PLLuse (ENABLE);\par
00034     {\cf20 // CPU \'E1\'E5\'F0\'E5\'F2 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'F1 \'E2\'FB\'F5\'EE\'E4\'E0 \'D13}\par
00035     {\cf20 //( HCLK_SEL = CPU_C3_SEL = 128 \'CC\'C3\'F6)}\par
00036     RST_CLK_CPUclkSelection(RST_CLK_CPUclkCPU_C3);\par
00037     \par
00038     SystemCoreClockUpdate();\par
00039 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB dma.c\par \pard\plain 
{\tc\tcl2 \v dma.c}
{\xe \v dma.c}
{\bkmkstart AAAAAAAAAY}
{\bkmkend AAAAAAAAAY}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 DMA. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "dma.h"}\par
{\f2 #include "spi.h"}\par
{\f2 #include "1273pv19t.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF dma.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "dma_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b dma_common_init} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'EE\'E1\'F9\'F3\'FE \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FE DMA. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DMA_IRQHandler} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 DMA. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} {\b spi_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI1 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} {\b spi_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b adc_n} {\b adc_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer1 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_3}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer3 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_n} {\b uart_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART1 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_n} {\b uart_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART2 \'CC\'CA }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 DMA. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v dma_common_init\:dma.c}
{\xe \v dma.c\:dma_common_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void dma_common_init (void )}}
\par
{\bkmkstart AAAAAAAAAZ}
{\bkmkend AAAAAAAAAZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'EE\'E1\'F9\'F3\'FE \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FE DMA. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00044 \{\par
00045     {\cf20 // \'D0\'E0\'E7\'F0\'E5\'F8\'E8\'F2\'FC \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 DMA}\par
00046     RST_CLK_PCLKcmd(RST_CLK_PCLK_RST_CLK | RST_CLK_PCLK_DMA | RST_CLK_PCLK_SSP1 |RST_CLK_PCLK_SSP2 |RST_CLK_PCLK_SSP3, ENABLE);\par
00047 {\cf21     #ifdef K1986VE3T}\par
00048     RST_CLK_PCLKcmd(RST_CLK_PCLK_SSP4, ENABLE);\par
00049 {\cf21     #endif}\par
00050     {\cf20 // \'C7\'E0\'EF\'F0\'E5\'F2\'E8\'F2\'FC \'E2\'F1\'E5 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF, \'E2 \'F2\'EE\'EC \'F7\'E8\'F1\'EB\'E5 \'EE\'F2 SSP}\par
00051     NVIC->ICPR[0] = 0xFFFFFFFF;\par
00052     NVIC->ICER[0] = 0xFFFFFFFF;\par
00053     \par
00054     MDR_SSP1->DMACR=0;\par
00055     MDR_SSP2->DMACR=0;\par
00056     MDR_SSP3->DMACR=0;\par
00057 {\cf21     #ifdef K1986VE3T}\par
00058     MDR_SSP4->DMACR=0;\par
00059 {\cf21     #endif}\par
00060     {\cf20 // \'D1\'E1\'F0\'EE\'F1\'E8\'F2\'FC \'E2\'F1\'E5 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E8 DMA}\par
00061     DMA_DeInit();\par
00062 \}\par
}
}
{\xe \v DMA_IRQHandler\:dma.c}
{\xe \v dma.c\:DMA_IRQHandler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DMA_IRQHandler (void )}}
\par
{\bkmkstart AAAAAAAABA}
{\bkmkend AAAAAAAABA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 DMA. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00068 \{\par
00069     {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'F0\'E0\'E1\'EE\'F2\'E0\'EB\'EE \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 \'EF\'F0\'E8 \'E7\'E0\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'E1\'F3\'F4\'E5\'F0\'E0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART1}\par
00070     {\cf19 if}(DMA_GetFlagStatus(DMA_Channel_REQ_UART1_RX, DMA_FLAG_CHNL_ENA) == 0)\par
00071     \{\par
00072         {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'EA\'EE\'EF\'E8\'F0\'EE\'E2\'E0\'ED \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'E1\'F3\'F4\'E5\'F0 UART}\par
00073         {\cf19 if} (uart_1.uart_dma_ch.dma_irq_counter == ((UART_BUFFER_SIZE/1024) - 1))\par
00074         \{\par
00075             DMA_UART_RX_init(&uart_1);\par
00076             uart_1.uart_dma_ch.dma_irq_counter = 0;\par
00077             uart_1.buffer_count = 0;\par
00078         \}\par
00079       {\cf19 else}\par
00080         \{\par
00081             uart_1.uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestBaseAddr += uart_1.uart_dma_ch.DMA_InitStructure_UART_RX.DMA_CycleSize;\par
00082             {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'F2\'FC \'EA\'E0\'ED\'E0\'EB \'F1\'ED\'EE\'E2\'E0}\par
00083             DMA_Init(uart_1.uart_dma_ch.dma_channel, &uart_1.uart_dma_ch.DMA_Channel_UART_RX);\par
00084             uart_1.uart_dma_ch.dma_irq_counter++;\par
00085         \}\par
00086     \}\par
00087     {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'F0\'E0\'E1\'EE\'F2\'E0\'EB\'EE \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 \'EF\'F0\'E8 \'E7\'E0\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'E1\'F3\'F4\'E5\'F0\'E0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART2}\par
00088     {\cf19 if}(DMA_GetFlagStatus(DMA_Channel_REQ_UART2_RX, DMA_FLAG_CHNL_ENA) == 0)\par
00089     \{\par
00090         {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'EA\'EE\'EF\'E8\'F0\'EE\'E2\'E0\'ED \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'E1\'F3\'F4\'E5\'F0 UART}\par
00091         {\cf19 if} (uart_2.uart_dma_ch.dma_irq_counter == ((UART_BUFFER_SIZE/1024) - 1))\par
00092         \{\par
00093             DMA_UART_RX_init(&uart_2);\par
00094             uart_2.uart_dma_ch.dma_irq_counter = 0;\par
00095         \}\par
00096       {\cf19 else}\par
00097         \{\par
00098             uart_2.uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestBaseAddr += uart_2.uart_dma_ch.DMA_InitStructure_UART_RX.DMA_CycleSize;\par
00099              {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'F2\'FC \'EA\'E0\'ED\'E0\'EB \'F1\'ED\'EE\'E2\'E0}\par
00100             DMA_Init(uart_2.uart_dma_ch.dma_channel, &uart_2.uart_dma_ch.DMA_Channel_UART_RX);\par
00101             uart_2.uart_dma_ch.dma_irq_counter++;\par
00102         \}\par
00103     \}\par
00104 {\cf21     #ifdef K1986VE3T}\par
00105     {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'F0\'E0\'E1\'EE\'F2\'E0\'EB\'EE \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 \'EF\'F0\'E8 \'E7\'E0\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'E1\'F3\'F4\'E5\'F0\'E0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART3}\par
00106     {\cf19 if}(DMA_GetFlagStatus(DMA_Channel_SW12, DMA_FLAG_CHNL_ENA) == RESET)\par
00107     \{\par
00108         {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'EA\'EE\'EF\'E8\'F0\'EE\'E2\'E0\'ED \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'E1\'F3\'F4\'E5\'F0 UART}\par
00109         {\cf19 if} (uart_3.uart_dma_ch.dma_irq_counter == ((UART_BUFFER_SIZE/1024) - 1))\par
00110         \{\par
00111             DMA_UART_RX_init(&uart_3);\par
00112             uart_3.uart_dma_ch.dma_irq_counter = 0;\par
00113             uart_3.buffer_count = 0;\par
00114         \}\par
00115       {\cf19 else}\par
00116         \{\par
00117             uart_3.uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestBaseAddr += uart_3.uart_dma_ch.DMA_InitStructure_UART_RX.DMA_CycleSize;\par
00118             {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'F2\'FC \'EA\'E0\'ED\'E0\'EB \'F1\'ED\'EE\'E2\'E0}\par
00119             DMA_Init(uart_3.uart_dma_ch.dma_channel, &uart_3.uart_dma_ch.DMA_Channel_UART_RX);\par
00120             uart_3.uart_dma_ch.dma_irq_counter++;\par
00121         \}\par
00122     \}\par
00123     {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'F0\'E0\'E1\'EE\'F2\'E0\'EB\'EE \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 \'EF\'F0\'E8 \'E7\'E0\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'E1\'F3\'F4\'E5\'F0\'E0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART4}\par
00124     {\cf19 if}(DMA_GetFlagStatus(DMA_Channel_SW14, DMA_FLAG_CHNL_ENA) == RESET)\par
00125     \{\par
00126         {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'EA\'EE\'EF\'E8\'F0\'EE\'E2\'E0\'ED \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'E1\'F3\'F4\'E5\'F0 UART}\par
00127         {\cf19 if} (uart_4.uart_dma_ch.dma_irq_counter == ((UART_BUFFER_SIZE/1024) - 1))\par
00128         \{\par
00129             DMA_UART_RX_init(&uart_4);\par
00130             uart_4.uart_dma_ch.dma_irq_counter = 0;\par
00131             uart_4.buffer_count = 0;\par
00132         \}\par
00133       {\cf19 else}\par
00134         \{\par
00135             uart_4.uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestBaseAddr += uart_4.uart_dma_ch.DMA_InitStructure_UART_RX.DMA_CycleSize;\par
00136             {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'F2\'FC \'EA\'E0\'ED\'E0\'EB \'F1\'ED\'EE\'E2\'E0}\par
00137             DMA_Init(uart_4.uart_dma_ch.dma_channel, &uart_4.uart_dma_ch.DMA_Channel_UART_RX);\par
00138             uart_4.uart_dma_ch.dma_irq_counter++;\par
00139         \}\par
00140     \}\par
00141 {\cf21     #endif}\par
00142 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v adc_1\:dma.c}
{\xe \v dma.c\:adc_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b adc_n} adc_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABB}
{\bkmkend AAAAAAAABB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }}\par
}
{\xe \v spi_1\:dma.c}
{\xe \v dma.c\:spi_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n} spi_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABC}
{\bkmkend AAAAAAAABC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI1 \'CC\'CA }}\par
}
{\xe \v spi_2\:dma.c}
{\xe \v dma.c\:spi_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n} spi_2{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABD}
{\bkmkend AAAAAAAABD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI2 \'CC\'CA }}\par
}
{\xe \v timer_1\:dma.c}
{\xe \v dma.c\:timer_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABE}
{\bkmkend AAAAAAAABE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer1 \'CC\'CA }}\par
}
{\xe \v timer_2\:dma.c}
{\xe \v dma.c\:timer_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_2{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABF}
{\bkmkend AAAAAAAABF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA }}\par
}
{\xe \v timer_3\:dma.c}
{\xe \v dma.c\:timer_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_3{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABG}
{\bkmkend AAAAAAAABG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer3 \'CC\'CA }}\par
}
{\xe \v uart_1\:dma.c}
{\xe \v dma.c\:uart_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_n} uart_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABH}
{\bkmkend AAAAAAAABH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART1 \'CC\'CA }}\par
}
{\xe \v uart_2\:dma.c}
{\xe \v dma.c\:uart_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_n} uart_2{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABI}
{\bkmkend AAAAAAAABI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART2 \'CC\'CA }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB dma.h\par \pard\plain 
{\tc\tcl2 \v dma.h}
{\xe \v dma.h}
{\bkmkstart AAAAAAAABJ}
{\bkmkend AAAAAAAABJ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 DMA. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "uart.h"}\par
{\f2 #include "mdr32_drivers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF dma.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "dma_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "dma_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b dma_common_init} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'EE\'E1\'F9\'F3\'FE \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FE DMA. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 DMA. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v dma_common_init\:dma.h}
{\xe \v dma.h\:dma_common_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void dma_common_init (void )}}
\par
{\bkmkstart AAAAAAAABK}
{\bkmkend AAAAAAAABK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'EE\'E1\'F9\'F3\'FE \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FE DMA. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00044 \{\par
00045     {\cf20 // \'D0\'E0\'E7\'F0\'E5\'F8\'E8\'F2\'FC \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 DMA}\par
00046     RST_CLK_PCLKcmd(RST_CLK_PCLK_RST_CLK | RST_CLK_PCLK_DMA | RST_CLK_PCLK_SSP1 |RST_CLK_PCLK_SSP2 |RST_CLK_PCLK_SSP3, ENABLE);\par
00047 {\cf21     #ifdef K1986VE3T}\par
00048     RST_CLK_PCLKcmd(RST_CLK_PCLK_SSP4, ENABLE);\par
00049 {\cf21     #endif}\par
00050     {\cf20 // \'C7\'E0\'EF\'F0\'E5\'F2\'E8\'F2\'FC \'E2\'F1\'E5 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF, \'E2 \'F2\'EE\'EC \'F7\'E8\'F1\'EB\'E5 \'EE\'F2 SSP}\par
00051     NVIC->ICPR[0] = 0xFFFFFFFF;\par
00052     NVIC->ICER[0] = 0xFFFFFFFF;\par
00053     \par
00054     MDR_SSP1->DMACR=0;\par
00055     MDR_SSP2->DMACR=0;\par
00056     MDR_SSP3->DMACR=0;\par
00057 {\cf21     #ifdef K1986VE3T}\par
00058     MDR_SSP4->DMACR=0;\par
00059 {\cf21     #endif}\par
00060     {\cf20 // \'D1\'E1\'F0\'EE\'F1\'E8\'F2\'FC \'E2\'F1\'E5 \'ED\'E0\'F1\'F2\'F0\'EE\'E9\'EA\'E8 DMA}\par
00061     DMA_DeInit();\par
00062 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB ebc.c\par \pard\plain 
{\tc\tcl2 \v ebc.c}
{\xe \v ebc.c}
{\bkmkstart AAAAAAAABL}
{\bkmkend AAAAAAAABL}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 EBC. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "ebc.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF ebc.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "ebc_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b ebc_gpio_config} ({\b ebc_devices} device)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA EBC \'E4\'EB\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'E8\'EB\'E8 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b ebc_init} ({\b ebc_devices} device)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 EBC \'E4\'EB\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'E8\'EB\'E8 \'CF\'C7\'D3 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 EBC. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v ebc_gpio_config\:ebc.c}
{\xe \v ebc.c\:ebc_gpio_config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void ebc_gpio_config ({\b ebc_devices}  {\i device})}}
\par
{\bkmkstart AAAAAAAABM}
{\bkmkend AAAAAAAABM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA EBC \'E4\'EB\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'E8\'EB\'E8 \'CF\'C7\'D3 }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00012 \{   \par
00013         {\cf20 // \'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EB\'E8\'ED\'E8\'E9 \'E2\'E2\'EE\'E4\'E0-\'E2\'FB\'E2\'EE\'E4\'E0 \'F1\'E8\'F1\'F2\'E5\'EC\'ED\'EE\'E9 \'F8\'E8\'ED\'FB}\par
00014         PORT_InitTypeDef ExtBusInitStruct;\par
00015         \par
00016         {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EF\'EE\'F0\'F2\'EE\'E2}\par
00017         RST_CLK_PCLKcmd(RST_CLK_PCLK_PORTA, ENABLE);\par
00018         RST_CLK_PCLKcmd(RST_CLK_PCLK_PORTB, ENABLE);\par
00019         RST_CLK_PCLKcmd(RST_CLK_PCLK_PORTC, ENABLE);\par
00020         RST_CLK_PCLKcmd(RST_CLK_PCLK_PORTD, ENABLE);\par
00021         RST_CLK_PCLKcmd(RST_CLK_PCLK_PORTE, ENABLE);\par
00022         RST_CLK_PCLKcmd(RST_CLK_PCLK_PORTF, ENABLE);    \par
00023 \par
00024         {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'EB\'E8\'ED\'E8\'E8 \'E4\'E0\'ED\'ED\'FB\'F5}\par
00025         {\cf19 if} (device == EBC_RAM)\par
00026         \{\par
00027             {\cf20 // 32-\'E1\'E8\'F2\'ED\'FB\'E9 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00028             ExtBusInitStruct.PORT_Pin = (PORT_Pin_0 | PORT_Pin_1 | PORT_Pin_2 | PORT_Pin_3 | PORT_Pin_4 | PORT_Pin_5 | PORT_Pin_6 | PORT_Pin_7 | PORT_Pin_8 | PORT_Pin_9 | PORT_Pin_10 | PORT_Pin_11 | PORT_Pin_12 | PORT_Pin_13 | PORT_Pin_14 | PORT_Pin_15);\par
00029         \}\par
00030         {\cf19 else} {\cf19 if} (device == EBC_ROM)\par
00031         \{\par
00032             {\cf20 // 8-\'E1\'E8\'F2\'ED\'FB\'E9 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00033             ExtBusInitStruct.PORT_Pin = (PORT_Pin_0 | PORT_Pin_1 | PORT_Pin_2 | PORT_Pin_3 | PORT_Pin_4 | PORT_Pin_5 | PORT_Pin_6 | PORT_Pin_7 );\par
00034         \}\par
00035         ExtBusInitStruct.PORT_FUNC = PORT_FUNC_MAIN;\par
00036         ExtBusInitStruct.PORT_MODE = PORT_MODE_DIGITAL;\par
00037         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_FAST;\par
00038 \par
00039         PORT_Init(MDR_PORTA, &ExtBusInitStruct);\par
00040 \par
00041         ExtBusInitStruct.PORT_Pin = (PORT_Pin_0 | PORT_Pin_1 | PORT_Pin_2 | PORT_Pin_3 | PORT_Pin_4 | PORT_Pin_5 | PORT_Pin_6 | PORT_Pin_7 | PORT_Pin_8 | PORT_Pin_9 | PORT_Pin_10 | PORT_Pin_11 | PORT_Pin_12 | PORT_Pin_13 | PORT_Pin_14 | PORT_Pin_15);\par
00042         {\cf19 if} (device == EBC_RAM)\par
00043         \{\par
00044             {\cf20 // 32-\'E1\'E8\'F2\'ED\'FB\'E9 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00045             ExtBusInitStruct.PORT_FUNC = PORT_FUNC_MAIN;\par
00046         \}\par
00047         {\cf19 else} {\cf19 if} (device == EBC_ROM)\par
00048         \{\par
00049             {\cf20 // 8-\'E1\'E8\'F2\'ED\'FB\'E9 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00050             ExtBusInitStruct.PORT_FUNC = PORT_FUNC_PORT;\par
00051         \}\par
00052         ExtBusInitStruct.PORT_MODE = PORT_MODE_DIGITAL;\par
00053         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_FAST;\par
00054 \par
00055         PORT_Init(MDR_PORTB, &ExtBusInitStruct);\par
00056         \par
00057         {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF OE, WE}\par
00058         ExtBusInitStruct.PORT_Pin = (PORT_Pin_0 | PORT_Pin_1);\par
00059         ExtBusInitStruct.PORT_FUNC = PORT_FUNC_MAIN;\par
00060         ExtBusInitStruct.PORT_MODE = PORT_MODE_DIGITAL;\par
00061         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_FAST;\par
00062 \par
00063         PORT_Init(MDR_PORTC, &ExtBusInitStruct);\par
00064         \par
00065         {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF BE3, BE2, BE1, BE0}\par
00066         ExtBusInitStruct.PORT_Pin = ( PORT_Pin_9 | PORT_Pin_10 | PORT_Pin_11 | PORT_Pin_12 );\par
00067         ExtBusInitStruct.PORT_FUNC = PORT_FUNC_ALTER;\par
00068         ExtBusInitStruct.PORT_MODE = PORT_MODE_DIGITAL;\par
00069         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_FAST;\par
00070 \par
00071         PORT_Init(MDR_PORTC, &ExtBusInitStruct);\par
00072 \par
00073         {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'EB\'E8\'ED\'E8\'E8 \'E0\'E4\'F0\'E5\'F1\'E0}\par
00074         {\cf19 if} (device == EBC_RAM)\par
00075         \{\par
00076             {\cf20 // \'D1\'E4\'E2\'E8\'E3 \'E0\'E4\'F0\'E5\'F1\'EE\'E2 A2->A0}\par
00077             ExtBusInitStruct.PORT_Pin = (PORT_Pin_5 | PORT_Pin_6 | PORT_Pin_7 | PORT_Pin_8 | PORT_Pin_9 | PORT_Pin_10 | PORT_Pin_11 | PORT_Pin_12 | PORT_Pin_13 | PORT_Pin_14 | PORT_Pin_15);\par
00078         \}\par
00079         {\cf19 else} {\cf19 if} (device == EBC_ROM)\par
00080         \{\par
00081             {\cf20 // \'CD\'E5\'F2 \'F1\'E4\'E2\'E8\'E3\'E0 \'E0\'E4\'F0\'E5\'F1\'EE\'E2 A0->A0}\par
00082             ExtBusInitStruct.PORT_Pin = (PORT_Pin_3 | PORT_Pin_4 | PORT_Pin_5 | PORT_Pin_6 | PORT_Pin_7 | PORT_Pin_8 | PORT_Pin_9 | PORT_Pin_10 | PORT_Pin_11 | PORT_Pin_12 | PORT_Pin_13 | PORT_Pin_14 | PORT_Pin_15);\par
00083         \}\par
00084         ExtBusInitStruct.PORT_FUNC  = PORT_FUNC_ALTER;\par
00085         ExtBusInitStruct.PORT_MODE  = PORT_MODE_DIGITAL;\par
00086         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_FAST;\par
00087 \par
00088         PORT_Init(MDR_PORTF, &ExtBusInitStruct);\par
00089 \par
00090         {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'EB\'E8\'ED\'E8\'E8 \'E0\'E4\'F0\'E5\'F1\'E0 A13}\par
00091         ExtBusInitStruct.PORT_Pin = PORT_Pin_15;\par
00092         ExtBusInitStruct.PORT_FUNC = PORT_FUNC_ALTER;\par
00093         ExtBusInitStruct.PORT_MODE = PORT_MODE_DIGITAL;\par
00094         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_FAST;\par
00095 \par
00096         PORT_Init(MDR_PORTD, &ExtBusInitStruct);\par
00097 \par
00098         {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF \'EB\'E8\'ED\'E8\'E8 \'E0\'E4\'F0\'E5\'F1\'E0 A14-A19}\par
00099         ExtBusInitStruct.PORT_Pin = (PORT_Pin_0 | PORT_Pin_1 | PORT_Pin_2 | PORT_Pin_3 | PORT_Pin_4 | PORT_Pin_5);\par
00100         ExtBusInitStruct.PORT_FUNC = PORT_FUNC_ALTER;\par
00101         ExtBusInitStruct.PORT_MODE = PORT_MODE_DIGITAL;\par
00102         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_FAST;\par
00103 \par
00104         PORT_Init(MDR_PORTE, &ExtBusInitStruct);\par
00105 \par
00106         {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF CS1-PE7(A21) \'E8 CS0-PE6(A20)(\'CD\'EE\'E6\'EA\'E8 \'E2\'FB\'E1\'EE\'F0\'E0 \'CE\'C7\'D3)}\par
00107         ExtBusInitStruct.PORT_Pin = (PORT_Pin_7 | PORT_Pin_6);\par
00108         ExtBusInitStruct.PORT_FUNC = PORT_FUNC_ALTER;\par
00109         ExtBusInitStruct.PORT_MODE = PORT_MODE_DIGITAL;\par
00110         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_FAST;\par
00111 \par
00112         PORT_Init(MDR_PORTE, &ExtBusInitStruct);\par
00113         \par
00114         {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF CS2-PE8(A22)(\'CD\'EE\'E6\'EA\'E0 \'E2\'FB\'E1\'EE\'F0\'E0 \'CF\'C7\'D3)*/}\par
00115         ExtBusInitStruct.PORT_Pin = PORT_Pin_8;\par
00116         ExtBusInitStruct.PORT_OE  = PORT_OE_OUT;\par
00117         ExtBusInitStruct.PORT_FUNC = PORT_FUNC_ALTER;\par
00118         ExtBusInitStruct.PORT_MODE = PORT_MODE_DIGITAL;\par
00119         ExtBusInitStruct.PORT_PD = PORT_PD_DRIVER;\par
00120         ExtBusInitStruct.PORT_SPEED = PORT_SPEED_SLOW;\par
00121         ExtBusInitStruct.PORT_GFEN = PORT_GFEN_OFF;\par
00122         ExtBusInitStruct.PORT_PULL_UP = PORT_PULL_UP_OFF;\par
00123         ExtBusInitStruct.PORT_PULL_DOWN = PORT_PULL_DOWN_OFF;\par
00124 \par
00125         PORT_Init(MDR_PORTE, &ExtBusInitStruct);\par
00126 \}\par
}
}
{\xe \v ebc_init\:ebc.c}
{\xe \v ebc.c\:ebc_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void ebc_init ({\b ebc_devices}  {\i device})}}
\par
{\bkmkstart AAAAAAAABN}
{\bkmkend AAAAAAAABN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 EBC \'E4\'EB\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'E8\'EB\'E8 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i device} \cell }{0-RAM, 1-ROM \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00131  \{\par
00132         ebc_gpio_config(device);\par
00133     \par
00134         EBC_InitTypeDef EBC_InitStruct;\par
00135     EBC_MemRegionInitTypeDef EBC_MemRegionInitStruct;\par
00136 \par
00137     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF EBC}\par
00138     RST_CLK_PCLKcmd(RST_CLK_PCLK_EBC, ENABLE);\par
00139 \par
00140     EBC_StructInit(&EBC_InitStruct);\par
00141     \par
00142         {\cf19 if} (device == EBC_RAM)\par
00143         \{\par
00144             EBC_InitStruct.EBC_Mode = EBC_MODE_RAM;\par
00145         \}\par
00146         {\cf19 else} {\cf19 if} (device == EBC_ROM)\par
00147         \{\par
00148             EBC_InitStruct.EBC_Mode = EBC_MODE_ROM;\par
00149         \}\par
00150 \par
00151     EBC_Init(&EBC_InitStruct);\par
00152         \par
00153         MDR_EBC->CONTROL = 0x00008001;\par
00154         {\cf19 if} (device == EBC_RAM)\par
00155         \{\par
00156             MDR_EBC->CONTROL &= ~(1<<5); {\cf20 // 32-\'E1\'E8\'F2\'ED\'FB\'E9 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00157         \}\par
00158         {\cf19 else} {\cf19 if} (device == EBC_ROM)\par
00159         \{\par
00160             MDR_EBC->CONTROL |= (1<<5);{\cf20 // 8-\'E1\'E8\'F2\'ED\'FB\'E9 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00161         \}\par
00162 \par
00163     EBC_MemRegionStructInit(&EBC_MemRegionInitStruct);\par
00164     EBC_MemRegionInitStruct.WS_Setup    = 3;\par
00165     EBC_MemRegionInitStruct.WS_Active   = 9;\par
00166     EBC_MemRegionInitStruct.WS_Hold     = 3;\par
00167     EBC_MemRegionInitStruct.Enable_Tune = ENABLE;\par
00168     \par
00169     EBC_MemRegionInit(&EBC_MemRegionInitStruct, EBC_MEM_REGION_50000000);\par
00170 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB ebc.h\par \pard\plain 
{\tc\tcl2 \v ebc.h}
{\xe \v ebc.h}
{\bkmkstart AAAAAAAABO}
{\bkmkend AAAAAAAABO}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 EBC (\'EA\'EE\'ED\'F2\'F0\'EE\'EB\'EB\'E5\'F0 \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'F1\'E8\'F1\'F2\'E5\'EC\'ED\'EE\'E9 \'F8\'E8\'ED\'FB) }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF ebc.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "ebc_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "ebc_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef enum {\b devices} {\b ebc_devices}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF\'FB \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2 \'E4\'EB\'FF \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'EF\'EE EBC. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b devices} \{ {\b EBC_RAM}, 
{\b EBC_ROM}
 \}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF\'FB \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2 \'E4\'EB\'FF \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'EF\'EE EBC. }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b ebc_init} ({\b ebc_devices} device)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 EBC \'E4\'EB\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'E8\'EB\'E8 \'CF\'C7\'D3 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 EBC (\'EA\'EE\'ED\'F2\'F0\'EE\'EB\'EB\'E5\'F0 \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'F1\'E8\'F1\'F2\'E5\'EC\'ED\'EE\'E9 \'F8\'E8\'ED\'FB) \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v ebc_devices\:ebc.h}
{\xe \v ebc.h\:ebc_devices}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef enum {\b devices} {\b ebc_devices}}}
\par
{\bkmkstart AAAAAAAABP}
{\bkmkend AAAAAAAABP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF\'FB \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2 \'E4\'EB\'FF \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'EF\'EE EBC. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF\par
\pard\plain 
{\xe \v devices\:ebc.h}
{\xe \v ebc.h\:devices}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b devices}}}
\par
{\bkmkstart AAAAAAAABQ}
{\bkmkend AAAAAAAABQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF\'FB \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2 \'E4\'EB\'FF \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'EF\'EE EBC. }}\par
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'DD\'EB\'E5\'EC\'E5\'ED\'F2\'FB \'EF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'E9:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v EBC_RAM\:ebc.h}
{\xe \v ebc.h\:EBC_RAM}
{\qr EBC_RAM{\bkmkstart AAAAAAAABR}
{\bkmkend AAAAAAAABR}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
RAM. \par
}\cell }{\row }
{\xe \v EBC_ROM\:ebc.h}
{\xe \v ebc.h\:EBC_ROM}
{\qr EBC_ROM{\bkmkstart AAAAAAAABS}
{\bkmkend AAAAAAAABS}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
ROM. \par
}\cell }{\row }
}
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00016 \{\par
00017     EBC_RAM,        \par
00018     EBC_ROM         \par
00019 \} ebc_devices;\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v ebc_init\:ebc.h}
{\xe \v ebc.h\:ebc_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void ebc_init ({\b ebc_devices}  {\i device})}}
\par
{\bkmkstart AAAAAAAABT}
{\bkmkend AAAAAAAABT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 EBC \'E4\'EB\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'E8\'EB\'E8 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i device} \cell }{0-RAM, 1-ROM \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00131  \{\par
00132         ebc_gpio_config(device);\par
00133     \par
00134         EBC_InitTypeDef EBC_InitStruct;\par
00135     EBC_MemRegionInitTypeDef EBC_MemRegionInitStruct;\par
00136 \par
00137     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF EBC}\par
00138     RST_CLK_PCLKcmd(RST_CLK_PCLK_EBC, ENABLE);\par
00139 \par
00140     EBC_StructInit(&EBC_InitStruct);\par
00141     \par
00142         {\cf19 if} (device == EBC_RAM)\par
00143         \{\par
00144             EBC_InitStruct.EBC_Mode = EBC_MODE_RAM;\par
00145         \}\par
00146         {\cf19 else} {\cf19 if} (device == EBC_ROM)\par
00147         \{\par
00148             EBC_InitStruct.EBC_Mode = EBC_MODE_ROM;\par
00149         \}\par
00150 \par
00151     EBC_Init(&EBC_InitStruct);\par
00152         \par
00153         MDR_EBC->CONTROL = 0x00008001;\par
00154         {\cf19 if} (device == EBC_RAM)\par
00155         \{\par
00156             MDR_EBC->CONTROL &= ~(1<<5); {\cf20 // 32-\'E1\'E8\'F2\'ED\'FB\'E9 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00157         \}\par
00158         {\cf19 else} {\cf19 if} (device == EBC_ROM)\par
00159         \{\par
00160             MDR_EBC->CONTROL |= (1<<5);{\cf20 // 8-\'E1\'E8\'F2\'ED\'FB\'E9 \'F0\'E5\'E6\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00161         \}\par
00162 \par
00163     EBC_MemRegionStructInit(&EBC_MemRegionInitStruct);\par
00164     EBC_MemRegionInitStruct.WS_Setup    = 3;\par
00165     EBC_MemRegionInitStruct.WS_Active   = 9;\par
00166     EBC_MemRegionInitStruct.WS_Hold     = 3;\par
00167     EBC_MemRegionInitStruct.Enable_Tune = ENABLE;\par
00168     \par
00169     EBC_MemRegionInit(&EBC_MemRegionInitStruct, EBC_MEM_REGION_50000000);\par
00170 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB external_ram.c\par \pard\plain 
{\tc\tcl2 \v external_ram.c}
{\xe \v external_ram.c}
{\bkmkstart AAAAAAAABU}
{\bkmkend AAAAAAAABU}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "external_ram.h"}\par
{\f2 #include "ebc.h"}\par
{\f2 #include <string.h>}\par
{\f2 #include <math.h>}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF external_ram.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "external__ram_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b init_external_ram_space} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b find_max_halfword} (uint16_t *array, uint32_t array_size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E0\'F5\'EE\'E4\'E8\'F2 \'EC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'FB\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'EC\'E0\'F1\'F1\'E8\'E2\'E0 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b ram_data} * {\b ram_space_pointer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b rom_data} * {\b rom_space_pointer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b polyn_ch_consts} [{\b MAX_CHANEL_NUMBER}][7]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'FB \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'EE\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v find_max_halfword\:external_ram.c}
{\xe \v external_ram.c\:find_max_halfword}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t find_max_halfword (uint16_t *  {\i array}, uint32_t  {\i array_size})}}
\par
{\bkmkstart AAAAAAAABV}
{\bkmkend AAAAAAAABV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E0\'F5\'EE\'E4\'E8\'F2 \'EC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'FB\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'EC\'E0\'F1\'F1\'E8\'E2\'E0 }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00147 \{\par
00148     uint16_t result = 0;\par
00149     uint16_t next_item;\par
00150     \par
00151     {\cf19 for} ({\cf18 int} i = 0; i < array_size; i++)\par
00152     \{\par
00153         memcpy(&next_item, (uint16_t*)(array + i*{\cf17 sizeof}(result)), {\cf17 sizeof}(result));\par
00154         {\cf19 if} (next_item > result)\par
00155         \{\par
00156             result = next_item;\par
00157         \}\par
00158     \}\par
00159     \par
00160     {\cf19 return} result;\par
00161 \}\par
}
}
{\xe \v init_external_ram_space\:external_ram.c}
{\xe \v external_ram.c\:init_external_ram_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void init_external_ram_space (void )}}
\par
{\bkmkstart AAAAAAAABW}
{\bkmkend AAAAAAAABW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EE\'E1\'EB\'E0\'F1\'F2\'E8 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00036 \{\par
00037     ram_space_pointer = (ram_data*)EXT_RAM_START_ADDR;\par
00038     rom_space_pointer = (rom_data*)EXT_ROM_START_ADDR;\par
00039     \par
00040     ram_start_struct* start_struct_ptr = &ram_space_pointer->start_struct;\par
00041     common_ram_registers* common_ram_reg_ptr = &ram_space_pointer->common_ram_register_space;\par
00042     mpa_rom_registers* mpa_rom_reg_ptr = &ram_space_pointer->mpa_ram_register_space.AI_RomRegs;\par
00043     common_rom_registers* common_rom_reg_ptr = &ram_space_pointer->common_ram_register_space.PLC_CommonRomRegs;\par
00044     \par
00045     {\cf20 // \'CF\'E5\'F0\'E2\'E8\'F7\'ED\'E0\'FF \'EE\'F7\'E8\'F1\'F2\'EA\'E0 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'EC\'EE\'E3\'EE \'EA\'F3\'F1\'EA\'E0 \'EF\'E0\'EC\'FF\'F2\'E8 \'CE\'C7\'D3}\par
00046     memset(ram_space_pointer, 0, {\cf17 sizeof}(ram_data));\par
00047     \par
00048     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'EB\'E5\'E6\'E8\'F2 \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3}\par
00049     start_struct_ptr->length = START_STRUCT_LENGTH;\par
00050     start_struct_ptr->text_info = START_STRUCT_TEXT_INFO_ADDR;\par
00051     start_struct_ptr->flag_change_struct = START_STRUCT_CHANGE_FLAG;\par
00052     start_struct_ptr->number_of_ranges = START_STRUCT_NUMBER_OF_RANGES;\par
00053     start_struct_ptr->ranges_in_start_struct[0].range_type = START_STRUCT_RANGE0_TYPE;\par
00054     start_struct_ptr->ranges_in_start_struct[0].start_channel_num = START_STRUCT_RANGE0_START_CH_NUM;\par
00055     start_struct_ptr->ranges_in_start_struct[0].address = START_STRUCT_RANGE0_ADDR;\par
00056     start_struct_ptr->ranges_in_start_struct[0].size = START_STRUCT_RANGE0_SIZE;\par
00057     start_struct_ptr->ranges_in_start_struct[1].range_type = START_STRUCT_RANGE1_TYPE;\par
00058     start_struct_ptr->ranges_in_start_struct[1].start_channel_num = START_STRUCT_RANGE1_START_CH_NUM;\par
00059     start_struct_ptr->ranges_in_start_struct[1].address = START_STRUCT_RANGE1_ADDR;\par
00060     start_struct_ptr->ranges_in_start_struct[1].size = START_STRUCT_RANGE1_SIZE;\par
00061     start_struct_ptr->ranges_in_start_struct[2].range_type = START_STRUCT_RANGE2_TYPE;\par
00062     start_struct_ptr->ranges_in_start_struct[2].start_channel_num = START_STRUCT_RANGE2_START_CH_NUM;\par
00063     start_struct_ptr->ranges_in_start_struct[2].address = START_STRUCT_RANGE2_ADDR;\par
00064     start_struct_ptr->ranges_in_start_struct[2].size = START_STRUCT_RANGE2_SIZE;\par
00065     \par
00066     {\cf20 // \'CA\'EB\'E0\'E4\'E5\'EC \'EA\'E0\'F0\'F2\'F3 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'EF\'EE \'E0\'E4\'F0\'E5\'F1\'F3 200 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'CE\'C7\'D3 \'E8 \'E8\'ED\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'EC \'E5\'E5}\par
00067     {\cf20 // \'CA\'EB\'E0\'E4\'E5\'EC \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'FE\'F2\'F1\'FF \'E2 \'CF\'CE}\par
00068     common_ram_reg_ptr->PLC_SoftVer.revision = PLC_SOFT_VER_REVISION;\par
00069     common_ram_reg_ptr->PLC_SoftVer.modification = PLC_SOFT_VER_MODIFICATION;\par
00070     common_ram_reg_ptr->PLC_SoftVer.type = PLC_SOFT_VER_TYPE;\par
00071     common_ram_reg_ptr->PLC_SoftVer.soft_ver = PLC_SOFT_VER_SOFT_VER;\par
00072     common_ram_reg_ptr->PLC_SoftVer.add_info = PLC_SOFT_VER_ADD_INFO;\par
00073     common_ram_reg_ptr->PLC_SoftVer.develop = PLC_SOFT_VER_DEVELOP;\par
00074     common_ram_reg_ptr->PLC_PMAddr.module_addr = PLC_PM_MODULE_ADDR;\par
00075     common_ram_reg_ptr->PLC_PMAddr.chassis_addr = PLC_PM_CHASSIS_ADDR;\par
00076     common_ram_reg_ptr->PLC_Config.main_switch = PLC_CONFIG_MAIN_SWITCH;\par
00077     common_ram_reg_ptr->PLC_Config.add_switch_1 = PLC_CONFIG_ADD_SWITCH1;\par
00078     common_ram_reg_ptr->PLC_Config.add_switch_2 = PLC_CONFIG_ADD_SWITCH2;\par
00079     common_ram_reg_ptr->PLC_Config.reserv = PLC_CONFIG_RESERV;\par
00080     common_ram_reg_ptr->PLC_CM_State = PLC_CM_NOT_INIT;\par
00081     \par
00082     {\cf20 // \'CA\'EB\'E0\'E4\'E5\'EC \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E1\'E5\'F0\'F3\'F2\'F1\'FF \'E8\'E7 \'CF\'C7\'D3}\par
00083     {\cf20 // \'C5\'F1\'EB\'E8 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E5 \'CF\'C7\'D3 (\'E2 \'EE\'E1\'F9\'E5\'EC \'F2\'EE \'EA\'E0\'EA \'E8 \'E4\'EE\'EB\'E6\'ED\'EE \'E1\'FB\'F2\'FC) \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'E5 \'E8\'E7 \'CF\'C7\'D3 \'E2 \'CE\'C7\'D3}\par
00084 {\cf21     #ifdef ROM_IS_USED}\par
00085         common_rom_registers    common_regs;\par
00086         mpa_rom_registers           mpa_regs;\par
00087         \par
00088         ebc_init(EBC_ROM);\par
00089         memcpy(&common_regs, &rom_space_pointer->common_rom_registers_space, {\cf17 sizeof}(common_regs));\par
00090         memcpy(&mpa_regs, &rom_space_pointer->mpa_rom_registers_space, {\cf17 sizeof}(mpa_regs));\par
00091         ebc_init(EBC_RAM);\par
00092 \par
00093         memcpy(&ram_space_pointer->common_ram_register_space.PLC_CommonRomRegs, &common_regs, {\cf17 sizeof}(common_regs));\par
00094         memcpy(&ram_space_pointer->mpa_ram_register_space.AI_RomRegs, &mpa_regs, {\cf17 sizeof}(mpa_regs));\par
00095 {\cf21     #endif}\par
00096 {\cf21     #ifndef ROM_IS_USED}\par
00097         {\cf20 // \'C5\'F1\'EB\'E8 \'ED\'E5 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E5 \'CF\'C7\'D3, \'F2\'EE \'F1\'E0\'EC\'EE\'F1\'F2\'EE\'FF\'F2\'E5\'EB\'FC\'ED\'EE \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'EC \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'E2 \'CE\'C7\'D3 (\'E4\'E0\'ED\'ED\'FB\'E9 \'E2\'E0\'F0\'E8\'E0\'ED\'F2 \'E2\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E9 \'E8 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF \'EA\'EE\'E3\'E4\'E0 \'ED\'E5\'F2 \'F0\'E0\'E1\'EE\'F7\'E5\'E9 \'CF\'C7\'D3)}\par
00098         {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2}\par
00099         strncpy(&common_rom_reg_ptr->PLC_DeviceInfo,DEV_INFO,{\cf17 sizeof}(DEV_INFO)); \par
00100         common_rom_reg_ptr->PLC_DeviceType.revision = REVISION;\par
00101         common_rom_reg_ptr->PLC_DeviceType.modification = MODIFICATION;\par
00102         common_rom_reg_ptr->PLC_DeviceType.type = MPA;\par
00103         common_rom_reg_ptr->PLC_DeviceType.batch = DEV_TYPE;\par
00104         common_rom_reg_ptr->PLC_DeviceType.reserv = DEV_TYPE_RESERV;\par
00105         common_rom_reg_ptr->PLC_SerialNumber = SERIAL_NUMBER;\par
00106         common_rom_reg_ptr->PLC_TimeoutForDefect_B1 = TIMEOUT_FOR_DEFECT_B1;\par
00107         common_rom_reg_ptr->PLC_TimeoutForDefect_B2 = TIMEOUT_FOR_DEFECT_B2;\par
00108         common_rom_reg_ptr->PLC_NumCrcErrorsForDefect_B1 = NUM_CRC_ERRORS_FOR_DEFECT_B1;\par
00109         common_rom_reg_ptr->PLC_NumCrcErrorsForDefect_B2 = NUM_CRC_ERRORS_FOR_DEFECT_B2;\par
00110         common_rom_reg_ptr->PLC_TimeToRepair = TIME_TO_REPAIR;\par
00111         common_rom_reg_ptr->PLC_TimeSoloWork = TIME_SOLO_WORK;\par
00112         common_rom_reg_ptr->PLC_DualControl = DUAL_CONTROL;\par
00113         memset(&common_rom_reg_ptr->Reserv_2, 0, {\cf17 sizeof}(common_rom_reg_ptr->Reserv_2));\par
00114         \par
00115         {\cf20 // \'C8\'ED\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0}\par
00116         {\cf19 for} (uint8_t i = 0; i < MAX_CHANEL_NUMBER; i++)\par
00117         \{\par
00118             RESET_BIT(i, mpa_rom_reg_ptr->AI_OperMode.adc_chs_mode);\par
00119             mpa_rom_reg_ptr->AI_NumForAverag[i] = NUM_FOR_AVERAGE;\par
00120             mpa_rom_reg_ptr->AI_MinCodeADC[i] = MIN_CODE_ADC;\par
00121             mpa_rom_reg_ptr->AI_MaxCodeADC[i] = MAX_CODE_ADC;\par
00122             {\cf20 // \'D2\'E0\'EA\'E8\'E5 \'E7\'ED\'E0\'F7\'E5\'ED\'E8\'FF \'EA\'EE\'FD\'F4. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'EE\'E2 \'F2\'EE\'EB\'FC\'EA\'EE \'E4\'EB\'FF \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'FF 0-10\'C2}\par
00123             mpa_rom_reg_ptr->AI_PolynConst0[i] = polyn_ch_consts[i][0];\par
00124             mpa_rom_reg_ptr->AI_PolynConst1[i] = polyn_ch_consts[i][1];\par
00125             mpa_rom_reg_ptr->AI_PolynConst2[i] = polyn_ch_consts[i][2];\par
00126             mpa_rom_reg_ptr->AI_PolynConst3[i] = polyn_ch_consts[i][3];\par
00127             mpa_rom_reg_ptr->AI_PolynConst4[i] = polyn_ch_consts[i][4];\par
00128             mpa_rom_reg_ptr->AI_PolynConst5[i] = polyn_ch_consts[i][5];\par
00129             mpa_rom_reg_ptr->AI_PolynConst6[i] = polyn_ch_consts[i][6];\par
00130             mpa_rom_reg_ptr->AI_MetrologDat[i] = METROLOG_DAT;\par
00131         \}\par
00132         memset(mpa_rom_reg_ptr->AI_MetrologDat, 0, {\cf17 sizeof}(mpa_rom_reg_ptr->AI_MetrologDat));\par
00133         memset(mpa_rom_reg_ptr->Reserv_4, 0, {\cf17 sizeof}(mpa_rom_reg_ptr->Reserv_4));\par
00134         memset(mpa_rom_reg_ptr->Reserv_5, 0, {\cf17 sizeof}(mpa_rom_reg_ptr->Reserv_5));\par
00135 {\cf21     #endif}\par
00136     \par
00137     {\cf20 // \'C7\'E0\'EF\'EE\'EB\'FF\'ED\'E5\'EC \'F2\'E0\'E1\'EB\'E8\'F6\'F3 CRC32}\par
00138     fill_crc32_table();\par
00139 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v polyn_ch_consts\:external_ram.c}
{\xe \v external_ram.c\:polyn_ch_consts}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float polyn_ch_consts[{\b MAX_CHANEL_NUMBER}][7]}}
\par
{\bkmkstart AAAAAAAABX}
{\bkmkend AAAAAAAABX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F2\'EE\'F0}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = \{\par
    \{4.94072982f, 0.00015744f,  0.0f, 0.0f, 0.0f, 0.0f, 0.0f\},\par
    \{4.92697692f, 0.00015771f,  0.0f, 0.0f, 0.0f, 0.0f, 0.0f\},\par
    \{0.0f,              0.0f,               0.0f, 0.0f, 0.0f, 0.0f, 0.0f\},\par
    \{0.0f,              0.0f,               0.0f, 0.0f, 0.0f, 0.0f, 0.0f\},\par
    \{0.0f,              0.0f,               0.0f, 0.0f, 0.0f, 0.0f, 0.0f\},\par
    \{0.0f,              0.0f,               0.0f, 0.0f, 0.0f, 0.0f, 0.0f\},\par
    \{0.0f,              0.0f,               0.0f, 0.0f, 0.0f, 0.0f, 0.0f\}   \par
\}\par
}
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'FB \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'EE\'E2 }}\par
}
{\xe \v ram_space_pointer\:external_ram.c}
{\xe \v external_ram.c\:ram_space_pointer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b ram_data}* ram_space_pointer{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABY}
{\bkmkend AAAAAAAABY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CE\'C7\'D3 }}\par
}
{\xe \v rom_space_pointer\:external_ram.c}
{\xe \v external_ram.c\:rom_space_pointer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b rom_data}* rom_space_pointer{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAABZ}
{\bkmkend AAAAAAAABZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CF\'C7\'D3 }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB external_ram.h\par \pard\plain 
{\tc\tcl2 \v external_ram.h}
{\xe \v external_ram.h}
{\bkmkstart AAAAAAAACA}
{\bkmkend AAAAAAAACA}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
{\f2 #include "rs422_protocol.h"}\par
{\f2 #include "spi.h"}\par
{\f2 #include "external_rom.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF external_ram.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "external__ram_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "external__ram_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b plc_sof_ver_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E2\'E5\'F0\'F1\'E8\'FF \'CF\'CE }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b device_address_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E0\'E4\'F0\'E5\'F1 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b config_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b power_failure_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'E8\'F2\'E0\'ED\'E8\'FF }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b bus_defect_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F8\'E8\'ED\'FB }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b self_diag_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b range_start_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'E4\'ED\'EE\'E3\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 \'E4\'EB\'FF \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b start_struct_ext_ram}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'EB\'E5\'E6\'E8\'F2 \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3 \'EB\'FE\'E1\'EE\'E3\'EE \'EC\'EE\'E4\'F3\'EB\'FF }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b common_register_space_ext_ram}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b mpa_register_space_ext_ram}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b service_byte_struct_pm}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'CF\'CC }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b service_byte_struct_um}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b ram_data_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b EXT_RAM_START_ADDR}\~ 0x50200000\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E8\'E7\'E8\'F7\'E5\'F1\'EA\'E8\'E9 \'E0\'E4\'F0\'E5\'F1 \'E2 \'EF\'E0\'EC\'FF\'F2\'E8 \'CC\'CA, \'F1 \'EA\'EE\'F2\'EE\'F0\'EE\'E9 \'ED\'E0\'F7\'E8\'ED\'E0\'E5\'F2\'F1\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'E5 \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RAM_REGISTER_SPACE_START_ADDR}\~ 200\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'E0\'E4\'F0\'E5\'F1 \'EA\'E0\'F0\'F2\'FB \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2 \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b TIMER_NUM}\~ 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \'E2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b TEST_BIT}(num,  value)\~ ((value>>num)&0x1)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'EF\'F0\'EE\'E2\'E5\'F0\'EA\'E8 \'E1\'E8\'F2\'E0 (0 \'E8\'EB\'E8 1) \'E2 \'E1\'E0\'E9\'F2\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b SET_BIT}(num,  value)\~ (value |= (1<<num))\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EA\'E8 \'E1\'E8\'F2\'E0 \'E2 \'E1\'E0\'E9\'F2\'E5 \'E2 1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RESET_BIT}(num,  value)\~ (value &= ~(1<<num))\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'F1\'E1\'F0\'EE\'F1\'E0 \'E1\'E8\'F2\'E0 \'E2 \'E1\'E0\'E9\'F2\'E5 \'E2 0. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_LENGTH}\~ 32\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EB\'E8\'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_TEXT_INFO_ADDR}\~ 332\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F1\'FB\'EB\'EA\'E0 \'ED\'E0 \'F2\'E5\'EA\'F1\'F2\'EE\'E2\'F3\'FE \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FE \'EE \'EC\'EE\'E4\'F3\'EB\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_CHANGE_FLAG}\~ 0\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'E8\'E7\'EC\'E5\'ED\'E5\'ED\'E8\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_NUMBER_OF_RANGES}\~ 3\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'EE\'E2 \'E2 \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE0_TYPE}\~ 0x0100\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (h) \'E8 \'F2\'E8\'EF \'EE\'EF\'E5\'F0\'E0\'F6\'E8\'E8 (l) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE0_START_CH_NUM}\~ 0x0000\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 (h) \'E8 \'ED\'EE\'EC\'E5\'F0 \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (l) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE0_ADDR}\~ 1874\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE0_SIZE}\~ 32\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E0\'E9\'F2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE1_TYPE}\~ 0x0400\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (h) \'E8 \'F2\'E8\'EF \'EE\'EF\'E5\'F0\'E0\'F6\'E8\'E8 (l) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE1_START_CH_NUM}\~ 0x0001\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 (h) \'E8 \'ED\'EE\'EC\'E5\'F0 \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (l) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE1_ADDR}\~ 254\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE1_SIZE}\~ 10\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E0\'E9\'F2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE2_TYPE}\~ 0x0500\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (h) \'E8 \'F2\'E8\'EF \'EE\'EF\'E5\'F0\'E0\'F6\'E8\'E8 (l) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE2_START_CH_NUM}\~ 0x0002\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 (h) \'E8 \'ED\'EE\'EC\'E5\'F0 \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (l) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE2_ADDR}\~ 1906\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b START_STRUCT_RANGE2_SIZE}\~ 8\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E0\'E9\'F2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_SOFT_VER_REVISION}\~ 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E2\'E8\'E7\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_SOFT_VER_MODIFICATION}\~ 2\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'E8\'F4\'E8\'EA\'E0\'F6\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_SOFT_VER_TYPE}\~ {\b MPA}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_SOFT_VER_SOFT_VER}\~ 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'F0\'F1\'E8\'FF \'CF\'CE }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_SOFT_VER_ADD_INFO}\~ 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'EF.\'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_SOFT_VER_DEVELOP}\~ 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1=\'CF\'CE \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'F0\'E0\'E7\'F0\'E0\'E1\'EE\'F2\'EA\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_PM_MODULE_ADDR}\~ {\b PM_DEV_ADDR}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'E0\'E4\'F0\'E5\'F1 \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_PM_CHASSIS_ADDR}\~ {\b PM_CHASSIS_ADDR}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'E0\'E4\'F0\'E5\'F1 \'F8\'E0\'F1\'F1\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CONFIG_MAIN_SWITCH}\~ 4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F1\'ED\'EE\'E2\'ED\'EE\'E9 \'F1\'E2\'E8\'F2\'F7 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CONFIG_ADD_SWITCH1}\~ 3\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1 \'C4\'EE\'EF \'F1\'E2\'E8\'F2\'F7 (\'EF\'F0\'E8 \'ED\'E0\'EB\'E8\'F7\'E8\'E8) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CONFIG_ADD_SWITCH2}\~ 2\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
2 \'C4\'EE\'EF \'F1\'E2\'E8\'F2\'F7 (\'EF\'F0\'E8 \'ED\'E0\'EB\'E8\'F7\'E8\'E8) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CONFIG_RESERV}\~ 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'F0\'E5\'E7\'E5\'F0\'E2 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef enum {\b type_of_module} {\b module_type}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF\'FB \'EC\'EE\'E4\'F3\'EB\'E5\'E9 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b plc_sof_ver_struct} {\b plc_soft_ver}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E2\'E5\'F0\'F1\'E8\'FF \'CF\'CE }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b device_address_struct} {\b device_address}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E0\'E4\'F0\'E5\'F1 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b config_struct} {\b device_config}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b power_failure_struct} {\b power_failure}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'E8\'F2\'E0\'ED\'E8\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b bus_defect_struct} {\b bus_defect}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F8\'E8\'ED\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b self_diag_struct} {\b self_diag}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b range_start_struct} {\b range}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'E4\'ED\'EE\'E3\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 \'E4\'EB\'FF \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b start_struct_ext_ram} {\b ram_start_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'EB\'E5\'E6\'E8\'F2 \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3 \'EB\'FE\'E1\'EE\'E3\'EE \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b common_register_space_ext_ram} {\b common_ram_registers}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b mpa_register_space_ext_ram} {\b mpa_ram_registers}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b service_byte_struct_pm} {\b service_struct_pm}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'CF\'CC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b service_byte_struct_um} {\b service_struct_um}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b ram_data_struct} {\b ram_data}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b type_of_module} \{ {\b MPD} = 1, 
{\b MVD}, 
{\b MVD_U}, 
{\b MPT}, 
{\b MVA}, 
{\b MPA}, 
{\b MPI_U}, 
{\b MSR}, 
{\b MPCH}, 
{\b MPPT}, 
{\b MPI}
 \}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF\'FB \'EC\'EE\'E4\'F3\'EB\'E5\'E9 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b init_external_ram_space} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v EXT_RAM_START_ADDR\:external_ram.h}
{\xe \v external_ram.h\:EXT_RAM_START_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define EXT_RAM_START_ADDR\~ 0x50200000}}
\par
{\bkmkstart AAAAAAAACB}
{\bkmkend AAAAAAAACB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E8\'E7\'E8\'F7\'E5\'F1\'EA\'E8\'E9 \'E0\'E4\'F0\'E5\'F1 \'E2 \'EF\'E0\'EC\'FF\'F2\'E8 \'CC\'CA, \'F1 \'EA\'EE\'F2\'EE\'F0\'EE\'E9 \'ED\'E0\'F7\'E8\'ED\'E0\'E5\'F2\'F1\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'E5 \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'CE\'C7\'D3 }}\par
}
{\xe \v PLC_CONFIG_ADD_SWITCH1\:external_ram.h}
{\xe \v external_ram.h\:PLC_CONFIG_ADD_SWITCH1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CONFIG_ADD_SWITCH1\~ 3}}
\par
{\bkmkstart AAAAAAAACC}
{\bkmkend AAAAAAAACC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1 \'C4\'EE\'EF \'F1\'E2\'E8\'F2\'F7 (\'EF\'F0\'E8 \'ED\'E0\'EB\'E8\'F7\'E8\'E8) }}\par
}
{\xe \v PLC_CONFIG_ADD_SWITCH2\:external_ram.h}
{\xe \v external_ram.h\:PLC_CONFIG_ADD_SWITCH2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CONFIG_ADD_SWITCH2\~ 2}}
\par
{\bkmkstart AAAAAAAACD}
{\bkmkend AAAAAAAACD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
2 \'C4\'EE\'EF \'F1\'E2\'E8\'F2\'F7 (\'EF\'F0\'E8 \'ED\'E0\'EB\'E8\'F7\'E8\'E8) }}\par
}
{\xe \v PLC_CONFIG_MAIN_SWITCH\:external_ram.h}
{\xe \v external_ram.h\:PLC_CONFIG_MAIN_SWITCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CONFIG_MAIN_SWITCH\~ 4}}
\par
{\bkmkstart AAAAAAAACE}
{\bkmkend AAAAAAAACE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F1\'ED\'EE\'E2\'ED\'EE\'E9 \'F1\'E2\'E8\'F2\'F7 }}\par
}
{\xe \v PLC_CONFIG_RESERV\:external_ram.h}
{\xe \v external_ram.h\:PLC_CONFIG_RESERV}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CONFIG_RESERV\~ 1}}
\par
{\bkmkstart AAAAAAAACF}
{\bkmkend AAAAAAAACF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'F0\'E5\'E7\'E5\'F0\'E2 }}\par
}
{\xe \v PLC_PM_CHASSIS_ADDR\:external_ram.h}
{\xe \v external_ram.h\:PLC_PM_CHASSIS_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_PM_CHASSIS_ADDR\~ {\b PM_CHASSIS_ADDR}}}
\par
{\bkmkstart AAAAAAAACG}
{\bkmkend AAAAAAAACG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'E0\'E4\'F0\'E5\'F1 \'F8\'E0\'F1\'F1\'E8 }}\par
}
{\xe \v PLC_PM_MODULE_ADDR\:external_ram.h}
{\xe \v external_ram.h\:PLC_PM_MODULE_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_PM_MODULE_ADDR\~ {\b PM_DEV_ADDR}}}
\par
{\bkmkstart AAAAAAAACH}
{\bkmkend AAAAAAAACH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'E0\'E4\'F0\'E5\'F1 \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v PLC_SOFT_VER_ADD_INFO\:external_ram.h}
{\xe \v external_ram.h\:PLC_SOFT_VER_ADD_INFO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_SOFT_VER_ADD_INFO\~ 4}}
\par
{\bkmkstart AAAAAAAACI}
{\bkmkend AAAAAAAACI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'EF.\'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FF }}\par
}
{\xe \v PLC_SOFT_VER_DEVELOP\:external_ram.h}
{\xe \v external_ram.h\:PLC_SOFT_VER_DEVELOP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_SOFT_VER_DEVELOP\~ 1}}
\par
{\bkmkstart AAAAAAAACJ}
{\bkmkend AAAAAAAACJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
1=\'CF\'CE \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'F0\'E0\'E7\'F0\'E0\'E1\'EE\'F2\'EA\'E8 }}\par
}
{\xe \v PLC_SOFT_VER_MODIFICATION\:external_ram.h}
{\xe \v external_ram.h\:PLC_SOFT_VER_MODIFICATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_SOFT_VER_MODIFICATION\~ 2}}
\par
{\bkmkstart AAAAAAAACK}
{\bkmkend AAAAAAAACK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'E8\'F4\'E8\'EA\'E0\'F6\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v PLC_SOFT_VER_REVISION\:external_ram.h}
{\xe \v external_ram.h\:PLC_SOFT_VER_REVISION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_SOFT_VER_REVISION\~ 1}}
\par
{\bkmkstart AAAAAAAACL}
{\bkmkend AAAAAAAACL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E2\'E8\'E7\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v PLC_SOFT_VER_SOFT_VER\:external_ram.h}
{\xe \v external_ram.h\:PLC_SOFT_VER_SOFT_VER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_SOFT_VER_SOFT_VER\~ 1}}
\par
{\bkmkstart AAAAAAAACM}
{\bkmkend AAAAAAAACM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'E5\'F0\'F1\'E8\'FF \'CF\'CE }}\par
}
{\xe \v PLC_SOFT_VER_TYPE\:external_ram.h}
{\xe \v external_ram.h\:PLC_SOFT_VER_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_SOFT_VER_TYPE\~ {\b MPA}}}
\par
{\bkmkstart AAAAAAAACN}
{\bkmkend AAAAAAAACN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v RAM_REGISTER_SPACE_START_ADDR\:external_ram.h}
{\xe \v external_ram.h\:RAM_REGISTER_SPACE_START_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RAM_REGISTER_SPACE_START_ADDR\~ 200}}
\par
{\bkmkstart AAAAAAAACO}
{\bkmkend AAAAAAAACO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'E0\'E4\'F0\'E5\'F1 \'EA\'E0\'F0\'F2\'FB \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2 \'CE\'C7\'D3 }}\par
}
{\xe \v RESET_BIT\:external_ram.h}
{\xe \v external_ram.h\:RESET_BIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RESET_BIT( num,  value)\~ (value &= ~(1<<num))}}
\par
{\bkmkstart AAAAAAAACP}
{\bkmkend AAAAAAAACP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'F1\'E1\'F0\'EE\'F1\'E0 \'E1\'E8\'F2\'E0 \'E2 \'E1\'E0\'E9\'F2\'E5 \'E2 0. }}\par
}
{\xe \v SET_BIT\:external_ram.h}
{\xe \v external_ram.h\:SET_BIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define SET_BIT( num,  value)\~ (value |= (1<<num))}}
\par
{\bkmkstart AAAAAAAACQ}
{\bkmkend AAAAAAAACQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EA\'E8 \'E1\'E8\'F2\'E0 \'E2 \'E1\'E0\'E9\'F2\'E5 \'E2 1. }}\par
}
{\xe \v START_STRUCT_CHANGE_FLAG\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_CHANGE_FLAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_CHANGE_FLAG\~ 0}}
\par
{\bkmkstart AAAAAAAACR}
{\bkmkend AAAAAAAACR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'EB\'E0\'E3 \'E8\'E7\'EC\'E5\'ED\'E5\'ED\'E8\'FF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }}\par
}
{\xe \v START_STRUCT_LENGTH\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_LENGTH\~ 32}}
\par
{\bkmkstart AAAAAAAACS}
{\bkmkend AAAAAAAACS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EB\'E8\'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }}\par
}
{\xe \v START_STRUCT_NUMBER_OF_RANGES\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_NUMBER_OF_RANGES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_NUMBER_OF_RANGES\~ 3}}
\par
{\bkmkstart AAAAAAAACT}
{\bkmkend AAAAAAAACT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'EE\'E2 \'E2 \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E5 }}\par
}
{\xe \v START_STRUCT_RANGE0_ADDR\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE0_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE0_ADDR\~ 1874}}
\par
{\bkmkstart AAAAAAAACU}
{\bkmkend AAAAAAAACU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 }}\par
}
{\xe \v START_STRUCT_RANGE0_SIZE\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE0_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE0_SIZE\~ 32}}
\par
{\bkmkstart AAAAAAAACV}
{\bkmkend AAAAAAAACV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E0\'E9\'F2 }}\par
}
{\xe \v START_STRUCT_RANGE0_START_CH_NUM\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE0_START_CH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE0_START_CH_NUM\~ 0x0000}}
\par
{\bkmkstart AAAAAAAACW}
{\bkmkend AAAAAAAACW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 (h) \'E8 \'ED\'EE\'EC\'E5\'F0 \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (l) }}\par
}
{\xe \v START_STRUCT_RANGE0_TYPE\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE0_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE0_TYPE\~ 0x0100}}
\par
{\bkmkstart AAAAAAAACX}
{\bkmkend AAAAAAAACX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (h) \'E8 \'F2\'E8\'EF \'EE\'EF\'E5\'F0\'E0\'F6\'E8\'E8 (l) }}\par
}
{\xe \v START_STRUCT_RANGE1_ADDR\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE1_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE1_ADDR\~ 254}}
\par
{\bkmkstart AAAAAAAACY}
{\bkmkend AAAAAAAACY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 }}\par
}
{\xe \v START_STRUCT_RANGE1_SIZE\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE1_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE1_SIZE\~ 10}}
\par
{\bkmkstart AAAAAAAACZ}
{\bkmkend AAAAAAAACZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E0\'E9\'F2 }}\par
}
{\xe \v START_STRUCT_RANGE1_START_CH_NUM\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE1_START_CH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE1_START_CH_NUM\~ 0x0001}}
\par
{\bkmkstart AAAAAAAADA}
{\bkmkend AAAAAAAADA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 (h) \'E8 \'ED\'EE\'EC\'E5\'F0 \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (l) }}\par
}
{\xe \v START_STRUCT_RANGE1_TYPE\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE1_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE1_TYPE\~ 0x0400}}
\par
{\bkmkstart AAAAAAAADB}
{\bkmkend AAAAAAAADB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (h) \'E8 \'F2\'E8\'EF \'EE\'EF\'E5\'F0\'E0\'F6\'E8\'E8 (l) }}\par
}
{\xe \v START_STRUCT_RANGE2_ADDR\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE2_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE2_ADDR\~ 1906}}
\par
{\bkmkstart AAAAAAAADC}
{\bkmkend AAAAAAAADC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 }}\par
}
{\xe \v START_STRUCT_RANGE2_SIZE\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE2_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE2_SIZE\~ 8}}
\par
{\bkmkstart AAAAAAAADD}
{\bkmkend AAAAAAAADD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'E1\'E0\'E9\'F2 }}\par
}
{\xe \v START_STRUCT_RANGE2_START_CH_NUM\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE2_START_CH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE2_START_CH_NUM\~ 0x0002}}
\par
{\bkmkstart AAAAAAAADE}
{\bkmkend AAAAAAAADE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'EA\'E0\'ED\'E0\'EB\'E0 (h) \'E8 \'ED\'EE\'EC\'E5\'F0 \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (l) }}\par
}
{\xe \v START_STRUCT_RANGE2_TYPE\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_RANGE2_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_RANGE2_TYPE\~ 0x0500}}
\par
{\bkmkstart AAAAAAAADF}
{\bkmkend AAAAAAAADF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 (h) \'E8 \'F2\'E8\'EF \'EE\'EF\'E5\'F0\'E0\'F6\'E8\'E8 (l) }}\par
}
{\xe \v START_STRUCT_TEXT_INFO_ADDR\:external_ram.h}
{\xe \v external_ram.h\:START_STRUCT_TEXT_INFO_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define START_STRUCT_TEXT_INFO_ADDR\~ 332}}
\par
{\bkmkstart AAAAAAAADG}
{\bkmkend AAAAAAAADG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F1\'FB\'EB\'EA\'E0 \'ED\'E0 \'F2\'E5\'EA\'F1\'F2\'EE\'E2\'F3\'FE \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FE \'EE \'EC\'EE\'E4\'F3\'EB\'E5 }}\par
}
{\xe \v TEST_BIT\:external_ram.h}
{\xe \v external_ram.h\:TEST_BIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define TEST_BIT( num,  value)\~ ((value>>num)&0x1)}}
\par
{\bkmkstart AAAAAAAADH}
{\bkmkend AAAAAAAADH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'EF\'F0\'EE\'E2\'E5\'F0\'EA\'E8 \'E1\'E8\'F2\'E0 (0 \'E8\'EB\'E8 1) \'E2 \'E1\'E0\'E9\'F2\'E5 }}\par
}
{\xe \v TIMER_NUM\:external_ram.h}
{\xe \v external_ram.h\:TIMER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define TIMER_NUM\~ 4}}
\par
{\bkmkstart AAAAAAAADI}
{\bkmkend AAAAAAAADI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \'E2 \'CC\'CA }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v bus_defect\:external_ram.h}
{\xe \v external_ram.h\:bus_defect}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b bus_defect_struct} {\b bus_defect}}}
\par
{\bkmkstart AAAAAAAADJ}
{\bkmkend AAAAAAAADJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F8\'E8\'ED\'FB }}\par
}
{\xe \v common_ram_registers\:external_ram.h}
{\xe \v external_ram.h\:common_ram_registers}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b common_register_space_ext_ram} {\b common_ram_registers}}}
\par
{\bkmkstart AAAAAAAADK}
{\bkmkend AAAAAAAADK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par
}
{\xe \v device_address\:external_ram.h}
{\xe \v external_ram.h\:device_address}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b device_address_struct} {\b device_address}}}
\par
{\bkmkstart AAAAAAAADL}
{\bkmkend AAAAAAAADL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E0\'E4\'F0\'E5\'F1 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
}
{\xe \v device_config\:external_ram.h}
{\xe \v external_ram.h\:device_config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b config_struct} {\b device_config}}}
\par
{\bkmkstart AAAAAAAADM}
{\bkmkend AAAAAAAADM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF }}\par
}
{\xe \v module_type\:external_ram.h}
{\xe \v external_ram.h\:module_type}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef enum {\b type_of_module} {\b module_type}}}
\par
{\bkmkstart AAAAAAAADN}
{\bkmkend AAAAAAAADN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF\'FB \'EC\'EE\'E4\'F3\'EB\'E5\'E9 }}\par
}
{\xe \v mpa_ram_registers\:external_ram.h}
{\xe \v external_ram.h\:mpa_ram_registers}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b mpa_register_space_ext_ram} {\b mpa_ram_registers}}}
\par
{\bkmkstart AAAAAAAADO}
{\bkmkend AAAAAAAADO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par
}
{\xe \v plc_soft_ver\:external_ram.h}
{\xe \v external_ram.h\:plc_soft_ver}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b plc_sof_ver_struct} {\b plc_soft_ver}}}
\par
{\bkmkstart AAAAAAAADP}
{\bkmkend AAAAAAAADP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'E2\'E5\'F0\'F1\'E8\'FF \'CF\'CE }}\par
}
{\xe \v power_failure\:external_ram.h}
{\xe \v external_ram.h\:power_failure}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b power_failure_struct} {\b power_failure}}}
\par
{\bkmkstart AAAAAAAADQ}
{\bkmkend AAAAAAAADQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'E8\'F2\'E0\'ED\'E8\'FF }}\par
}
{\xe \v ram_data\:external_ram.h}
{\xe \v external_ram.h\:ram_data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b ram_data_struct} {\b ram_data}}}
\par
{\bkmkstart AAAAAAAADR}
{\bkmkend AAAAAAAADR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 }}\par
}
{\xe \v ram_start_struct\:external_ram.h}
{\xe \v external_ram.h\:ram_start_struct}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b start_struct_ext_ram} {\b ram_start_struct}}}
\par
{\bkmkstart AAAAAAAADS}
{\bkmkend AAAAAAAADS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'EB\'E5\'E6\'E8\'F2 \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3 \'EB\'FE\'E1\'EE\'E3\'EE \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v range\:external_ram.h}
{\xe \v external_ram.h\:range}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b range_start_struct} {\b range}}}
\par
{\bkmkstart AAAAAAAADT}
{\bkmkend AAAAAAAADT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'E4\'ED\'EE\'E3\'EE \'E4\'E8\'E0\'EF\'E0\'E7\'EE\'ED\'E0 \'E4\'EB\'FF \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB }}\par
}
{\xe \v self_diag\:external_ram.h}
{\xe \v external_ram.h\:self_diag}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b self_diag_struct} {\b self_diag}}}
\par
{\bkmkstart AAAAAAAADU}
{\bkmkend AAAAAAAADU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E8 }}\par
}
{\xe \v service_struct_pm\:external_ram.h}
{\xe \v external_ram.h\:service_struct_pm}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b service_byte_struct_pm} {\b service_struct_pm}}}
\par
{\bkmkstart AAAAAAAADV}
{\bkmkend AAAAAAAADV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'CF\'CC }}\par
}
{\xe \v service_struct_um\:external_ram.h}
{\xe \v external_ram.h\:service_struct_um}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b service_byte_struct_um} {\b service_struct_um}}}
\par
{\bkmkstart AAAAAAAADW}
{\bkmkend AAAAAAAADW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF\par
\pard\plain 
{\xe \v type_of_module\:external_ram.h}
{\xe \v external_ram.h\:type_of_module}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b type_of_module}}}
\par
{\bkmkstart AAAAAAAADX}
{\bkmkend AAAAAAAADX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF\'FB \'EC\'EE\'E4\'F3\'EB\'E5\'E9 }}\par
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'DD\'EB\'E5\'EC\'E5\'ED\'F2\'FB \'EF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'E9:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v MPD\:external_ram.h}
{\xe \v external_ram.h\:MPD}
{\qr MPD{\bkmkstart AAAAAAAADY}
{\bkmkend AAAAAAAADY}
\cell }{\cell }{\row }
{\xe \v MVD\:external_ram.h}
{\xe \v external_ram.h\:MVD}
{\qr MVD{\bkmkstart AAAAAAAADZ}
{\bkmkend AAAAAAAADZ}
\cell }{\cell }{\row }
{\xe \v MVD_U\:external_ram.h}
{\xe \v external_ram.h\:MVD_U}
{\qr MVD_U{\bkmkstart AAAAAAAAEA}
{\bkmkend AAAAAAAAEA}
\cell }{\cell }{\row }
{\xe \v MPT\:external_ram.h}
{\xe \v external_ram.h\:MPT}
{\qr MPT{\bkmkstart AAAAAAAAEB}
{\bkmkend AAAAAAAAEB}
\cell }{\cell }{\row }
{\xe \v MVA\:external_ram.h}
{\xe \v external_ram.h\:MVA}
{\qr MVA{\bkmkstart AAAAAAAAEC}
{\bkmkend AAAAAAAAEC}
\cell }{\cell }{\row }
{\xe \v MPA\:external_ram.h}
{\xe \v external_ram.h\:MPA}
{\qr MPA{\bkmkstart AAAAAAAAED}
{\bkmkend AAAAAAAAED}
\cell }{\cell }{\row }
{\xe \v MPI_U\:external_ram.h}
{\xe \v external_ram.h\:MPI_U}
{\qr MPI_U{\bkmkstart AAAAAAAAEE}
{\bkmkend AAAAAAAAEE}
\cell }{\cell }{\row }
{\xe \v MSR\:external_ram.h}
{\xe \v external_ram.h\:MSR}
{\qr MSR{\bkmkstart AAAAAAAAEF}
{\bkmkend AAAAAAAAEF}
\cell }{\cell }{\row }
{\xe \v MPCH\:external_ram.h}
{\xe \v external_ram.h\:MPCH}
{\qr MPCH{\bkmkstart AAAAAAAAEG}
{\bkmkend AAAAAAAAEG}
\cell }{\cell }{\row }
{\xe \v MPPT\:external_ram.h}
{\xe \v external_ram.h\:MPPT}
{\qr MPPT{\bkmkstart AAAAAAAAEH}
{\bkmkend AAAAAAAAEH}
\cell }{\cell }{\row }
{\xe \v MPI\:external_ram.h}
{\xe \v external_ram.h\:MPI}
{\qr MPI{\bkmkstart AAAAAAAAEI}
{\bkmkend AAAAAAAAEI}
\cell }{\cell }{\row }
}
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00058 \{\par
00059     MPD = 1,                                                            \par
00060     MVD,                                                        \par
00061     MVD_U,                                                      \par
00062     MPT,                                                \par
00063     MVA,\par
00064     MPA,\par
00065     MPI_U,\par
00066     MSR,\par
00067     MPCH,\par
00068     MPPT,\par
00069     MPI\par
00070 \} module_type;\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v init_external_ram_space\:external_ram.h}
{\xe \v external_ram.h\:init_external_ram_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void init_external_ram_space (void )}}
\par
{\bkmkstart AAAAAAAAEJ}
{\bkmkend AAAAAAAAEJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EE\'E1\'EB\'E0\'F1\'F2\'E8 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00036 \{\par
00037     ram_space_pointer = (ram_data*)EXT_RAM_START_ADDR;\par
00038     rom_space_pointer = (rom_data*)EXT_ROM_START_ADDR;\par
00039     \par
00040     ram_start_struct* start_struct_ptr = &ram_space_pointer->start_struct;\par
00041     common_ram_registers* common_ram_reg_ptr = &ram_space_pointer->common_ram_register_space;\par
00042     mpa_rom_registers* mpa_rom_reg_ptr = &ram_space_pointer->mpa_ram_register_space.AI_RomRegs;\par
00043     common_rom_registers* common_rom_reg_ptr = &ram_space_pointer->common_ram_register_space.PLC_CommonRomRegs;\par
00044     \par
00045     {\cf20 // \'CF\'E5\'F0\'E2\'E8\'F7\'ED\'E0\'FF \'EE\'F7\'E8\'F1\'F2\'EA\'E0 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'EC\'EE\'E3\'EE \'EA\'F3\'F1\'EA\'E0 \'EF\'E0\'EC\'FF\'F2\'E8 \'CE\'C7\'D3}\par
00046     memset(ram_space_pointer, 0, {\cf17 sizeof}(ram_data));\par
00047     \par
00048     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB, \'EA\'EE\'F2\'EE\'F0\'E0\'FF \'EB\'E5\'E6\'E8\'F2 \'E2 \'ED\'E0\'F7\'E0\'EB\'E5 \'CE\'C7\'D3}\par
00049     start_struct_ptr->length = START_STRUCT_LENGTH;\par
00050     start_struct_ptr->text_info = START_STRUCT_TEXT_INFO_ADDR;\par
00051     start_struct_ptr->flag_change_struct = START_STRUCT_CHANGE_FLAG;\par
00052     start_struct_ptr->number_of_ranges = START_STRUCT_NUMBER_OF_RANGES;\par
00053     start_struct_ptr->ranges_in_start_struct[0].range_type = START_STRUCT_RANGE0_TYPE;\par
00054     start_struct_ptr->ranges_in_start_struct[0].start_channel_num = START_STRUCT_RANGE0_START_CH_NUM;\par
00055     start_struct_ptr->ranges_in_start_struct[0].address = START_STRUCT_RANGE0_ADDR;\par
00056     start_struct_ptr->ranges_in_start_struct[0].size = START_STRUCT_RANGE0_SIZE;\par
00057     start_struct_ptr->ranges_in_start_struct[1].range_type = START_STRUCT_RANGE1_TYPE;\par
00058     start_struct_ptr->ranges_in_start_struct[1].start_channel_num = START_STRUCT_RANGE1_START_CH_NUM;\par
00059     start_struct_ptr->ranges_in_start_struct[1].address = START_STRUCT_RANGE1_ADDR;\par
00060     start_struct_ptr->ranges_in_start_struct[1].size = START_STRUCT_RANGE1_SIZE;\par
00061     start_struct_ptr->ranges_in_start_struct[2].range_type = START_STRUCT_RANGE2_TYPE;\par
00062     start_struct_ptr->ranges_in_start_struct[2].start_channel_num = START_STRUCT_RANGE2_START_CH_NUM;\par
00063     start_struct_ptr->ranges_in_start_struct[2].address = START_STRUCT_RANGE2_ADDR;\par
00064     start_struct_ptr->ranges_in_start_struct[2].size = START_STRUCT_RANGE2_SIZE;\par
00065     \par
00066     {\cf20 // \'CA\'EB\'E0\'E4\'E5\'EC \'EA\'E0\'F0\'F2\'F3 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'EF\'EE \'E0\'E4\'F0\'E5\'F1\'F3 200 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'CE\'C7\'D3 \'E8 \'E8\'ED\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'EC \'E5\'E5}\par
00067     {\cf20 // \'CA\'EB\'E0\'E4\'E5\'EC \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'FE\'F2\'F1\'FF \'E2 \'CF\'CE}\par
00068     common_ram_reg_ptr->PLC_SoftVer.revision = PLC_SOFT_VER_REVISION;\par
00069     common_ram_reg_ptr->PLC_SoftVer.modification = PLC_SOFT_VER_MODIFICATION;\par
00070     common_ram_reg_ptr->PLC_SoftVer.type = PLC_SOFT_VER_TYPE;\par
00071     common_ram_reg_ptr->PLC_SoftVer.soft_ver = PLC_SOFT_VER_SOFT_VER;\par
00072     common_ram_reg_ptr->PLC_SoftVer.add_info = PLC_SOFT_VER_ADD_INFO;\par
00073     common_ram_reg_ptr->PLC_SoftVer.develop = PLC_SOFT_VER_DEVELOP;\par
00074     common_ram_reg_ptr->PLC_PMAddr.module_addr = PLC_PM_MODULE_ADDR;\par
00075     common_ram_reg_ptr->PLC_PMAddr.chassis_addr = PLC_PM_CHASSIS_ADDR;\par
00076     common_ram_reg_ptr->PLC_Config.main_switch = PLC_CONFIG_MAIN_SWITCH;\par
00077     common_ram_reg_ptr->PLC_Config.add_switch_1 = PLC_CONFIG_ADD_SWITCH1;\par
00078     common_ram_reg_ptr->PLC_Config.add_switch_2 = PLC_CONFIG_ADD_SWITCH2;\par
00079     common_ram_reg_ptr->PLC_Config.reserv = PLC_CONFIG_RESERV;\par
00080     common_ram_reg_ptr->PLC_CM_State = PLC_CM_NOT_INIT;\par
00081     \par
00082     {\cf20 // \'CA\'EB\'E0\'E4\'E5\'EC \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E1\'E5\'F0\'F3\'F2\'F1\'FF \'E8\'E7 \'CF\'C7\'D3}\par
00083     {\cf20 // \'C5\'F1\'EB\'E8 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E5 \'CF\'C7\'D3 (\'E2 \'EE\'E1\'F9\'E5\'EC \'F2\'EE \'EA\'E0\'EA \'E8 \'E4\'EE\'EB\'E6\'ED\'EE \'E1\'FB\'F2\'FC) \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'E5 \'E8\'E7 \'CF\'C7\'D3 \'E2 \'CE\'C7\'D3}\par
00084 {\cf21     #ifdef ROM_IS_USED}\par
00085         common_rom_registers    common_regs;\par
00086         mpa_rom_registers           mpa_regs;\par
00087         \par
00088         ebc_init(EBC_ROM);\par
00089         memcpy(&common_regs, &rom_space_pointer->common_rom_registers_space, {\cf17 sizeof}(common_regs));\par
00090         memcpy(&mpa_regs, &rom_space_pointer->mpa_rom_registers_space, {\cf17 sizeof}(mpa_regs));\par
00091         ebc_init(EBC_RAM);\par
00092 \par
00093         memcpy(&ram_space_pointer->common_ram_register_space.PLC_CommonRomRegs, &common_regs, {\cf17 sizeof}(common_regs));\par
00094         memcpy(&ram_space_pointer->mpa_ram_register_space.AI_RomRegs, &mpa_regs, {\cf17 sizeof}(mpa_regs));\par
00095 {\cf21     #endif}\par
00096 {\cf21     #ifndef ROM_IS_USED}\par
00097         {\cf20 // \'C5\'F1\'EB\'E8 \'ED\'E5 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E5 \'CF\'C7\'D3, \'F2\'EE \'F1\'E0\'EC\'EE\'F1\'F2\'EE\'FF\'F2\'E5\'EB\'FC\'ED\'EE \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'EC \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'E2 \'CE\'C7\'D3 (\'E4\'E0\'ED\'ED\'FB\'E9 \'E2\'E0\'F0\'E8\'E0\'ED\'F2 \'E2\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E9 \'E8 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF \'EA\'EE\'E3\'E4\'E0 \'ED\'E5\'F2 \'F0\'E0\'E1\'EE\'F7\'E5\'E9 \'CF\'C7\'D3)}\par
00098         {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2}\par
00099         strncpy(&common_rom_reg_ptr->PLC_DeviceInfo,DEV_INFO,{\cf17 sizeof}(DEV_INFO)); \par
00100         common_rom_reg_ptr->PLC_DeviceType.revision = REVISION;\par
00101         common_rom_reg_ptr->PLC_DeviceType.modification = MODIFICATION;\par
00102         common_rom_reg_ptr->PLC_DeviceType.type = MPA;\par
00103         common_rom_reg_ptr->PLC_DeviceType.batch = DEV_TYPE;\par
00104         common_rom_reg_ptr->PLC_DeviceType.reserv = DEV_TYPE_RESERV;\par
00105         common_rom_reg_ptr->PLC_SerialNumber = SERIAL_NUMBER;\par
00106         common_rom_reg_ptr->PLC_TimeoutForDefect_B1 = TIMEOUT_FOR_DEFECT_B1;\par
00107         common_rom_reg_ptr->PLC_TimeoutForDefect_B2 = TIMEOUT_FOR_DEFECT_B2;\par
00108         common_rom_reg_ptr->PLC_NumCrcErrorsForDefect_B1 = NUM_CRC_ERRORS_FOR_DEFECT_B1;\par
00109         common_rom_reg_ptr->PLC_NumCrcErrorsForDefect_B2 = NUM_CRC_ERRORS_FOR_DEFECT_B2;\par
00110         common_rom_reg_ptr->PLC_TimeToRepair = TIME_TO_REPAIR;\par
00111         common_rom_reg_ptr->PLC_TimeSoloWork = TIME_SOLO_WORK;\par
00112         common_rom_reg_ptr->PLC_DualControl = DUAL_CONTROL;\par
00113         memset(&common_rom_reg_ptr->Reserv_2, 0, {\cf17 sizeof}(common_rom_reg_ptr->Reserv_2));\par
00114         \par
00115         {\cf20 // \'C8\'ED\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0}\par
00116         {\cf19 for} (uint8_t i = 0; i < MAX_CHANEL_NUMBER; i++)\par
00117         \{\par
00118             RESET_BIT(i, mpa_rom_reg_ptr->AI_OperMode.adc_chs_mode);\par
00119             mpa_rom_reg_ptr->AI_NumForAverag[i] = NUM_FOR_AVERAGE;\par
00120             mpa_rom_reg_ptr->AI_MinCodeADC[i] = MIN_CODE_ADC;\par
00121             mpa_rom_reg_ptr->AI_MaxCodeADC[i] = MAX_CODE_ADC;\par
00122             {\cf20 // \'D2\'E0\'EA\'E8\'E5 \'E7\'ED\'E0\'F7\'E5\'ED\'E8\'FF \'EA\'EE\'FD\'F4. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'EE\'E2 \'F2\'EE\'EB\'FC\'EA\'EE \'E4\'EB\'FF \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'FF 0-10\'C2}\par
00123             mpa_rom_reg_ptr->AI_PolynConst0[i] = polyn_ch_consts[i][0];\par
00124             mpa_rom_reg_ptr->AI_PolynConst1[i] = polyn_ch_consts[i][1];\par
00125             mpa_rom_reg_ptr->AI_PolynConst2[i] = polyn_ch_consts[i][2];\par
00126             mpa_rom_reg_ptr->AI_PolynConst3[i] = polyn_ch_consts[i][3];\par
00127             mpa_rom_reg_ptr->AI_PolynConst4[i] = polyn_ch_consts[i][4];\par
00128             mpa_rom_reg_ptr->AI_PolynConst5[i] = polyn_ch_consts[i][5];\par
00129             mpa_rom_reg_ptr->AI_PolynConst6[i] = polyn_ch_consts[i][6];\par
00130             mpa_rom_reg_ptr->AI_MetrologDat[i] = METROLOG_DAT;\par
00131         \}\par
00132         memset(mpa_rom_reg_ptr->AI_MetrologDat, 0, {\cf17 sizeof}(mpa_rom_reg_ptr->AI_MetrologDat));\par
00133         memset(mpa_rom_reg_ptr->Reserv_4, 0, {\cf17 sizeof}(mpa_rom_reg_ptr->Reserv_4));\par
00134         memset(mpa_rom_reg_ptr->Reserv_5, 0, {\cf17 sizeof}(mpa_rom_reg_ptr->Reserv_5));\par
00135 {\cf21     #endif}\par
00136     \par
00137     {\cf20 // \'C7\'E0\'EF\'EE\'EB\'FF\'ED\'E5\'EC \'F2\'E0\'E1\'EB\'E8\'F6\'F3 CRC32}\par
00138     fill_crc32_table();\par
00139 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB external_rom.c\par \pard\plain 
{\tc\tcl2 \v external_rom.c}
{\xe \v external_rom.c}
{\bkmkstart AAAAAAAAEK}
{\bkmkend AAAAAAAAEK}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "external_ram.h"}\par
{\f2 #include "ebc.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF external_rom.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "external__rom_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b FIRST_TIME_INIT}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E4\'EB\'FF \'E7\'E0\'EF\'E8\'F1\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 (\'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) \'E2 \'CF\'C7\'D3 \'E2 \'EF\'E5\'F0\'E2\'FB\'E9 \'F0\'E0\'E7 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b init_external_rom_space} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b write_byte_rom} (uint32_t dest_addr, uint8_t byte)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'F2 \'E1\'E0\'E9\'F2 \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b read_byte_rom} (uint32_t dest_addr)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'E1\'E0\'E9\'F2 \'E8\'E7 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b memcpy_to_rom} (uint32_t dest_addr, void *src_addr, uint32_t size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EF\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b erase_rom} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 \'EF\'E0\'EC\'FF\'F2\'FC \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
float {\b polyn_ch_consts} [{\b MAX_CHANEL_NUMBER}][7]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'FB \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'EE\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v FIRST_TIME_INIT\:external_rom.c}
{\xe \v external_rom.c\:FIRST_TIME_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define FIRST_TIME_INIT}}
\par
{\bkmkstart AAAAAAAAEL}
{\bkmkend AAAAAAAAEL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E4\'EB\'FF \'E7\'E0\'EF\'E8\'F1\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 (\'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) \'E2 \'CF\'C7\'D3 \'E2 \'EF\'E5\'F0\'E2\'FB\'E9 \'F0\'E0\'E7 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v erase_rom\:external_rom.c}
{\xe \v external_rom.c\:erase_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void erase_rom (void )}}
\par
{\bkmkstart AAAAAAAAEM}
{\bkmkend AAAAAAAAEM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 \'EF\'E0\'EC\'FF\'F2\'FC \'E2 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'EE\'F7\'E8\'F1\'F2\'EA\'E8 \'EF\'E0\'EC\'FF\'F2\'E8 \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00142 \{\par
00143     uint8_t status;\par
00144     \par
00145     {\cf20 // \'CA\'EE\'EC\'E0\'ED\'E4\'E0 Reset}\par
00146     HWREG(EXT_ROM_START_ADDR) = 0xF0;\par
00147     \par
00148     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'FB\'F5\'EE\'E4}\par
00149     MDR_PORTA->OE = 0x0000FFFF;\par
00150     \par
00151     {\cf20 // \'CE\'F2\'EF\'F0\'E0\'E2\'EA\'E0 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'F2\'E2\'F3\'FE\'F9\'E5\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00152     HWREG(EXT_ROM_START_ADDR + 0x555) = 0xAA;\par
00153     HWREG(EXT_ROM_START_ADDR + 0x2AA) = 0x55;\par
00154     HWREG(EXT_ROM_START_ADDR + 0x555) = 0x80;\par
00155     HWREG(EXT_ROM_START_ADDR + 0x555) = 0xAA;\par
00156     HWREG(EXT_ROM_START_ADDR + 0x2AA) = 0x55;\par
00157     HWREG(EXT_ROM_START_ADDR + 0x555) = 0x10;\par
00158     \par
00159     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'F5\'EE\'E4}\par
00160     MDR_PORTA->OE = 0x00000000;\par
00161     \par
00162     {\cf19 do} status = HWREG(EXT_ROM_START_ADDR);\par
00163     {\cf19 while} ((status & 0x80) != 0x80);\par
00164 \}\par
}
}
{\xe \v init_external_rom_space\:external_rom.c}
{\xe \v external_rom.c\:init_external_rom_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void init_external_rom_space (void )}}
\par
{\bkmkstart AAAAAAAAEN}
{\bkmkend AAAAAAAAEN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EE\'E1\'EB\'E0\'F1\'F2\'E8 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00023 \{\par
00024 {\cf21     #ifdef FIRST_TIME_INIT}\par
00025         common_rom_registers    common_regs;\par
00026         mpa_rom_registers           mpa_regs;\par
00027         \par
00028         {\cf20 // \'CE\'F7\'E8\'F1\'F2\'EA\'E0 \'CF\'C7\'D3}\par
00029         erase_rom();\par
00030         \par
00031         {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2}\par
00032         strncpy(&common_regs.PLC_DeviceInfo,DEV_INFO,{\cf17 sizeof}(DEV_INFO)); \par
00033         common_regs.PLC_DeviceType.revision = REVISION;\par
00034         common_regs.PLC_DeviceType.modification = MODIFICATION;\par
00035         common_regs.PLC_DeviceType.type = DEV_TYPE;\par
00036         common_regs.PLC_DeviceType.batch = BATCH;\par
00037         common_regs.PLC_DeviceType.reserv = DEV_TYPE_RESERV;\par
00038         common_regs.PLC_SerialNumber = SERIAL_NUMBER;\par
00039         common_regs.PLC_TimeoutForDefect_B1 = TIMEOUT_FOR_DEFECT_B1;\par
00040         common_regs.PLC_TimeoutForDefect_B2 = TIMEOUT_FOR_DEFECT_B2;\par
00041         common_regs.PLC_NumCrcErrorsForDefect_B1 = NUM_CRC_ERRORS_FOR_DEFECT_B1;\par
00042         common_regs.PLC_NumCrcErrorsForDefect_B2 = NUM_CRC_ERRORS_FOR_DEFECT_B2;\par
00043         common_regs.PLC_TimeToRepair = TIME_TO_REPAIR;\par
00044         common_regs.PLC_TimeSoloWork = TIME_SOLO_WORK;\par
00045         common_regs.PLC_DualControl = DUAL_CONTROL;\par
00046         memset(&common_regs.Reserv_2, 0, {\cf17 sizeof}(common_regs.Reserv_2));\par
00047         \par
00048         {\cf20 // \'C8\'ED\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0}\par
00049         {\cf19 for} (uint8_t i = 0; i < MAX_CHANEL_NUMBER; i++)\par
00050         \{\par
00051             RESET_BIT(i, mpa_regs.AI_OperMode.adc_chs_mode);\par
00052             mpa_regs.AI_NumForAverag[i] = NUM_FOR_AVERAGE;\par
00053             mpa_regs.AI_MinCodeADC[i] = MIN_CODE_ADC;\par
00054             mpa_regs.AI_MaxCodeADC[i] = MAX_CODE_ADC;\par
00055             {\cf20 // \'D2\'E0\'EA\'E8\'E5 \'E7\'ED\'E0\'F7\'E5\'ED\'E8\'FF \'EA\'EE\'FD\'F4. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'EE\'E2 \'F2\'EE\'EB\'FC\'EA\'EE \'E4\'EB\'FF \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'FF 0-10\'C2}\par
00056             mpa_regs.AI_PolynConst0[i] = polyn_ch_consts[i][0];\par
00057             mpa_regs.AI_PolynConst1[i] = polyn_ch_consts[i][1];\par
00058             mpa_regs.AI_PolynConst2[i] = polyn_ch_consts[i][2];\par
00059             mpa_regs.AI_PolynConst3[i] = polyn_ch_consts[i][3];\par
00060             mpa_regs.AI_PolynConst4[i] = polyn_ch_consts[i][4];\par
00061             mpa_regs.AI_PolynConst5[i] = polyn_ch_consts[i][5];\par
00062             mpa_regs.AI_PolynConst6[i] = polyn_ch_consts[i][6];\par
00063             mpa_regs.AI_MetrologDat[i] = METROLOG_DAT;\par
00064         \}\par
00065         memset(mpa_regs.AI_MetrologDat, 0, {\cf17 sizeof}(mpa_regs.AI_MetrologDat));\par
00066         memset(mpa_regs.Reserv_4, 0, {\cf17 sizeof}(mpa_regs.Reserv_4));\par
00067         memset(mpa_regs.Reserv_5, 0, {\cf17 sizeof}(mpa_regs.Reserv_5));\par
00068         \par
00069         {\cf20 // \'CA\'EE\'EF\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'E2 \'CF\'C7\'D3}\par
00070         memcpy_to_rom(ROM_REGISTER_SPACE_START_ADDR, &common_regs, {\cf17 sizeof}(common_regs));\par
00071         memcpy_to_rom(ROM_REGISTER_SPACE_START_ADDR + {\cf17 sizeof}(common_regs), &mpa_regs, {\cf17 sizeof}(mpa_regs));\par
00072         \par
00073 {\cf21     #endif}\par
00074 \}\par
}
}
{\xe \v memcpy_to_rom\:external_rom.c}
{\xe \v external_rom.c\:memcpy_to_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void memcpy_to_rom (uint32_t  {\i dest_addr}, void *  {\i src_addr}, uint32_t  {\i size})}}
\par
{\bkmkstart AAAAAAAAEO}
{\bkmkend AAAAAAAAEO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EF\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'EA\'EE\'EF\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EE\'E1\'EB\'E0\'F1\'F2\'E8 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2 \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00131 \{\par
00132     {\cf19 for} (uint32_t i = 0; i < size; i++)\par
00133     \{\par
00134         write_byte_rom(dest_addr + i, *((uint8_t*)src_addr+i));\par
00135     \}\par
00136 \}\par
}
}
{\xe \v read_byte_rom\:external_rom.c}
{\xe \v external_rom.c\:read_byte_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t read_byte_rom (uint32_t  {\i dest_addr})}}
\par
{\bkmkstart AAAAAAAAEP}
{\bkmkend AAAAAAAAEP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'E1\'E0\'E9\'F2 \'E8\'E7 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'F7\'F2\'E5\'ED\'E8\'FF \'E1\'E0\'E9\'F2\'E0 \'E8\'E7 \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00121 \{ \par
00122     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'F5\'EE\'E4}\par
00123     MDR_PORTA->OE = 0x00000000; \par
00124     {\cf19 return} (HWREG(dest_addr));\par
00125 \}\par
}
}
{\xe \v write_byte_rom\:external_rom.c}
{\xe \v external_rom.c\:write_byte_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t write_byte_rom (uint32_t  {\i dest_addr}, uint8_t  {\i byte})}}
\par
{\bkmkstart AAAAAAAAEQ}
{\bkmkend AAAAAAAAEQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'F2 \'E1\'E0\'E9\'F2 \'E2 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E7\'E0\'EF\'E8\'F1\'E8 \'E1\'E0\'E9\'F2\'E0 \'E2 \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00080 \{         \par
00081     uint8_t status;\par
00082     \par
00083     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'FB\'F5\'EE\'E4}\par
00084     MDR_PORTA->OE = 0x0000FFFF;\par
00085     \par
00086     HWREG(EXT_ROM_START_ADDR + 0x555) = 0xAA;\par
00087     HWREG(EXT_ROM_START_ADDR + 0x2AA) = 0x55;\par
00088     HWREG(EXT_ROM_START_ADDR + 0x555) = 0xA0;\par
00089     HWREG(dest_addr + EXT_ROM_START_ADDR) = byte;\par
00090 \par
00091     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'F5\'EE\'E4}\par
00092     MDR_PORTA->OE = 0x00000000;\par
00093     \par
00094     {\cf20 // \'D2\'E5\'EF\'E5\'F0\'FC \'EF\'F0\'EE\'E2\'E5\'F0\'FF\'E5\'EC, \'FB\'E2\'EF\'EE\'EB\'ED\'E8\'EB\'E0\'F1\'FC \'EB\'E8 \'E7\'E0\'EF\'E8\'F1\'FC \'F3\'F1\'EF\'E5\'F8\'ED\'EE (\'F3\'F1\'EF\'E5\'F5 = \'E1\'E8\'F2 D7 == data[7])}\par
00095     {\cf19 do} status = HWREG(dest_addr + EXT_ROM_START_ADDR);\par
00096     {\cf19 while}(((status & 0x80) != ({\cf18 byte} & 0x80)) & ((status & 0x20) == 0));\par
00097     \par
00098     {\cf19 if}((status & 0x20) != 0) \par
00099     \{\par
00100         status = HWREG(dest_addr + EXT_ROM_START_ADDR);\par
00101         {\cf19 if}((status & 0x80) == ({\cf18 byte} & 0x80)) {\cf20 //\'D3\'F1\'EF\'E5\'F5}\par
00102         \{\par
00103             {\cf19 return} 0;\par
00104         \}\par
00105         {\cf19 else} \par
00106         \{\par
00107             {\cf19 return} 1; {\cf20 // \'CE\'F8\'E8\'E1\'EA\'E0 \'E7\'E0\'EF\'E8\'F1\'E8}\par
00108         \}\par
00109     \}\par
00110     {\cf19 else} {\cf19 if}((status & 0x80) == ({\cf18 byte} & 0x80)) {\cf20 // \'D3\'F1\'EF\'E5\'F5}\par
00111     \{\par
00112         {\cf19 return} 0;\par
00113     \}\par
00114     {\cf19 return} 2; \par
00115 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v polyn_ch_consts\:external_rom.c}
{\xe \v external_rom.c\:polyn_ch_consts}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
float polyn_ch_consts[{\b MAX_CHANEL_NUMBER}][7]{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAER}
{\bkmkend AAAAAAAAER}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'FB \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'EE\'E2 }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB external_rom.h\par \pard\plain 
{\tc\tcl2 \v external_rom.h}
{\xe \v external_rom.h}
{\bkmkstart AAAAAAAAES}
{\bkmkend AAAAAAAAES}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF external_rom.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "external__rom_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "external__rom_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b device_type_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b ai_oper_mode_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b common_register_space_ext_rom}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b mpa_register_space_ext_rom}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b rom_data_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HWREG}(x)\~ (*(( unsigned char *)(x)))\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'F7\'F2\'E5\'ED\'E8\'FF \'E1\'E0\'E9\'F2\'E0 \'EF\'EE \'E0\'E4\'F0\'E5\'F1\'F3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b EXT_ROM_START_ADDR}\~ 0x00100000\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'E2 \'EF\'E0\'EC\'FF\'F2\'E8 \'CC\'CA, \'F1 \'EA\'EE\'F2\'EE\'F0\'EE\'E9 \'ED\'E0\'F7\'E8\'ED\'E0\'E5\'F2\'F1\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'E5 \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ROM_REGISTER_SPACE_START_ADDR}\~ 0\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'E0\'E4\'F0\'E5\'F1 \'EA\'E0\'F0\'F2\'FB \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b DEV_TYPE}\~ {\b MPA}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b DEV_INFO}\~ "MPA"\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E5\'EA\'F1\'F2\'EE\'E2\'E0\'FF \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FF \'EE \'EC\'EE\'E4\'F3\'EB\'E5 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b REVISION}\~ 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E2\'E8\'E7\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b MODIFICATION}\~ 2\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'E8\'F4\'E8\'EA\'E0\'F6\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b BATCH}\~ 1\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'E0\'F0\'F2\'E8\'FF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b DEV_TYPE_RESERV}\~ 20\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b SERIAL_NUMBER}\~ 1717986918\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E5\'F0\'E8\'E9\'ED\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b TIMEOUT_FOR_DEFECT_B1}\~ 200\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'E1\'E5\'E7 \'F1\'E2\'FF\'E7\'E8 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0 \'F8\'E8\'ED\'FB 1, \'EC\'F1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b TIMEOUT_FOR_DEFECT_B2}\~ 200\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'E1\'E5\'E7 \'F1\'E2\'FF\'E7\'E8 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0 \'F8\'E8\'ED\'FB 2, \'EC\'F1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b NUM_CRC_ERRORS_FOR_DEFECT_B1}\~ 6\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB 1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b NUM_CRC_ERRORS_FOR_DEFECT_B2}\~ 6\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB 2 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b TIME_TO_REPAIR}\~ 65535\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE \'E2\'F0\'E5\'EC\'FF \'EF\'E5\'F0\'E5\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'ED\'E0 \'F0\'E5\'E7\'E5\'F0\'E2\'ED\'FB\'E9 \'D3\'CC, \'F510\'EC\'F1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b TIME_SOLO_WORK}\~ 61166\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'E1\'E5\'E7 \'F0\'E5\'E7\'E5\'F0\'E2\'E8\'F0\'F3\'FE\'F9\'E5\'E3\'EE \'D3\'CC, \'F1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b DUAL_CONTROL}\~ 56797\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EA\'F6\'E8\'FF \'EF\'F0\'E8 \'EE\'E4\'ED\'EE\'E2\'F0\'E5\'EC\'E5\'ED\'ED\'EE\'EC \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E8 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b NUM_FOR_AVERAGE}\~ 10\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'E2\'FB\'E1\'EE\'F0\'EE\'EA \'E4\'EB\'FF \'F3\'F1\'F0\'E5\'E4\'ED\'E5\'ED\'E8\'FF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b MIN_CODE_ADC}\~ 0\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E8\'ED\'E8\'EC\'E0\'EB\'FC\'ED\'FB\'E9 \'EA\'EE\'E4 \'C0\'D6\'CF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b MAX_CODE_ADC}\~ 65535\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'FB\'E9 \'EA\'EE\'E4 \'C0\'D6\'CF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b METROLOG_DAT}\~ 0.0f\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E2\'E5\'E4\'E5\'ED\'E8\'FF \'EE \'EC\'E5\'F2\'F0\'EE\'EB\'EE\'E3\'E8\'E8 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b device_type_struct} {\b device_type}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b ai_oper_mode_struct} {\b ai_oper_mode}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b common_register_space_ext_rom} {\b common_rom_registers}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b mpa_register_space_ext_rom} {\b mpa_rom_registers}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b rom_data_struct} {\b rom_data}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b init_external_rom_space} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b write_byte_rom} (uint32_t dest_addr, uint8_t byte)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'F2 \'E1\'E0\'E9\'F2 \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b read_byte_rom} (uint32_t dest_addr)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'E1\'E0\'E9\'F2 \'E8\'E7 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b memcpy_to_rom} (uint32_t dest_addr, void *src_addr, uint32_t size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EF\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b erase_rom} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 \'EF\'E0\'EC\'FF\'F2\'FC \'E2 \'CF\'C7\'D3 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v BATCH\:external_rom.h}
{\xe \v external_rom.h\:BATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define BATCH\~ 1}}
\par
{\bkmkstart AAAAAAAAET}
{\bkmkend AAAAAAAAET}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'E0\'F0\'F2\'E8\'FF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v DEV_INFO\:external_rom.h}
{\xe \v external_rom.h\:DEV_INFO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define DEV_INFO\~ "MPA"}}
\par
{\bkmkstart AAAAAAAAEU}
{\bkmkend AAAAAAAAEU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E5\'EA\'F1\'F2\'EE\'E2\'E0\'FF \'E8\'ED\'F4\'EE\'F0\'EC\'E0\'F6\'E8\'FF \'EE \'EC\'EE\'E4\'F3\'EB\'E5 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v DEV_TYPE\:external_rom.h}
{\xe \v external_rom.h\:DEV_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define DEV_TYPE\~ {\b MPA}}}
\par
{\bkmkstart AAAAAAAAEV}
{\bkmkend AAAAAAAAEV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v DEV_TYPE_RESERV\:external_rom.h}
{\xe \v external_rom.h\:DEV_TYPE_RESERV}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define DEV_TYPE_RESERV\~ 20}}
\par
{\bkmkstart AAAAAAAAEW}
{\bkmkend AAAAAAAAEW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E7\'E5\'F0\'E2 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v DUAL_CONTROL\:external_rom.h}
{\xe \v external_rom.h\:DUAL_CONTROL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define DUAL_CONTROL\~ 56797}}
\par
{\bkmkstart AAAAAAAAEX}
{\bkmkend AAAAAAAAEX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EA\'F6\'E8\'FF \'EF\'F0\'E8 \'EE\'E4\'ED\'EE\'E2\'F0\'E5\'EC\'E5\'ED\'ED\'EE\'EC \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E8 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v EXT_ROM_START_ADDR\:external_rom.h}
{\xe \v external_rom.h\:EXT_ROM_START_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define EXT_ROM_START_ADDR\~ 0x00100000}}
\par
{\bkmkstart AAAAAAAAEY}
{\bkmkend AAAAAAAAEY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'E2 \'EF\'E0\'EC\'FF\'F2\'E8 \'CC\'CA, \'F1 \'EA\'EE\'F2\'EE\'F0\'EE\'E9 \'ED\'E0\'F7\'E8\'ED\'E0\'E5\'F2\'F1\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'E5 \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'CF\'C7\'D3 }}\par
}
{\xe \v HWREG\:external_rom.h}
{\xe \v external_rom.h\:HWREG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HWREG( x)\~ (*(( unsigned char *)(x)))}}
\par
{\bkmkstart AAAAAAAAEZ}
{\bkmkend AAAAAAAAEZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'F7\'F2\'E5\'ED\'E8\'FF \'E1\'E0\'E9\'F2\'E0 \'EF\'EE \'E0\'E4\'F0\'E5\'F1\'F3 }}\par
}
{\xe \v MAX_CODE_ADC\:external_rom.h}
{\xe \v external_rom.h\:MAX_CODE_ADC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define MAX_CODE_ADC\~ 65535}}
\par
{\bkmkstart AAAAAAAAFA}
{\bkmkend AAAAAAAAFA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'FB\'E9 \'EA\'EE\'E4 \'C0\'D6\'CF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v METROLOG_DAT\:external_rom.h}
{\xe \v external_rom.h\:METROLOG_DAT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define METROLOG_DAT\~ 0.0f}}
\par
{\bkmkstart AAAAAAAAFB}
{\bkmkend AAAAAAAAFB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E2\'E5\'E4\'E5\'ED\'E8\'FF \'EE \'EC\'E5\'F2\'F0\'EE\'EB\'EE\'E3\'E8\'E8 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v MIN_CODE_ADC\:external_rom.h}
{\xe \v external_rom.h\:MIN_CODE_ADC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define MIN_CODE_ADC\~ 0}}
\par
{\bkmkstart AAAAAAAAFC}
{\bkmkend AAAAAAAAFC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E8\'ED\'E8\'EC\'E0\'EB\'FC\'ED\'FB\'E9 \'EA\'EE\'E4 \'C0\'D6\'CF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v MODIFICATION\:external_rom.h}
{\xe \v external_rom.h\:MODIFICATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define MODIFICATION\~ 2}}
\par
{\bkmkstart AAAAAAAAFD}
{\bkmkend AAAAAAAAFD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'E8\'F4\'E8\'EA\'E0\'F6\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v NUM_CRC_ERRORS_FOR_DEFECT_B1\:external_rom.h}
{\xe \v external_rom.h\:NUM_CRC_ERRORS_FOR_DEFECT_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define NUM_CRC_ERRORS_FOR_DEFECT_B1\~ 6}}
\par
{\bkmkstart AAAAAAAAFE}
{\bkmkend AAAAAAAAFE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB 1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v NUM_CRC_ERRORS_FOR_DEFECT_B2\:external_rom.h}
{\xe \v external_rom.h\:NUM_CRC_ERRORS_FOR_DEFECT_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define NUM_CRC_ERRORS_FOR_DEFECT_B2\~ 6}}
\par
{\bkmkstart AAAAAAAAFF}
{\bkmkend AAAAAAAAFF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB\'E8\'F7\'E5\'F1\'F2\'E2\'EE \'EE\'F8\'E8\'E1\'EE\'EA \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB 2 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v NUM_FOR_AVERAGE\:external_rom.h}
{\xe \v external_rom.h\:NUM_FOR_AVERAGE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define NUM_FOR_AVERAGE\~ 10}}
\par
{\bkmkstart AAAAAAAAFG}
{\bkmkend AAAAAAAAFG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'E2\'FB\'E1\'EE\'F0\'EE\'EA \'E4\'EB\'FF \'F3\'F1\'F0\'E5\'E4\'ED\'E5\'ED\'E8\'FF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v REVISION\:external_rom.h}
{\xe \v external_rom.h\:REVISION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define REVISION\~ 1}}
\par
{\bkmkstart AAAAAAAAFH}
{\bkmkend AAAAAAAAFH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E2\'E8\'E7\'E8\'FF \'EC\'EE\'E4\'F3\'EB\'FF (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v ROM_REGISTER_SPACE_START_ADDR\:external_rom.h}
{\xe \v external_rom.h\:ROM_REGISTER_SPACE_START_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ROM_REGISTER_SPACE_START_ADDR\~ 0}}
\par
{\bkmkstart AAAAAAAAFI}
{\bkmkend AAAAAAAAFI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'E0\'F0\'F2\'EE\'E2\'FB\'E9 \'E0\'E4\'F0\'E5\'F1 \'EA\'E0\'F0\'F2\'FB \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E2 \'CF\'C7\'D3 }}\par
}
{\xe \v SERIAL_NUMBER\:external_rom.h}
{\xe \v external_rom.h\:SERIAL_NUMBER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define SERIAL_NUMBER\~ 1717986918}}
\par
{\bkmkstart AAAAAAAAFJ}
{\bkmkend AAAAAAAAFJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E5\'F0\'E8\'E9\'ED\'FB\'E9 \'ED\'EE\'EC\'E5\'F0 \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v TIME_SOLO_WORK\:external_rom.h}
{\xe \v external_rom.h\:TIME_SOLO_WORK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define TIME_SOLO_WORK\~ 61166}}
\par
{\bkmkstart AAAAAAAAFK}
{\bkmkend AAAAAAAAFK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'E1\'E5\'E7 \'F0\'E5\'E7\'E5\'F0\'E2\'E8\'F0\'F3\'FE\'F9\'E5\'E3\'EE \'D3\'CC, \'F1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v TIME_TO_REPAIR\:external_rom.h}
{\xe \v external_rom.h\:TIME_TO_REPAIR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define TIME_TO_REPAIR\~ 65535}}
\par
{\bkmkstart AAAAAAAAFL}
{\bkmkend AAAAAAAAFL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE \'E2\'F0\'E5\'EC\'FF \'EF\'E5\'F0\'E5\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'ED\'E0 \'F0\'E5\'E7\'E5\'F0\'E2\'ED\'FB\'E9 \'D3\'CC, \'F510\'EC\'F1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v TIMEOUT_FOR_DEFECT_B1\:external_rom.h}
{\xe \v external_rom.h\:TIMEOUT_FOR_DEFECT_B1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define TIMEOUT_FOR_DEFECT_B1\~ 200}}
\par
{\bkmkstart AAAAAAAAFM}
{\bkmkend AAAAAAAAFM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'E1\'E5\'E7 \'F1\'E2\'FF\'E7\'E8 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0 \'F8\'E8\'ED\'FB 1, \'EC\'F1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\xe \v TIMEOUT_FOR_DEFECT_B2\:external_rom.h}
{\xe \v external_rom.h\:TIMEOUT_FOR_DEFECT_B2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define TIMEOUT_FOR_DEFECT_B2\~ 200}}
\par
{\bkmkstart AAAAAAAAFN}
{\bkmkend AAAAAAAAFN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F0\'E5\'EC\'FF \'E1\'E5\'E7 \'F1\'E2\'FF\'E7\'E8 \'E4\'EE \'ED\'E5\'E8\'F1\'EF\'F0 \'F8\'E8\'ED\'FB 2, \'EC\'F1 (\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE \'F3\'EC\'EE\'EB\'F7\'E0\'ED\'E8\'FE) }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v ai_oper_mode\:external_rom.h}
{\xe \v external_rom.h\:ai_oper_mode}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b ai_oper_mode_struct} {\b ai_oper_mode}}}
\par
{\bkmkstart AAAAAAAAFO}
{\bkmkend AAAAAAAAFO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F0\'E5\'E6\'E8\'EC \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 }}\par
}
{\xe \v common_rom_registers\:external_rom.h}
{\xe \v external_rom.h\:common_rom_registers}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b common_register_space_ext_rom} {\b common_rom_registers}}}
\par
{\bkmkstart AAAAAAAAFP}
{\bkmkend AAAAAAAAFP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par
}
{\xe \v device_type\:external_rom.h}
{\xe \v external_rom.h\:device_type}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b device_type_struct} {\b device_type}}}
\par
{\bkmkstart AAAAAAAAFQ}
{\bkmkend AAAAAAAAFQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E1\'E8\'F2\'EE\'E2\'FB\'EC\'E8 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'EB\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0 \'F2\'E8\'EF \'F3\'F1\'F2\'F0\'EE\'E9\'F1\'F2\'E2\'E0 }}\par
}
{\xe \v mpa_rom_registers\:external_rom.h}
{\xe \v external_rom.h\:mpa_rom_registers}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b mpa_register_space_ext_rom} {\b mpa_rom_registers}}}
\par
{\bkmkstart AAAAAAAAFR}
{\bkmkend AAAAAAAAFR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F0\'E3\'E0\'ED\'E8\'E0\'F6\'E8\'FF \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0 \'E4\'EB\'FF \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par
}
{\xe \v rom_data\:external_rom.h}
{\xe \v external_rom.h\:rom_data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b rom_data_struct} {\b rom_data}}}
\par
{\bkmkstart AAAAAAAAFS}
{\bkmkend AAAAAAAAFS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EE\'F0\'E3\'E0\'ED\'E8\'E7\'F3\'FE\'F9\'E0\'FF \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CF\'C7\'D3 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v erase_rom\:external_rom.h}
{\xe \v external_rom.h\:erase_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void erase_rom (void )}}
\par
{\bkmkstart AAAAAAAAFT}
{\bkmkend AAAAAAAAFT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 \'EF\'E0\'EC\'FF\'F2\'FC \'E2 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'EE\'F7\'E8\'F1\'F2\'EA\'E8 \'EF\'E0\'EC\'FF\'F2\'E8 \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00142 \{\par
00143     uint8_t status;\par
00144     \par
00145     {\cf20 // \'CA\'EE\'EC\'E0\'ED\'E4\'E0 Reset}\par
00146     HWREG(EXT_ROM_START_ADDR) = 0xF0;\par
00147     \par
00148     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'FB\'F5\'EE\'E4}\par
00149     MDR_PORTA->OE = 0x0000FFFF;\par
00150     \par
00151     {\cf20 // \'CE\'F2\'EF\'F0\'E0\'E2\'EA\'E0 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'F2\'E2\'F3\'FE\'F9\'E5\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00152     HWREG(EXT_ROM_START_ADDR + 0x555) = 0xAA;\par
00153     HWREG(EXT_ROM_START_ADDR + 0x2AA) = 0x55;\par
00154     HWREG(EXT_ROM_START_ADDR + 0x555) = 0x80;\par
00155     HWREG(EXT_ROM_START_ADDR + 0x555) = 0xAA;\par
00156     HWREG(EXT_ROM_START_ADDR + 0x2AA) = 0x55;\par
00157     HWREG(EXT_ROM_START_ADDR + 0x555) = 0x10;\par
00158     \par
00159     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'F5\'EE\'E4}\par
00160     MDR_PORTA->OE = 0x00000000;\par
00161     \par
00162     {\cf19 do} status = HWREG(EXT_ROM_START_ADDR);\par
00163     {\cf19 while} ((status & 0x80) != 0x80);\par
00164 \}\par
}
}
{\xe \v init_external_rom_space\:external_rom.h}
{\xe \v external_rom.h\:init_external_rom_space}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void init_external_rom_space (void )}}
\par
{\bkmkstart AAAAAAAAFU}
{\bkmkend AAAAAAAAFU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EE\'E1\'EB\'E0\'F1\'F2\'E8 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00023 \{\par
00024 {\cf21     #ifdef FIRST_TIME_INIT}\par
00025         common_rom_registers    common_regs;\par
00026         mpa_rom_registers           mpa_regs;\par
00027         \par
00028         {\cf20 // \'CE\'F7\'E8\'F1\'F2\'EA\'E0 \'CF\'C7\'D3}\par
00029         erase_rom();\par
00030         \par
00031         {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E1\'F9\'E8\'F5 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2}\par
00032         strncpy(&common_regs.PLC_DeviceInfo,DEV_INFO,{\cf17 sizeof}(DEV_INFO)); \par
00033         common_regs.PLC_DeviceType.revision = REVISION;\par
00034         common_regs.PLC_DeviceType.modification = MODIFICATION;\par
00035         common_regs.PLC_DeviceType.type = DEV_TYPE;\par
00036         common_regs.PLC_DeviceType.batch = BATCH;\par
00037         common_regs.PLC_DeviceType.reserv = DEV_TYPE_RESERV;\par
00038         common_regs.PLC_SerialNumber = SERIAL_NUMBER;\par
00039         common_regs.PLC_TimeoutForDefect_B1 = TIMEOUT_FOR_DEFECT_B1;\par
00040         common_regs.PLC_TimeoutForDefect_B2 = TIMEOUT_FOR_DEFECT_B2;\par
00041         common_regs.PLC_NumCrcErrorsForDefect_B1 = NUM_CRC_ERRORS_FOR_DEFECT_B1;\par
00042         common_regs.PLC_NumCrcErrorsForDefect_B2 = NUM_CRC_ERRORS_FOR_DEFECT_B2;\par
00043         common_regs.PLC_TimeToRepair = TIME_TO_REPAIR;\par
00044         common_regs.PLC_TimeSoloWork = TIME_SOLO_WORK;\par
00045         common_regs.PLC_DualControl = DUAL_CONTROL;\par
00046         memset(&common_regs.Reserv_2, 0, {\cf17 sizeof}(common_regs.Reserv_2));\par
00047         \par
00048         {\cf20 // \'C8\'ED\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0}\par
00049         {\cf19 for} (uint8_t i = 0; i < MAX_CHANEL_NUMBER; i++)\par
00050         \{\par
00051             RESET_BIT(i, mpa_regs.AI_OperMode.adc_chs_mode);\par
00052             mpa_regs.AI_NumForAverag[i] = NUM_FOR_AVERAGE;\par
00053             mpa_regs.AI_MinCodeADC[i] = MIN_CODE_ADC;\par
00054             mpa_regs.AI_MaxCodeADC[i] = MAX_CODE_ADC;\par
00055             {\cf20 // \'D2\'E0\'EA\'E8\'E5 \'E7\'ED\'E0\'F7\'E5\'ED\'E8\'FF \'EA\'EE\'FD\'F4. \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'EE\'E2 \'F2\'EE\'EB\'FC\'EA\'EE \'E4\'EB\'FF \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'FF 0-10\'C2}\par
00056             mpa_regs.AI_PolynConst0[i] = polyn_ch_consts[i][0];\par
00057             mpa_regs.AI_PolynConst1[i] = polyn_ch_consts[i][1];\par
00058             mpa_regs.AI_PolynConst2[i] = polyn_ch_consts[i][2];\par
00059             mpa_regs.AI_PolynConst3[i] = polyn_ch_consts[i][3];\par
00060             mpa_regs.AI_PolynConst4[i] = polyn_ch_consts[i][4];\par
00061             mpa_regs.AI_PolynConst5[i] = polyn_ch_consts[i][5];\par
00062             mpa_regs.AI_PolynConst6[i] = polyn_ch_consts[i][6];\par
00063             mpa_regs.AI_MetrologDat[i] = METROLOG_DAT;\par
00064         \}\par
00065         memset(mpa_regs.AI_MetrologDat, 0, {\cf17 sizeof}(mpa_regs.AI_MetrologDat));\par
00066         memset(mpa_regs.Reserv_4, 0, {\cf17 sizeof}(mpa_regs.Reserv_4));\par
00067         memset(mpa_regs.Reserv_5, 0, {\cf17 sizeof}(mpa_regs.Reserv_5));\par
00068         \par
00069         {\cf20 // \'CA\'EE\'EF\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'E2 \'CF\'C7\'D3}\par
00070         memcpy_to_rom(ROM_REGISTER_SPACE_START_ADDR, &common_regs, {\cf17 sizeof}(common_regs));\par
00071         memcpy_to_rom(ROM_REGISTER_SPACE_START_ADDR + {\cf17 sizeof}(common_regs), &mpa_regs, {\cf17 sizeof}(mpa_regs));\par
00072         \par
00073 {\cf21     #endif}\par
00074 \}\par
}
}
{\xe \v memcpy_to_rom\:external_rom.h}
{\xe \v external_rom.h\:memcpy_to_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void memcpy_to_rom (uint32_t  {\i dest_addr}, void *  {\i src_addr}, uint32_t  {\i size})}}
\par
{\bkmkstart AAAAAAAAFV}
{\bkmkend AAAAAAAAFV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EF\'E8\'F0\'F3\'E5\'F2 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i dest_addr} \cell }{- \'E0\'E4\'F0\'E5\'F1 \'ED\'E0\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'FF \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i src_addr} \cell }{- \'E0\'E4\'F0\'E5\'F1 \'E8\'F1\'F2\'EE\'F7\'ED\'E8\'EA\'E0 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i size} \cell }{- \'F0\'E0\'E7\'EC\'E5\'F0 \'E4\'E0\'ED\'ED\'FB\'F5\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'EA\'EE\'EF\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EE\'E1\'EB\'E0\'F1\'F2\'E8 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2 \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00131 \{\par
00132     {\cf19 for} (uint32_t i = 0; i < size; i++)\par
00133     \{\par
00134         write_byte_rom(dest_addr + i, *((uint8_t*)src_addr+i));\par
00135     \}\par
00136 \}\par
}
}
{\xe \v read_byte_rom\:external_rom.h}
{\xe \v external_rom.h\:read_byte_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t read_byte_rom (uint32_t  {\i dest_addr})}}
\par
{\bkmkstart AAAAAAAAFW}
{\bkmkend AAAAAAAAFW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'E1\'E0\'E9\'F2 \'E8\'E7 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i dest_addr} \cell }{- \'E0\'E4\'F0\'E5\'F1 \'F7\'F2\'E5\'ED\'E8\'FF \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'C1\'E0\'E9\'F2\par
}}\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'F7\'F2\'E5\'ED\'E8\'FF \'E1\'E0\'E9\'F2\'E0 \'E8\'E7 \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00121 \{ \par
00122     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'F5\'EE\'E4}\par
00123     MDR_PORTA->OE = 0x00000000; \par
00124     {\cf19 return} (HWREG(dest_addr));\par
00125 \}\par
}
}
{\xe \v write_byte_rom\:external_rom.h}
{\xe \v external_rom.h\:write_byte_rom}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t write_byte_rom (uint32_t  {\i dest_addr}, uint8_t  {\i byte})}}
\par
{\bkmkstart AAAAAAAAFX}
{\bkmkend AAAAAAAAFX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'F2 \'E1\'E0\'E9\'F2 \'E2 \'CF\'C7\'D3 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i dest_addr} \cell }{- \'E0\'E4\'F0\'E5\'F1 \'ED\'E0\'E7\'ED\'E0\'F7\'E5\'ED\'E8\'FF \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i byte} \cell }{- \'E7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC\'FB\'E9 \'E1\'E0\'E9\'F2\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E7\'E0\'EF\'E8\'F1\'E8 \'E1\'E0\'E9\'F2\'E0 \'E2 \'CF\'C7\'D3 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00080 \{         \par
00081     uint8_t status;\par
00082     \par
00083     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'FB\'F5\'EE\'E4}\par
00084     MDR_PORTA->OE = 0x0000FFFF;\par
00085     \par
00086     HWREG(EXT_ROM_START_ADDR + 0x555) = 0xAA;\par
00087     HWREG(EXT_ROM_START_ADDR + 0x2AA) = 0x55;\par
00088     HWREG(EXT_ROM_START_ADDR + 0x555) = 0xA0;\par
00089     HWREG(dest_addr + EXT_ROM_START_ADDR) = byte;\par
00090 \par
00091     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 EBC \'ED\'E0 \'E2\'F5\'EE\'E4}\par
00092     MDR_PORTA->OE = 0x00000000;\par
00093     \par
00094     {\cf20 // \'D2\'E5\'EF\'E5\'F0\'FC \'EF\'F0\'EE\'E2\'E5\'F0\'FF\'E5\'EC, \'FB\'E2\'EF\'EE\'EB\'ED\'E8\'EB\'E0\'F1\'FC \'EB\'E8 \'E7\'E0\'EF\'E8\'F1\'FC \'F3\'F1\'EF\'E5\'F8\'ED\'EE (\'F3\'F1\'EF\'E5\'F5 = \'E1\'E8\'F2 D7 == data[7])}\par
00095     {\cf19 do} status = HWREG(dest_addr + EXT_ROM_START_ADDR);\par
00096     {\cf19 while}(((status & 0x80) != ({\cf18 byte} & 0x80)) & ((status & 0x20) == 0));\par
00097     \par
00098     {\cf19 if}((status & 0x20) != 0) \par
00099     \{\par
00100         status = HWREG(dest_addr + EXT_ROM_START_ADDR);\par
00101         {\cf19 if}((status & 0x80) == ({\cf18 byte} & 0x80)) {\cf20 //\'D3\'F1\'EF\'E5\'F5}\par
00102         \{\par
00103             {\cf19 return} 0;\par
00104         \}\par
00105         {\cf19 else} \par
00106         \{\par
00107             {\cf19 return} 1; {\cf20 // \'CE\'F8\'E8\'E1\'EA\'E0 \'E7\'E0\'EF\'E8\'F1\'E8}\par
00108         \}\par
00109     \}\par
00110     {\cf19 else} {\cf19 if}((status & 0x80) == ({\cf18 byte} & 0x80)) {\cf20 // \'D3\'F1\'EF\'E5\'F5}\par
00111     \{\par
00112         {\cf19 return} 0;\par
00113     \}\par
00114     {\cf19 return} 2; \par
00115 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB internal_ram.c\par \pard\plain 
{\tc\tcl2 \v internal_ram.c}
{\xe \v internal_ram.c}
{\bkmkstart AAAAAAAAFY}
{\bkmkend AAAAAAAAFY}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'E3\'EE \'CE\'C7\'D3 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "internal_ram.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF internal_ram.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "internal__ram_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b malloc_ram_pages} (uint32_t size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E4\'E5\'EB\'FF\'E5\'F2 \'F1\'E2\'EE\'E1\'EE\'E4\'ED\'F3\'FE \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8) - \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0 \'E4\'EB\'FF \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'F3\'F7\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b free_ram_pages} (uint8_t *page_addr, uint32_t size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E0\'E5\'F2 \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8) - \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0 \'E4\'EB\'FF \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'F3\'F7\'E8 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b int_ram_heap} * {\b heap_ptr}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'F3\'FE" \'EA\'F3\'F7\'F3 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v free_ram_pages\:internal_ram.c}
{\xe \v internal_ram.c\:free_ram_pages}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void free_ram_pages (uint8_t *  {\i page_addr}, uint32_t  {\i size})}}
\par
{\bkmkstart AAAAAAAAFZ}
{\bkmkend AAAAAAAAFZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E0\'E5\'F2 \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8) - \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0 \'E4\'EB\'FF \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'F3\'F7\'E8 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'EE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E5\'ED\'E8\'FF \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6 \'EF\'E0\'EC\'FF\'F2\'E8) \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00049 \{\par
00050     uint32_t page_num = size/PAGE_SIZE + 1; {\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E0\'E5\'EC\'FB\'F5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00051     uint32_t page_cnt; {\cf20 // \'D1\'F7\'E5\'F2\'F7\'E8\'EA \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00052      \par
00053     {\cf19 for} (page_cnt = 0; (page_cnt + page_num) < PAGE_SIZE; page_cnt++)\par
00054     \{\par
00055         {\cf19 if} (page_addr == &heap_ptr->memory_page_space[page_cnt][PAGE_SIZE])\par
00056         \{\par
00057             {\cf20 // \'CE\'E1\'ED\'EE\'E2\'EB\'FF\'E5\'EC \'F1\'F2\'E0\'F2\'F3\'F1 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00058             {\cf19 for} (uint32_t i = 0; i < page_num; i++)\par
00059             \{\par
00060                 memset(&heap_ptr->memory_page_status[page_cnt + i], 0, {\cf17 sizeof}(heap_ptr->memory_page_status[page_cnt + i]));\par
00061             \}\par
00062         \}\par
00063     \}\par
00064 \}\par
}
}
{\xe \v malloc_ram_pages\:internal_ram.c}
{\xe \v internal_ram.c\:malloc_ram_pages}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* malloc_ram_pages (uint32_t  {\i size})}}
\par
{\bkmkstart AAAAAAAAGA}
{\bkmkend AAAAAAAAGA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E4\'E5\'EB\'FF\'E5\'F2 \'F1\'E2\'EE\'E1\'EE\'E4\'ED\'F3\'FE \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8) - \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0 \'E4\'EB\'FF \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'F3\'F7\'E8 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E2\'FB\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F1\'E2\'EE\'E1\'EE\'E4\'ED\'EE\'E9 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6 \'EF\'E0\'EC\'FF\'F2\'E8) \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00015 \{\par
00016     uint32_t page_num = size/PAGE_SIZE + 1; {\cf20 // \'CA\'EE\'EB-\'E2\'EE \'E2\'FB\'E4\'E5\'EB\'FF\'E5\'EC\'FB\'F5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00017     uint32_t page_cnt; {\cf20 // \'D1\'F7\'E5\'F2\'F7\'E8\'EA \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00018     uint32_t consecutive_page_cnt; {\cf20 // \'D1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'EE\'E4\'F0\'FF\'E4 \'E8\'E4\'F3\'F9\'E8\'F5 \'EF\'F3\'F1\'F2\'FB\'F5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00019      \par
00020     {\cf19 for} (page_cnt = 0; (page_cnt + page_num) < PAGE_SIZE; page_cnt++)\par
00021     \{\par
00022         {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'FF\'E5\'EC, \'F7\'F2\'EE \'EF\'EE\'E4\'F0\'FF\'E4 \'E8\'E4\'F3\'F2 \'EF\'F3\'F1\'F2\'FB\'E5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8}\par
00023         {\cf19 for} (consecutive_page_cnt = 0; consecutive_page_cnt < page_num; consecutive_page_cnt++)\par
00024         \{\par
00025             {\cf19 if} (heap_ptr->memory_page_status[page_cnt + consecutive_page_cnt] != 0)\par
00026             \{\par
00027                 page_cnt += consecutive_page_cnt;\par
00028                 {\cf19 break};\par
00029             \}\par
00030         \}\par
00031         {\cf20 // \'C5\'F1\'EB\'E8 \'F3\'E4\'E0\'EB\'EE\'F1\'FC \'ED\'E0\'E9\'F2\'E8 \'F2\'F0\'E5\'E1\'F3\'E5\'EC\'EE\'E5 \'EA\'EE\'EB-\'E2\'EE \'EF\'EE\'E4\'F0\'FF\'E4 \'E8\'E4\'F3\'F9\'E8\'F5 \'EF\'F3\'F1\'F2\'FB\'F5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB, \'F2\'EE \'E2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'FF\'E5\'EC \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC}\par
00032         {\cf19 if} (consecutive_page_cnt == page_num)   \par
00033         \{\par
00034             {\cf20 // \'CE\'E1\'ED\'EE\'E2\'EB\'FF\'E5\'EC \'F1\'F2\'E0\'F2\'F3\'F1 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00035             {\cf19 for} (consecutive_page_cnt = 0; consecutive_page_cnt < page_num; consecutive_page_cnt++)\par
00036             \{\par
00037                 memset(&heap_ptr->memory_page_status[page_cnt + consecutive_page_cnt], 1, {\cf17 sizeof}(heap_ptr->memory_page_status[page_cnt + consecutive_page_cnt]));\par
00038             \}\par
00039             {\cf19 return} &heap_ptr->memory_page_space[page_cnt][0];\par
00040         \}\par
00041     \}\par
00042     \par
00043     {\cf19 return} 0;\par
00044 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v heap_ptr\:internal_ram.c}
{\xe \v internal_ram.c\:heap_ptr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b int_ram_heap}* heap_ptr{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAGB}
{\bkmkend AAAAAAAAGB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'F3\'FE" \'EA\'F3\'F7\'F3 }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB internal_ram.h\par \pard\plain 
{\tc\tcl2 \v internal_ram.h}
{\xe \v internal_ram.h}
{\bkmkstart AAAAAAAAGC}
{\bkmkend AAAAAAAAGC}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'E3\'EE \'CE\'C7\'D3 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF internal_ram.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "internal__ram_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "internal__ram_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b heap_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'EE\'E9" \'EA\'F3\'F7\'E8 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PAGE_NUM}\~ 256\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'F1\'F2\'F0\'E0\'ED\'E8\'F6 \'EF\'E0\'EC\'FF\'F2\'E8 \'E4\'EB\'FF \'EA\'F3\'F7\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PAGE_SIZE}\~ 64\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E0\'E7\'EC\'E5\'F0 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8 \'E4\'EB\'FF \'EA\'F3\'F7\'E8 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b heap_struct} {\b int_ram_heap}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'EE\'E9" \'EA\'F3\'F7\'E8 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t * {\b malloc_ram_pages} (uint32_t size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E4\'E5\'EB\'FF\'E5\'F2 \'F1\'E2\'EE\'E1\'EE\'E4\'ED\'F3\'FE \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8) - \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0 \'E4\'EB\'FF \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'F3\'F7\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b free_ram_pages} (uint8_t *page_addr, uint32_t size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E0\'E5\'F2 \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8) - \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0 \'E4\'EB\'FF \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'F3\'F7\'E8 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'EE\'E1\'EB\'E0\'F1\'F2\'FC\'FE \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v PAGE_NUM\:internal_ram.h}
{\xe \v internal_ram.h\:PAGE_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PAGE_NUM\~ 256}}
\par
{\bkmkstart AAAAAAAAGD}
{\bkmkend AAAAAAAAGD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'F1\'F2\'F0\'E0\'ED\'E8\'F6 \'EF\'E0\'EC\'FF\'F2\'E8 \'E4\'EB\'FF \'EA\'F3\'F7\'E8 }}\par
}
{\xe \v PAGE_SIZE\:internal_ram.h}
{\xe \v internal_ram.h\:PAGE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PAGE_SIZE\~ 64}}
\par
{\bkmkstart AAAAAAAAGE}
{\bkmkend AAAAAAAAGE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E0\'E7\'EC\'E5\'F0 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8 \'E4\'EB\'FF \'EA\'F3\'F7\'E8 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v int_ram_heap\:internal_ram.h}
{\xe \v internal_ram.h\:int_ram_heap}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b heap_struct} {\b int_ram_heap}}}
\par
{\bkmkstart AAAAAAAAGF}
{\bkmkend AAAAAAAAGF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'EE\'E9" \'EA\'F3\'F7\'E8 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v free_ram_pages\:internal_ram.h}
{\xe \v internal_ram.h\:free_ram_pages}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void free_ram_pages (uint8_t *  {\i page_addr}, uint32_t  {\i size})}}
\par
{\bkmkstart AAAAAAAAGG}
{\bkmkend AAAAAAAAGG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E0\'E5\'F2 \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8) - \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0 \'E4\'EB\'FF \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'F3\'F7\'E8 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i page_addr} \cell }{- \'E0\'E4\'F0\'E5\'F1 \'F1\'F2\'E0\'F0\'F2\'EE\'E2\'EE\'E9 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i size} \cell }{- \'F0\'E0\'E7\'EC\'E5\'F0 \'EE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E0\'E5\'EC\'EE\'E9 \'EF\'E0\'EC\'FF\'F2\'E8\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'EE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E5\'ED\'E8\'FF \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6 \'EF\'E0\'EC\'FF\'F2\'E8) \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00049 \{\par
00050     uint32_t page_num = size/PAGE_SIZE + 1; {\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EE\'F1\'E2\'EE\'E1\'EE\'E6\'E4\'E0\'E5\'EC\'FB\'F5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00051     uint32_t page_cnt; {\cf20 // \'D1\'F7\'E5\'F2\'F7\'E8\'EA \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00052      \par
00053     {\cf19 for} (page_cnt = 0; (page_cnt + page_num) < PAGE_SIZE; page_cnt++)\par
00054     \{\par
00055         {\cf19 if} (page_addr == &heap_ptr->memory_page_space[page_cnt][PAGE_SIZE])\par
00056         \{\par
00057             {\cf20 // \'CE\'E1\'ED\'EE\'E2\'EB\'FF\'E5\'EC \'F1\'F2\'E0\'F2\'F3\'F1 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00058             {\cf19 for} (uint32_t i = 0; i < page_num; i++)\par
00059             \{\par
00060                 memset(&heap_ptr->memory_page_status[page_cnt + i], 0, {\cf17 sizeof}(heap_ptr->memory_page_status[page_cnt + i]));\par
00061             \}\par
00062         \}\par
00063     \}\par
00064 \}\par
}
}
{\xe \v malloc_ram_pages\:internal_ram.h}
{\xe \v internal_ram.h\:malloc_ram_pages}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t* malloc_ram_pages (uint32_t  {\i size})}}
\par
{\bkmkstart AAAAAAAAGH}
{\bkmkend AAAAAAAAGH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E4\'E5\'EB\'FF\'E5\'F2 \'F1\'E2\'EE\'E1\'EE\'E4\'ED\'F3\'FE \'EF\'E0\'EC\'FF\'F2\'FC \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8) - \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0 \'E4\'EB\'FF \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'F3\'F7\'E8 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i size} \cell }{- \'F0\'E0\'E7\'EC\'E5\'F0 \'E2\'FB\'E4\'E5\'EB\'FF\'E5\'EC\'EE\'E9 \'EF\'E0\'EC\'FF\'F2\'E8 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'ED\'E0\'F7\'E0\'EB\'EE \'E2\'FB\'E4\'E5\'EB\'FF\'E5\'EC\'EE\'E9 \'EF\'E0\'EC\'FF\'F2\'E8 \'E8\'EB\'E8 0, \'E5\'F1\'EB\'E8 \'ED\'E5\'F2 \'F1\'E2\'EE\'E1\'EE\'E4\'ED\'EE\'E3\'EE \'EC\'E5\'F1\'F2\'E0\par
}}\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E2\'FB\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F1\'E2\'EE\'E1\'EE\'E4\'ED\'EE\'E9 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'EC \'CE\'C7\'D3 (\'F1\'F2\'F0\'E0\'ED\'E8\'F6 \'EF\'E0\'EC\'FF\'F2\'E8) \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00015 \{\par
00016     uint32_t page_num = size/PAGE_SIZE + 1; {\cf20 // \'CA\'EE\'EB-\'E2\'EE \'E2\'FB\'E4\'E5\'EB\'FF\'E5\'EC\'FB\'F5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00017     uint32_t page_cnt; {\cf20 // \'D1\'F7\'E5\'F2\'F7\'E8\'EA \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00018     uint32_t consecutive_page_cnt; {\cf20 // \'D1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'EE\'E4\'F0\'FF\'E4 \'E8\'E4\'F3\'F9\'E8\'F5 \'EF\'F3\'F1\'F2\'FB\'F5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00019      \par
00020     {\cf19 for} (page_cnt = 0; (page_cnt + page_num) < PAGE_SIZE; page_cnt++)\par
00021     \{\par
00022         {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'FF\'E5\'EC, \'F7\'F2\'EE \'EF\'EE\'E4\'F0\'FF\'E4 \'E8\'E4\'F3\'F2 \'EF\'F3\'F1\'F2\'FB\'E5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB \'EF\'E0\'EC\'FF\'F2\'E8}\par
00023         {\cf19 for} (consecutive_page_cnt = 0; consecutive_page_cnt < page_num; consecutive_page_cnt++)\par
00024         \{\par
00025             {\cf19 if} (heap_ptr->memory_page_status[page_cnt + consecutive_page_cnt] != 0)\par
00026             \{\par
00027                 page_cnt += consecutive_page_cnt;\par
00028                 {\cf19 break};\par
00029             \}\par
00030         \}\par
00031         {\cf20 // \'C5\'F1\'EB\'E8 \'F3\'E4\'E0\'EB\'EE\'F1\'FC \'ED\'E0\'E9\'F2\'E8 \'F2\'F0\'E5\'E1\'F3\'E5\'EC\'EE\'E5 \'EA\'EE\'EB-\'E2\'EE \'EF\'EE\'E4\'F0\'FF\'E4 \'E8\'E4\'F3\'F9\'E8\'F5 \'EF\'F3\'F1\'F2\'FB\'F5 \'F1\'F2\'F0\'E0\'ED\'E8\'F6\'FB, \'F2\'EE \'E2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'FF\'E5\'EC \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC}\par
00032         {\cf19 if} (consecutive_page_cnt == page_num)   \par
00033         \{\par
00034             {\cf20 // \'CE\'E1\'ED\'EE\'E2\'EB\'FF\'E5\'EC \'F1\'F2\'E0\'F2\'F3\'F1 \'F1\'F2\'F0\'E0\'ED\'E8\'F6}\par
00035             {\cf19 for} (consecutive_page_cnt = 0; consecutive_page_cnt < page_num; consecutive_page_cnt++)\par
00036             \{\par
00037                 memset(&heap_ptr->memory_page_status[page_cnt + consecutive_page_cnt], 1, {\cf17 sizeof}(heap_ptr->memory_page_status[page_cnt + consecutive_page_cnt]));\par
00038             \}\par
00039             {\cf19 return} &heap_ptr->memory_page_space[page_cnt][0];\par
00040         \}\par
00041     \}\par
00042     \par
00043     {\cf19 return} 0;\par
00044 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB leds.c\par \pard\plain 
{\tc\tcl2 \v leds.c}
{\xe \v leds.c}
{\bkmkstart AAAAAAAAGI}
{\bkmkend AAAAAAAAGI}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'EC\'E8 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0\'EC\'E8 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "leds.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF leds.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "leds_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b leds_gpio_config} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'F5 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'EE\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'EC\'E8 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0\'EC\'E8 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v leds_gpio_config\:leds.c}
{\xe \v leds.c\:leds_gpio_config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void leds_gpio_config (void )}}
\par
{\bkmkstart AAAAAAAAGJ}
{\bkmkend AAAAAAAAGJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'F5 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'EE\'E2 }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00012 \{\par
00013     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EF\'EE\'F0\'F2\'EE\'E2}\par
00014     RST_CLK_PCLKcmd(RST_CLK_PCLK_RST_CLK|CLOCK_LEDS, ENABLE);   \par
00015     \par
00016     PORT_InitTypeDef gpio_init_struct_leds;\par
00017     PORT_StructInit(&gpio_init_struct_leds);\par
00018     \par
00019     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0-\'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0 \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB}\par
00020     gpio_init_struct_leds.PORT_Pin = PIN_LED_OK_WORK;\par
00021     gpio_init_struct_leds.PORT_FUNC = PORT_FUNC_PORT;\par
00022     gpio_init_struct_leds.PORT_OE = PORT_OE_OUT;\par
00023     gpio_init_struct_leds.PORT_MODE = PORT_MODE_DIGITAL;\par
00024     gpio_init_struct_leds.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00025     PORT_Init(PORT_LEDS, &gpio_init_struct_leds);\par
00026     \par
00027     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0-\'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8}\par
00028     gpio_init_struct_leds.PORT_Pin = PIN_LED_ERROR_WORK;\par
00029     gpio_init_struct_leds.PORT_FUNC = PORT_FUNC_PORT;\par
00030     gpio_init_struct_leds.PORT_OE = PORT_OE_OUT;\par
00031     gpio_init_struct_leds.PORT_MODE = PORT_MODE_DIGITAL;\par
00032     gpio_init_struct_leds.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00033     PORT_Init(PORT_LEDS, &gpio_init_struct_leds);\par
00034 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB leds.h\par \pard\plain 
{\tc\tcl2 \v leds.h}
{\xe \v leds.h}
{\bkmkstart AAAAAAAAGK}
{\bkmkend AAAAAAAAGK}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'EC\'E8 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0\'EC\'E8 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF leds.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "leds_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "leds_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_LEDS}\~ MDR_PORTD\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 \'ED\'E0 \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CLOCK_LEDS}\~ RST_CLK_PCLK_PORTD\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'EE\'E2 \'E4\'EB\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_LED_OK_WORK}\~ PORT_Pin_7\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4-\'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0 \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_LED_ERROR_WORK}\~ PORT_Pin_8\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4-\'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \par
 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b SET_LED_OK_WORK}()\~ \{{\b PORT_LEDS}->SETTX = {\b PIN_LED_OK_WORK};\}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0 \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RESET_LED_OK_WORK}()\~ \{{\b PORT_LEDS}->CLRTX = {\b PIN_LED_OK_WORK};\}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'FB\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0 \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b SET_LED_ERROR_WORK}()\~ \{{\b PORT_LEDS}->SETTX = {\b PIN_LED_ERROR_WORK};\}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0 \'ED\'E5\'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RESET_LED_ERROR_WORK}()\~ \{{\b PORT_LEDS}->CLRTX = {\b PIN_LED_ERROR_WORK};\}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'FB\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0 \'ED\'E5\'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b leds_gpio_config} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'F5 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'EE\'E2 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'EC\'E8 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0\'EC\'E8 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v CLOCK_LEDS\:leds.h}
{\xe \v leds.h\:CLOCK_LEDS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CLOCK_LEDS\~ RST_CLK_PCLK_PORTD}}
\par
{\bkmkstart AAAAAAAAGL}
{\bkmkend AAAAAAAAGL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'EE\'E2 \'E4\'EB\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'EE\'E2 }}\par
}
{\xe \v PIN_LED_ERROR_WORK\:leds.h}
{\xe \v leds.h\:PIN_LED_ERROR_WORK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_LED_ERROR_WORK\~ PORT_Pin_8}}
\par
{\bkmkstart AAAAAAAAGM}
{\bkmkend AAAAAAAAGM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4-\'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \par
 }}\par
}
{\xe \v PIN_LED_OK_WORK\:leds.h}
{\xe \v leds.h\:PIN_LED_OK_WORK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_LED_OK_WORK\~ PORT_Pin_7}}
\par
{\bkmkstart AAAAAAAAGN}
{\bkmkend AAAAAAAAGN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4-\'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0 \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }}\par
}
{\xe \v PORT_LEDS\:leds.h}
{\xe \v leds.h\:PORT_LEDS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_LEDS\~ MDR_PORTD}}
\par
{\bkmkstart AAAAAAAAGO}
{\bkmkend AAAAAAAAGO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'E2\'FB\'E2\'EE\'E4\'EE\'E2 \'ED\'E0 \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'FB }}\par
}
{\xe \v RESET_LED_ERROR_WORK\:leds.h}
{\xe \v leds.h\:RESET_LED_ERROR_WORK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RESET_LED_ERROR_WORK()\~ \{{\b PORT_LEDS}->CLRTX = {\b PIN_LED_ERROR_WORK};\}}}
\par
{\bkmkstart AAAAAAAAGP}
{\bkmkend AAAAAAAAGP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'FB\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0 \'ED\'E5\'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }}\par
}
{\xe \v RESET_LED_OK_WORK\:leds.h}
{\xe \v leds.h\:RESET_LED_OK_WORK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RESET_LED_OK_WORK()\~ \{{\b PORT_LEDS}->CLRTX = {\b PIN_LED_OK_WORK};\}}}
\par
{\bkmkstart AAAAAAAAGQ}
{\bkmkend AAAAAAAAGQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'FB\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0 \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }}\par
}
{\xe \v SET_LED_ERROR_WORK\:leds.h}
{\xe \v leds.h\:SET_LED_ERROR_WORK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define SET_LED_ERROR_WORK()\~ \{{\b PORT_LEDS}->SETTX = {\b PIN_LED_ERROR_WORK};\}}}
\par
{\bkmkstart AAAAAAAAGR}
{\bkmkend AAAAAAAAGR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0 \'ED\'E5\'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }}\par
}
{\xe \v SET_LED_OK_WORK\:leds.h}
{\xe \v leds.h\:SET_LED_OK_WORK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define SET_LED_OK_WORK()\~ \{{\b PORT_LEDS}->SETTX = {\b PIN_LED_OK_WORK};\}}}
\par
{\bkmkstart AAAAAAAAGS}
{\bkmkend AAAAAAAAGS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0 \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v leds_gpio_config\:leds.h}
{\xe \v leds.h\:leds_gpio_config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void leds_gpio_config (void )}}
\par
{\bkmkstart AAAAAAAAGT}
{\bkmkend AAAAAAAAGT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'F5 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'EE\'E2 }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00012 \{\par
00013     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EF\'EE\'F0\'F2\'EE\'E2}\par
00014     RST_CLK_PCLKcmd(RST_CLK_PCLK_RST_CLK|CLOCK_LEDS, ENABLE);   \par
00015     \par
00016     PORT_InitTypeDef gpio_init_struct_leds;\par
00017     PORT_StructInit(&gpio_init_struct_leds);\par
00018     \par
00019     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0-\'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0 \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB}\par
00020     gpio_init_struct_leds.PORT_Pin = PIN_LED_OK_WORK;\par
00021     gpio_init_struct_leds.PORT_FUNC = PORT_FUNC_PORT;\par
00022     gpio_init_struct_leds.PORT_OE = PORT_OE_OUT;\par
00023     gpio_init_struct_leds.PORT_MODE = PORT_MODE_DIGITAL;\par
00024     gpio_init_struct_leds.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00025     PORT_Init(PORT_LEDS, &gpio_init_struct_leds);\par
00026     \par
00027     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'E0-\'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'E0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8}\par
00028     gpio_init_struct_leds.PORT_Pin = PIN_LED_ERROR_WORK;\par
00029     gpio_init_struct_leds.PORT_FUNC = PORT_FUNC_PORT;\par
00030     gpio_init_struct_leds.PORT_OE = PORT_OE_OUT;\par
00031     gpio_init_struct_leds.PORT_MODE = PORT_MODE_DIGITAL;\par
00032     gpio_init_struct_leds.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00033     PORT_Init(PORT_LEDS, &gpio_init_struct_leds);\par
00034 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB list.c\par \pard\plain 
{\tc\tcl2 \v list.c}
{\xe \v list.c}
{\bkmkstart AAAAAAAAGU}
{\bkmkend AAAAAAAAGU}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'EF\'E8\'F1\'EA\'E0\'EC\'E8 (\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E0\'ED\'E0\'EB\'EE\'E3\'E8\'F7\'ED\'E0 linux kernel) }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "list.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF list.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "list_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b init_list_head} ({\b list_head} *list)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b __list_add} ({\b list_head} *new, {\b list_head} *prev, {\b list_head} *next)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA (\'EC\'E5\'E6\'E4\'F3 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'EC\'E8 \'E8 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'EC\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0\'EC\'E8) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_add} ({\b list_head} *new, {\b list_head} *head)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_add_tail} ({\b list_head} *new, {\b list_head} *head)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'EA\'EE\'ED\'E5\'F6 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b __list_del} ({\b list_head} *prev, {\b list_head} *next)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'E4\'E0\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_del} ({\b list_head} *entry)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'E4\'E0\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \'E8 \'EE\'F7\'E8\'F9\'E0\'E5\'F2 \'E5\'E3\'EE }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b list_is_last} ({\b list_head} *list, {\b list_head} *head)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'F3\'E7\'E5\'EB \'F1\'EF\'E8\'F1\'EA\'E0 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'EC \'F3\'E7\'EB\'EE\'EC \'E2 \'F1\'EF\'E8\'F1\'EA\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b list_empty} ({\b list_head} *head)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA \'EF\'F3\'F1\'F2\'FB\'EC }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'EF\'E8\'F1\'EA\'E0\'EC\'E8 (\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E0\'ED\'E0\'EB\'EE\'E3\'E8\'F7\'ED\'E0 linux kernel) \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v __list_add\:list.c}
{\xe \v list.c\:__list_add}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void __list_add ({\b list_head} *  {\i new}, {\b list_head} *  {\i prev}, {\b list_head} *  {\i next})}}
\par
{\bkmkstart AAAAAAAAGV}
{\bkmkend AAAAAAAAGV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA (\'EC\'E5\'E6\'E4\'F3 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'EC\'E8 \'E8 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'EC\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0\'EC\'E8) }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E2\'F1\'F2\'E0\'E2\'EA\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'E2 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA (\'EC\'E5\'E6\'E4\'F3 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'EC\'E8 \'E8 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'EC\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0\'EC\'E8) \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00020 \{\par
00021     next->prev = {\cf17 new};\par
00022     {\cf17 new}->next = next;\par
00023     {\cf17 new}->prev = prev;\par
00024     prev->next = {\cf17 new};\par
00025 \}\par
}
}
{\xe \v __list_del\:list.c}
{\xe \v list.c\:__list_del}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void __list_del ({\b list_head} *  {\i prev}, {\b list_head} *  {\i next})}}
\par
{\bkmkstart AAAAAAAAGW}
{\bkmkend AAAAAAAAGW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'E4\'E0\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'F3\'E4\'E0\'EB\'E5\'ED\'E8\'FF \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'F1\'EF\'E8\'F1\'EA\'E0 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00044 \{\par
00045   next->prev = prev;\par
00046   prev->next = next;\par
00047 \}\par
}
}
{\xe \v init_list_head\:list.c}
{\xe \v list.c\:init_list_head}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void init_list_head ({\b list_head} *  {\i list})}}
\par
{\bkmkstart AAAAAAAAGX}
{\bkmkend AAAAAAAAGX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00012 \{\par
00013     list->next = list;\par
00014     list->prev = list;\par
00015 \}\par
}
}
{\xe \v list_add\:list.c}
{\xe \v list.c\:list_add}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_add ({\b list_head} *  {\i new}, {\b list_head} *  {\i head})}}
\par
{\bkmkstart AAAAAAAAGY}
{\bkmkend AAAAAAAAGY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E2\'F1\'F2\'E0\'E2\'EA\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'F1\'F0\'E0\'E7\'F3 \'EF\'EE\'F1\'EB\'E5 head \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00030 \{\par
00031     __list_add({\cf17 new}, head, head->next);\par
00032 \}\par
}
}
{\xe \v list_add_tail\:list.c}
{\xe \v list.c\:list_add_tail}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_add_tail ({\b list_head} *  {\i new}, {\b list_head} *  {\i head})}}
\par
{\bkmkstart AAAAAAAAGZ}
{\bkmkend AAAAAAAAGZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'EA\'EE\'ED\'E5\'F6 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E2\'F1\'F2\'E0\'E2\'EA\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'EF\'E5\'F0\'E5\'E4 head (\'F2.\'E5. \'E2 \'F5\'E2\'EE\'F1\'F2 \'F3\'E7\'EB\'E0) \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00037 \{\par
00038     __list_add({\cf17 new}, head->prev, head);\par
00039 \}\par
}
}
{\xe \v list_del\:list.c}
{\xe \v list.c\:list_del}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_del ({\b list_head} *  {\i entry})}}
\par
{\bkmkstart AAAAAAAAHA}
{\bkmkend AAAAAAAAHA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'E4\'E0\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \'E8 \'EE\'F7\'E8\'F9\'E0\'E5\'F2 \'E5\'E3\'EE }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'F3\'E4\'E0\'EB\'E5\'ED\'E8\'FF \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'F1\'EF\'E8\'F1\'EA\'E0 \'E8 \'E5\'E3\'EE \'EE\'F7\'E8\'F1\'F2\'EA\'E8 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00052 \{\par
00053   __list_del(entry->prev, entry->next);\par
00054   entry->next = NULL;\par
00055   entry->prev = NULL;\par
00056 \}\par
}
}
{\xe \v list_empty\:list.c}
{\xe \v list.c\:list_empty}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int list_empty ({\b list_head} *  {\i head})}}
\par
{\bkmkstart AAAAAAAAHB}
{\bkmkend AAAAAAAAHB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA \'EF\'F3\'F1\'F2\'FB\'EC }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF, \'EE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'FE\'F9\'E0\'FF, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA \'EF\'F3\'F1\'F2\'FB\'EC, \'E2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2 true, \'E5\'F1\'EB\'E8 \'EF\'F3\'F1\'F2, \'E2 \'EF\'F0\'EE\'F2\'E8\'E2\'ED\'EE\'EC \'F1\'EB\'F3\'F7\'E0\'E5 \'E2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2 false \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00068 \{\par
00069     {\cf19 return} head->next == head;\par
00070 \}\par
}
}
{\xe \v list_is_last\:list.c}
{\xe \v list.c\:list_is_last}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int list_is_last ({\b list_head} *  {\i list}, {\b list_head} *  {\i head})}}
\par
{\bkmkstart AAAAAAAAHC}
{\bkmkend AAAAAAAAHC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'F3\'E7\'E5\'EB \'F1\'EF\'E8\'F1\'EA\'E0 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'EC \'F3\'E7\'EB\'EE\'EC \'E2 \'F1\'EF\'E8\'F1\'EA\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'FF, \'EE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'FE\'F9\'E0\'FF, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'F3\'E7\'E5\'EB \'F1\'EF\'E8\'F1\'EA\'E0 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'EC \'F3\'E7\'EB\'EE\'EC \'E2 \'F1\'EF\'E8\'F1\'EA\'E5 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00061 \{\par
00062     {\cf19 return} list->next == head;\par
00063 \} \par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB list.h\par \pard\plain 
{\tc\tcl2 \v list.h}
{\xe \v list.h}
{\bkmkstart AAAAAAAAHD}
{\bkmkend AAAAAAAAHD}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'EF\'E8\'F1\'EA\'E0\'EC\'E8 (\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E0\'ED\'E0\'EB\'EE\'E3\'E8\'F7\'ED\'E0 linux kernel) }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
{\f2 #include <stddef.h>}\par
{\f2 #include <stdio.h>}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF list.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "list_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "list_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b list_head_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b list_for_each_entry}(pos,  head,  member)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E4\'EB\'FF \'EE\'E1\'F5\'EE\'E4\'E0 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 (\'E1\'EE\'EB\'E5\'E5 \'EE\'EF\'F2\'E8\'EC\'E0\'EB\'FC\'ED\'FB\'E9 \'E2\'E0\'F0\'E8\'E0\'ED\'F2) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b list_for_each}(pos,  head)\~ 	for (pos = (head)->next; pos != (head); pos = pos->next)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E4\'EB\'FF \'EE\'E1\'F5\'EE\'E4\'E0 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 (head - \'F3\'EA\'E0\'E7\'FB\'E2\'E0\'E5\'F2 \'ED\'E0 \'F1\'EF\'E8\'F1\'EE\'EA, pos - \'EA\'F3\'F0\'F1\'EE\'F0, \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'EC\'FB\'E9 \'E4\'EB\'FF \'EE\'E1\'F5\'EE\'E4\'E0) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b container_of}(ptr,  type,  member)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'EE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2 \'E0\'E4\'F0\'E5\'F1 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'EF\'EE \'E8\'E7\'E2\'E5\'F1\'F2\'ED\'EE\'EC\'F3 \'E0\'E4\'F0\'E5\'F1\'F3 \'F7\'EB\'E5\'ED\'E0 \'FD\'F2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB (ptr-\'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F7\'EB\'E5\'ED \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB, type-\'F2\'E8\'EF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB, member-\'E8\'EC\'FF \'F7\'EB\'E5\'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b list_entry}(ptr,  type,  member)\~ 	{\b container_of}(ptr, type, member)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'EE\'E1\'E5\'F0\'F2\'EA\'E0 container_of. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LIST_HEAD_INIT}(name)\~ \{ &(name), &(name) \}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LIST_HEAD}(name)\~ 	{\b list_head} name = {\b LIST_HEAD_INIT}(name)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'F1\'EE\'E7\'E4\'E0\'ED\'E8\'FF \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'F1 \'E8\'EC\'E5\'ED\'E5\'EC name. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b list_head_struct} {\b list_head}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b init_list_head} ({\b list_head} *list)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b __list_add} ({\b list_head} *new, {\b list_head} *prev, {\b list_head} *next)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA (\'EC\'E5\'E6\'E4\'F3 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'EC\'E8 \'E8 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'EC\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0\'EC\'E8) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_add} ({\b list_head} *new, {\b list_head} *head)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_add_tail} ({\b list_head} *new, {\b list_head} *head)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'EA\'EE\'ED\'E5\'F6 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b __list_del} ({\b list_head} *prev, {\b list_head} *next)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'E4\'E0\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_del} ({\b list_head} *entry)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'E4\'E0\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \'E8 \'EE\'F7\'E8\'F9\'E0\'E5\'F2 \'E5\'E3\'EE }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b list_is_last} ({\b list_head} *list, {\b list_head} *head)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'F3\'E7\'E5\'EB \'F1\'EF\'E8\'F1\'EA\'E0 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'EC \'F3\'E7\'EB\'EE\'EC \'E2 \'F1\'EF\'E8\'F1\'EA\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b list_empty} ({\b list_head} *head)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA \'EF\'F3\'F1\'F2\'FB\'EC }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1\'EE \'F1\'EF\'E8\'F1\'EA\'E0\'EC\'E8 (\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E0\'ED\'E0\'EB\'EE\'E3\'E8\'F7\'ED\'E0 linux kernel) \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v container_of\:list.h}
{\xe \v list.h\:container_of}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define container_of( ptr,  type,  member)}}
\par
{\bkmkstart AAAAAAAAHE}
{\bkmkend AAAAAAAAHE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b \'CC\'E0\'EA\'F0\'EE\'EE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'E5:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid     (\{          \\\par
    const typeof( ((type *)0)->member ) *__mptr = (ptr);    \\\par
    (type *)( ({\cf18 char} *)__mptr - offsetof(type,member) );\})\par
}
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'EE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2 \'E0\'E4\'F0\'E5\'F1 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'EF\'EE \'E8\'E7\'E2\'E5\'F1\'F2\'ED\'EE\'EC\'F3 \'E0\'E4\'F0\'E5\'F1\'F3 \'F7\'EB\'E5\'ED\'E0 \'FD\'F2\'EE\'E9 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB (ptr-\'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F7\'EB\'E5\'ED \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB, type-\'F2\'E8\'EF \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB, member-\'E8\'EC\'FF \'F7\'EB\'E5\'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB) }}\par
}
{\xe \v list_entry\:list.h}
{\xe \v list.h\:list_entry}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define list_entry( ptr,  type,  member)\~ 	{\b container_of}(ptr, type, member)}}
\par
{\bkmkstart AAAAAAAAHF}
{\bkmkend AAAAAAAAHF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'EE\'E1\'E5\'F0\'F2\'EA\'E0 container_of. }}\par
}
{\xe \v list_for_each\:list.h}
{\xe \v list.h\:list_for_each}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define list_for_each( pos,  head)\~ 	for (pos = (head)->next; pos != (head); pos = pos->next)}}
\par
{\bkmkstart AAAAAAAAHG}
{\bkmkend AAAAAAAAHG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E4\'EB\'FF \'EE\'E1\'F5\'EE\'E4\'E0 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 (head - \'F3\'EA\'E0\'E7\'FB\'E2\'E0\'E5\'F2 \'ED\'E0 \'F1\'EF\'E8\'F1\'EE\'EA, pos - \'EA\'F3\'F0\'F1\'EE\'F0, \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'EC\'FB\'E9 \'E4\'EB\'FF \'EE\'E1\'F5\'EE\'E4\'E0) }}\par
}
{\xe \v list_for_each_entry\:list.h}
{\xe \v list.h\:list_for_each_entry}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define list_for_each_entry( pos,  head,  member)}}
\par
{\bkmkstart AAAAAAAAHH}
{\bkmkend AAAAAAAAHH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b \'CC\'E0\'EA\'F0\'EE\'EE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'E5:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid     {\cf19 for} (pos = list_entry((head)->next, typeof(*pos), member);  \\\par
         &pos->member != (head);    \\\par
         pos = list_entry(pos->member.next, typeof(*pos), member))\par
}
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E4\'EB\'FF \'EE\'E1\'F5\'EE\'E4\'E0 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 (\'E1\'EE\'EB\'E5\'E5 \'EE\'EF\'F2\'E8\'EC\'E0\'EB\'FC\'ED\'FB\'E9 \'E2\'E0\'F0\'E8\'E0\'ED\'F2) }}\par
}
{\xe \v LIST_HEAD\:list.h}
{\xe \v list.h\:LIST_HEAD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LIST_HEAD( name)\~ 	{\b list_head} name = {\b LIST_HEAD_INIT}(name)}}
\par
{\bkmkstart AAAAAAAAHI}
{\bkmkend AAAAAAAAHI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'F1\'EE\'E7\'E4\'E0\'ED\'E8\'FF \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'F1 \'E8\'EC\'E5\'ED\'E5\'EC name. }}\par
}
{\xe \v LIST_HEAD_INIT\:list.h}
{\xe \v list.h\:LIST_HEAD_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LIST_HEAD_INIT( name)\~ \{ &(name), &(name) \}}}
\par
{\bkmkstart AAAAAAAAHJ}
{\bkmkend AAAAAAAAHJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v list_head\:list.h}
{\xe \v list.h\:list_head}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b list_head_struct} {\b list_head}}}
\par
{\bkmkstart AAAAAAAAHK}
{\bkmkend AAAAAAAAHK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v __list_add\:list.h}
{\xe \v list.h\:__list_add}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void __list_add ({\b list_head} *  {\i new}, {\b list_head} *  {\i prev}, {\b list_head} *  {\i next})}}
\par
{\bkmkstart AAAAAAAAHL}
{\bkmkend AAAAAAAAHL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA (\'EC\'E5\'E6\'E4\'F3 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'EC\'E8 \'E8 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'EC\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0\'EC\'E8) }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i new} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'ED\'EE\'E2\'FB\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i prev} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i next} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E2\'F1\'F2\'E0\'E2\'EA\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'E2 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA (\'EC\'E5\'E6\'E4\'F3 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'EC\'E8 \'E8 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'EC\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0\'EC\'E8) \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00020 \{\par
00021     next->prev = {\cf17 new};\par
00022     {\cf17 new}->next = next;\par
00023     {\cf17 new}->prev = prev;\par
00024     prev->next = {\cf17 new};\par
00025 \}\par
}
}
{\xe \v __list_del\:list.h}
{\xe \v list.h\:__list_del}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void __list_del ({\b list_head} *  {\i prev}, {\b list_head} *  {\i next})}}
\par
{\bkmkstart AAAAAAAAHM}
{\bkmkend AAAAAAAAHM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'E4\'E0\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i prev} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'F0\'E5\'E4\'FB\'E4\'F3\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i next} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'F3\'E4\'E0\'EB\'E5\'ED\'E8\'FF \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'F1\'EF\'E8\'F1\'EA\'E0 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00044 \{\par
00045   next->prev = prev;\par
00046   prev->next = next;\par
00047 \}\par
}
}
{\xe \v init_list_head\:list.h}
{\xe \v list.h\:init_list_head}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void init_list_head ({\b list_head} *  {\i list})}}
\par
{\bkmkstart AAAAAAAAHN}
{\bkmkend AAAAAAAAHN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i list} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'EF\'E8\'F1\'EA\'E0\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00012 \{\par
00013     list->next = list;\par
00014     list->prev = list;\par
00015 \}\par
}
}
{\xe \v list_add\:list.h}
{\xe \v list.h\:list_add}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_add ({\b list_head} *  {\i new}, {\b list_head} *  {\i head})}}
\par
{\bkmkstart AAAAAAAAHO}
{\bkmkend AAAAAAAAHO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i new} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'ED\'EE\'E2\'FB\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i head} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'EF\'E8\'F1\'EA\'E0\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E2\'F1\'F2\'E0\'E2\'EA\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'F1\'F0\'E0\'E7\'F3 \'EF\'EE\'F1\'EB\'E5 head \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00030 \{\par
00031     __list_add({\cf17 new}, head, head->next);\par
00032 \}\par
}
}
{\xe \v list_add_tail\:list.h}
{\xe \v list.h\:list_add_tail}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_add_tail ({\b list_head} *  {\i new}, {\b list_head} *  {\i head})}}
\par
{\bkmkstart AAAAAAAAHP}
{\bkmkend AAAAAAAAHP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'F1\'F2\'E0\'E2\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'E2 \'EA\'EE\'ED\'E5\'F6 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i new} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'ED\'EE\'E2\'FB\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i head} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'EF\'E8\'F1\'EA\'E0\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'E2\'F1\'F2\'E0\'E2\'EA\'E8 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'EF\'E5\'F0\'E5\'E4 head (\'F2.\'E5. \'E2 \'F5\'E2\'EE\'F1\'F2 \'F3\'E7\'EB\'E0) \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00037 \{\par
00038     __list_add({\cf17 new}, head->prev, head);\par
00039 \}\par
}
}
{\xe \v list_del\:list.h}
{\xe \v list.h\:list_del}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_del ({\b list_head} *  {\i entry})}}
\par
{\bkmkstart AAAAAAAAHQ}
{\bkmkend AAAAAAAAHQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'E4\'E0\'EB\'FF\'E5\'F2 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \'E8 \'EE\'F7\'E8\'F9\'E0\'E5\'F2 \'E5\'E3\'EE }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i entry} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F3\'E4\'E0\'EB\'FF\'E5\'EC\'FB\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2\cell }
{\row }
}
\'D4\'F3\'ED\'EA\'F6\'E8\'FF \'F3\'E4\'E0\'EB\'E5\'ED\'E8\'FF \'FD\'EB\'E5\'EC\'E5\'ED\'F2\'E0 \'F1\'EF\'E8\'F1\'EA\'E0 \'E8 \'E5\'E3\'EE \'EE\'F7\'E8\'F1\'F2\'EA\'E8 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00052 \{\par
00053   __list_del(entry->prev, entry->next);\par
00054   entry->next = NULL;\par
00055   entry->prev = NULL;\par
00056 \}\par
}
}
{\xe \v list_empty\:list.h}
{\xe \v list.h\:list_empty}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int list_empty ({\b list_head} *  {\i head})}}
\par
{\bkmkstart AAAAAAAAHR}
{\bkmkend AAAAAAAAHR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA \'EF\'F3\'F1\'F2\'FB\'EC }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i head} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'EF\'E8\'F1\'EA\'E0 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'D1\'EE\'EE\'E1\'F9\'E5\'ED\'E8\'E5 \'F1 \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2\'EE\'EC (1 - \'F1\'EF\'E8\'F1\'EE\'EA \'EF\'F3\'F1\'F2, 0 - \'ED\'E5 \'EF\'F3\'F1\'F2)\par
}}\'D4\'F3\'ED\'EA\'F6\'E8\'FF, \'EE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'FE\'F9\'E0\'FF, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'E9 \'F1\'EF\'E8\'F1\'EE\'EA \'EF\'F3\'F1\'F2\'FB\'EC, \'E2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2 true, \'E5\'F1\'EB\'E8 \'EF\'F3\'F1\'F2, \'E2 \'EF\'F0\'EE\'F2\'E8\'E2\'ED\'EE\'EC \'F1\'EB\'F3\'F7\'E0\'E5 \'E2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2 false \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00068 \{\par
00069     {\cf19 return} head->next == head;\par
00070 \}\par
}
}
{\xe \v list_is_last\:list.h}
{\xe \v list.h\:list_is_last}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int list_is_last ({\b list_head} *  {\i list}, {\b list_head} *  {\i head})}}
\par
{\bkmkstart AAAAAAAAHS}
{\bkmkend AAAAAAAAHS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'E5\'F2, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'F3\'E7\'E5\'EB \'F1\'EF\'E8\'F1\'EA\'E0 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'EC \'F3\'E7\'EB\'EE\'EC \'E2 \'F1\'EF\'E8\'F1\'EA\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i list} \cell }{- \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i head} \cell }{- \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F1\'EF\'E8\'F1\'EA\'E0 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'D1\'EE\'EE\'E1\'F9\'E5\'ED\'E8\'E5 \'F1 \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2\'EE\'EC (1 - \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF, 0 - \'ED\'E5 \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF)\par
}}\'D4\'F3\'ED\'EA\'F6\'E8\'FF, \'EE\'EF\'F0\'E5\'E4\'E5\'EB\'FF\'FE\'F9\'E0\'FF, \'FF\'E2\'EB\'FF\'E5\'F2\'F1\'FF \'EB\'E8 \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'F3\'E7\'E5\'EB \'F1\'EF\'E8\'F1\'EA\'E0 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'EC \'F3\'E7\'EB\'EE\'EC \'E2 \'F1\'EF\'E8\'F1\'EA\'E5 \par
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00061 \{\par
00062     {\cf19 return} list->next == head;\par
00063 \} \par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB main.c\par \pard\plain 
{\tc\tcl2 \v main.c}
{\xe \v main.c}
{\bkmkstart AAAAAAAAHT}
{\bkmkend AAAAAAAAHT}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "main.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF main.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "main_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b main} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b request_data} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'F0\'E0\'F8\'E8\'E2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'ED\'E0 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b do_mpa_task} ({\b adc_n} *adc_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'E5 \'E7\'E0\'E4\'E0\'F7\'E8 \'CC\'CF\'C0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b sync_adc_chanels} (void *data)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E8\'ED\'F5\'F0\'EE\'ED\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EA\'E0\'ED\'E0\'EB\'FB \'C0\'D6\'CF (\'E2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2\'F1\'FF \'EF\'F0\'E8 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'ED\'E8\'E8 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF Timer2 \'EF\'EE \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'FE \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 CNT) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b receive_adc_chanel_pack} (void *data)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'F1 \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2\'E0\'EC\'E8 \'E8\'E7\'EC\'E5\'F0\'E5\'ED\'E8\'E9 \'EE\'E4\'ED\'EE\'E3\'EE \'EA\'E0\'ED\'E0\'EB\'E0 (\'E2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2\'F1\'FF \'EF\'F0\'E8 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'ED\'E8\'E8 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF Timer2 \'EF\'EE \'E7\'E0\'F5\'E2\'E0\'F2\'F3) }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b adc_n} {\b adc_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_3}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer3 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b list_head} * {\b tmr_handler_head} [{\b TIMER_NUM}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'F1\'F1\'E8\'E2 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'E5\'E9 \'ED\'E0 head \'F1\'EF\'E8\'F1\'EA\'EE\'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} {\b spi_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 SPI \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} {\b spi_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_n} {\b uart_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 UART \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_n} {\b uart_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b ram_data} * {\b ram_space_pointer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b rom_data} * {\b rom_space_pointer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CF\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b int_ram_heap} {\b heap}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E4\'E5\'EB\'E5\'ED\'E8\'E5 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 \'CC\'CA \'E4\'EB\'FF "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'EE\'E9" \'EA\'F3\'F7\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b int_ram_heap} * {\b heap_ptr} = &{\b heap}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'F3\'FE" \'EA\'F3\'F7\'F3 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v do_mpa_task\:main.c}
{\xe \v main.c\:do_mpa_task}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void do_mpa_task ({\b adc_n} *  {\i adc_struct})}}
\par
{\bkmkstart AAAAAAAAHU}
{\bkmkend AAAAAAAAHU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'E5 \'E7\'E0\'E4\'E0\'F7\'E8 \'CC\'CF\'C0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *adc_struct} \cell }{- \'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00197 \{\par
00198     {\cf20 // \'D2\'E5\'EC\'EF\'EE\'E2\'FB\'E5 \'EF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5, \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E5 \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'C0\'D6\'CF}\par
00199     {\cf18 int} adc_code[MAX_CHANEL_NUMBER] = \{0\};\par
00200     int16_t adc_value;\par
00201     \par
00202     {\cf20 // TODO: \'ED\'E0 \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'EC\'EE\'EC\'E5\'ED\'F2 \'E4\'E0\'ED\'ED\'E0\'FF \'F4-\'F6\'E8\'FF \'EE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'CC\'CF\'C0 \'F2\'EE\'EB\'FC\'EA\'EE \'E4\'EB\'FF \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'E9 0-10\'C2 (\'E4\'EB\'FF \'F2\'EE\'EA\'E0 \'E2 \'EA\'E0\'F0\'F2\'F3 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'ED\'E0\'E4\'EE \'E4\'EE\'E1\'E0\'E2\'EB\'FF\'F2\'FC \'F1\'E2\'EE\'E8 \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'FB, \'F2.\'EA. \'EE\'ED\'E8 \'EE\'F2\'EB\'E8\'F7\'E0\'FE\'F2\'F1\'FF)}\par
00203     \par
00204     {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'EE \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0}\par
00205     mpa_ram_registers *ptr = &ram_space_pointer->mpa_ram_register_space;\par
00206     \par
00207     {\cf20 // \'CD\'E8\'E6\'E5 \'EF\'F0\'E8\'E2\'E5\'E4\'E5\'ED\'FB \'E0\'EF\'EF\'F0\'EE\'EA\'F1\'E8\'EC\'E8\'F0\'F3\'FE\'F9\'E8\'E5 \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'FB, \'EF\'EE\'EB\'F3\'F7\'E5\'ED\'ED\'FB\'E5 \'FD\'EA\'F1\'EF\'E5\'F0\'E8\'EC\'E5\'ED\'F2\'E0\'EB\'FC\'ED\'EE \'E4\'EB\'FF \'E2\'F1\'E5\'F5 \'F0\'E5\'E6\'E8\'EC\'EE\'E2 \'F0\'E0\'E1\'EE\'F2\'FB \'EE\'F2\'EB\'E0\'E4\'EE\'F7\'ED\'EE\'E9 \'EF\'EB\'E0\'F2\'FB \'C0\'D6\'CF}\par
00208     {\cf20 /*}\par
00209 {\cf20         \'E4\'EB\'FF \'E4\'E2\'F3\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'E2\'F5 \'ED\'E0\'EF\'F0 (-5.4 ... 5.4 \'C2 ) \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=A1=0}\par
00210 {\cf20                 U = 1.6474f*pow(10,-4)*adc_code;}\par
00211 {\cf20                 delta = 6.5627f*pow(10,-6)*adc_code + 0.00039f;}\par
00212 {\cf20         \'E4\'EB\'FF \'EE\'E4\'ED\'EE\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'E2\'F5 \'ED\'E0\'EF\'F0 (0 ... 10.8 \'C2 ) \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=1;A1=0   }\par
00213 {\cf20                 U = 1.6474f*pow(10,-4)*adc_code + 5.398f;}\par
00214 {\cf20                 delta = 6.6962f*pow(10,-6)*adc_code + 0.4252307f;}\par
00215 {\cf20         \'E4\'EB\'FF \'EE\'E4\'ED\'EE\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'E2\'F5 \'F2\'EE\'EA\'E0 (0 ... 21.6 \'EC\'C0 ) \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=1;A1=0}\par
00216 {\cf20                 I = 3.052f*pow(10,-4)*adc_code + 10.0f;}\par
00217 {\cf20                 delta = -11.9006f*pow(10,-6)*adc_code + 0.03072506f;}\par
00218 {\cf20         \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E0 \'E4\'EB\'FF \'E4\'E2\'F3\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'F1\'EB\'F3\'F7\'E0\'FF \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=1;A1=1 (\'ED\'E0 \'E2\'FB\'F5\'EE\'E4\'E5 \'E4\'EE\'EB\'E6\'ED\'EE \'E1\'FB\'F2\'FC 0\'C2)}\par
00219 {\cf20                 U = 1.6474f*pow(10,-4)*adc_code;}\par
00220 {\cf20                 delta = 6.5627f*pow(10,-6)*adc_code + 0.00039f;         }\par
00221 {\cf20         \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E0 \'E4\'EB\'FF \'EE\'E4\'ED\'EE\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'F1\'EB\'F3\'F7\'E0\'FF    \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=0;A1=1 (\'ED\'E0 \'E2\'FB\'F5\'EE\'E4\'E5 \'E4\'EE\'EB\'E6\'ED\'EE \'E1\'FB\'F2\'FC 0\'C2)}\par
00222 {\cf20                 U = 1.6474f*pow(10,-4)*adc_code + 5.398f;}\par
00223 {\cf20                 delta = 6.6962f*pow(10,-6)*adc_code + 0.4252307f;}\par
00224 {\cf20                 }\par
00225 {\cf20         \'D0\'E5\'E7\'F3\'EB\'FC\'F2\'E8\'F0\'F3\'FE\'F9\'E5\'E5 \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'E5 \'EF\'EE\'F1\'EB\'E5 \'E0\'EF\'EF\'F0\'EE\'EA\'F1\'E8\'EC\'E0\'F6\'E8\'E8 U = U - delta;}\par
00226 {\cf20     */}\par
00227 \par
00228     {\cf20 // \'CF\'F0\'EE\'E8\'E7\'E2\'EE\'E4\'E8\'EC \'F3\'F1\'F0\'E5\'E4\'ED\'E5\'ED\'E8\'E5 \'EF\'EE \'EC\'E0\'EA\'F1\'E8\'EC \'EA\'EE\'EB-\'E2\'F3 \'E2\'FB\'E1\'EE\'F0\'EE\'EA, \'E5\'F1\'EB\'E8 \'EA\'EE\'EB-\'E2\'EE \'E2\'FB\'E1\'EE\'F0\'EE\'EA \'F0\'E0\'E7\'EB\'E8\'F7\'E0\'E5\'F2\'F1\'FF \'E4\'EB\'FF \'F0\'E0\'E7\'ED\'FB\'F5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'CC\'CF\'C0}\par
00229     adc_1.avg_num = find_max_halfword(ptr->AI_RomRegs.AI_NumForAverag, CHANEL_NUMBER);\par
00230     \par
00231     {\cf19 for} (uint8_t k = 0; k < CHANEL_NUMBER; k++)\par
00232     \{\par
00233         {\cf19 for} (uint8_t i = 0; i < ptr->AI_RomRegs.AI_NumForAverag[k]; i++)\par
00234         \{       \par
00235             memcpy(&adc_value, adc_struct->spi_struct->buffer + (i*CHANEL_NUMBER) + k, {\cf17 sizeof}(adc_value));\par
00236             adc_code[k] += (int16_t)(~adc_value + 1);   \par
00237         \}\par
00238         adc_code[k] /= ptr->AI_RomRegs.AI_NumForAverag[k];\par
00239         {\cf20 // \'CA\'EB\'E0\'E4\'E5\'EC \'E2 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'E2\'F3\'FE\'F9\'E8\'E9 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'CC\'CF\'C0 \'EF\'EE\'EB\'F3\'F7\'E5\'ED\'ED\'FB\'E5 \'EA\'EE\'E4 \'C0\'D6\'CF \'E4\'EB\'FF \'F2\'E5\'EA\'F3\'F9\'E5\'E3\'EE \'EA\'E0\'ED\'E0\'EB\'E0 \'CC\'CF\'C0}\par
00240         memcpy(&(ptr->AI_CodeADC[k]), &adc_code[k], {\cf17 sizeof}(adc_code[k]));\par
00241         {\cf20 // \'C2 \'E7\'E0\'E2\'E8\'F1\'E8\'EC\'EE\'F1\'F2\'E8 \'EE\'F2 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 \'CC\'CF\'C0 (\'F2\'EE\'EA/\'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'E5) \'E2\'FB\'F7\'E8\'F1\'EB\'FF\'E5\'EC \'EF\'EE \'E0\'EF\'EF\'F0\'EE\'EA\'F1\'E8\'EC\'E8\'F0\'F3\'FE\'F9\'E5\'EC\'F3 \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'F3 \'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'FF/\'F2\'EE\'EA\'E0 \'E8 \'EA\'EB\'E0\'E4\'E5\'EC }\par
00242         {\cf20 // \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2 \'E2 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'E2\'F3\'FE\'F9\'E8\'E9 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'CC\'CF\'C0 \'E4\'EB\'FF \'F2\'E5\'EA\'F3\'F9\'E5\'E3\'EE \'EA\'E0\'ED\'E0\'EB\'E0 \'CC\'CF\'C0}\par
00243         {\cf19 switch} ( TEST_BIT(k, ptr->AI_RomRegs.AI_OperMode.adc_chs_mode))\par
00244         \{\par
00245             {\cf19 case} 0:\par
00246                     {\cf20 // \'CD\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'E5 0-10\'C2}\par
00247                     ptr->AI_PhysQuantFloat[k] = ptr->AI_RomRegs.AI_PolynConst0[k] + (ptr->AI_RomRegs.AI_PolynConst1[k])*(ptr->AI_CodeADC[k]);\par
00248                     {\cf19 break};\par
00249             \par
00250             {\cf19 case} 1:\par
00251                     {\cf20 // \'D2\'EE\'EA 0-20\'EC\'C0}\par
00252                     ptr->AI_PhysQuantFloat[k] = 4.004f*(ptr->AI_RomRegs.AI_PolynConst0[k] + (ptr->AI_RomRegs.AI_PolynConst1[k])*(ptr->AI_CodeADC[k]));\par
00253                     {\cf19 break};\par
00254             \par
00255             {\cf19 default}:\par
00256                     {\cf19 break};\par
00257         \}\par
00258     \}\par
00259 \}\par
}
}
{\xe \v main\:main.c}
{\xe \v main.c\:main}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int main (void )}}
\par
{\bkmkstart AAAAAAAAHV}
{\bkmkend AAAAAAAAHV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00037 \{   \par
00038     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'CC\'CA}\par
00039     clock_init();\par
00040     {\cf20 // \'CE\'E1\'F9\'E0\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E1\'EB\'EE\'EA\'E0 DMA \'CC\'CA}\par
00041     dma_common_init();\par
00042     {\cf20 // \'CF\'F0\'EE\'F8\'E8\'E2\'EA\'E0 \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'CF\'C7\'D3 (\'E4\'E5\'EB\'E0\'E5\'F2\'F1\'FF \'F2\'EE\'EB\'FC\'EA\'EE 1 \'F0\'E0\'E7)}\par
00043 {\cf21     #ifdef ROM_IS_USED}\par
00044         ebc_init(EBC_ROM);\par
00045         init_external_rom_space();\par
00046 {\cf21     #endif}\par
00047     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'CE\'C7\'D3}\par
00048     ebc_init(EBC_RAM);\par
00049     init_external_ram_space(); \par
00050     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'F1\'E2\'E5\'F2\'EE\'E4\'E8\'EE\'E4\'ED\'FB\'F5 \'E8\'ED\'E4\'E8\'EA\'E0\'F2\'EE\'F0\'EE\'E2}\par
00051     leds_gpio_config();\par
00052         \par
00053     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E8 \'F1\'EE\'E7\'E4\'E0\'ED\'E8\'E5 \'F1\'EF\'E8\'F1\'EA\'EE\'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2}\par
00054     list_tmr_handler_init(1);\par
00055     list_tmr_handler_add_tail(1, sync_adc_chanels, NULL, TIMER_STATUS_CNT_ARR);\par
00056     list_tmr_handler_add_tail(1, receive_adc_chanel_pack, NULL, TIMER_STATUS_CCR_CAP1_CH4);\par
00057     \par
00058     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E1\'EB\'EE\'EA\'E0 SSI1 \'CC\'CA}\par
00059     spi_1.SSPx = MDR_SSP1;\par
00060     spi_1.RST_CLK_PCLK_SPIn = RST_CLK_PCLK_SSP1;\par
00061     spi_1.SPI.SSP_WordLength = SSP_WordLength16b;\par
00062     spi_1.SPI.SSP_Mode = SSP_ModeSlave;\par
00063     spi_1.SPI.SSP_SPH = SSP_SPH_2Edge;\par
00064     spi_1.SPI.SSP_FRF = SSP_FRF_SSI_TI;\par
00065     spi_1.SPI.SSP_HardwareFlowControl = SSP_HardwareFlowControl_SSE;\par
00066     spi_1.SPI.SSP_CPSDVSR = WORK_FREQ/2;\par
00067     spi_1.IRQn = SSP1_IRQn;\par
00068     spi_1.spi_dma_ch.dma_channel = DMA_Channel_REQ_SSP1_RX;\par
00069     spi_1.buffer = ram_space_pointer->spi_1_rx_buffer;\par
00070     \par
00071     spi_init(&spi_1);\par
00072     \par
00073     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E1\'EB\'EE\'EA\'E0 Timer1 \'CC\'CA (\'ED\'E0\'F1\'F2\'F0\'EE\'E5\'ED \'ED\'E0 \'EF\'E5\'F0\'E8\'EE\'E4 10\'EC\'F1)}\par
00074     timer_1.TIMERInitStruct.TIMER_Period = 0x270F;{\cf20 //10000-1}\par
00075     timer_1.TIMERInitStruct.TIMER_Prescaler = WORK_FREQ - 1;{\cf20 //128-1}\par
00076     timer_1.TIMERx = MDR_TIMER1;\par
00077     \par
00078     timer_init(&timer_1);\par
00079     \par
00080     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E1\'EB\'EE\'EA\'E0 Timer3 \'CC\'CA (\'ED\'E0\'F1\'F2\'F0\'EE\'E5\'ED \'ED\'E0 \'EF\'E5\'F0\'E8\'EE\'E4 1\'F1\'E5\'EA)}\par
00081     timer_3.TIMERInitStruct.TIMER_Period = 0xC34F;{\cf20 //50000-1}\par
00082     timer_3.TIMERInitStruct.TIMER_Prescaler = WORK_FREQ*20 - 1;{\cf20 //2560-1}\par
00083     timer_3.TIMERx = MDR_TIMER3;\par
00084     \par
00085     timer_init(&timer_3);\par
00086     \par
00087     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA (\'ED\'E0\'F1\'F2\'F0\'EE\'E5\'ED \'E4\'EB\'FF \'F0\'E5\'E6\'E8\'EC\'E0 \'E7\'E0\'F5\'E2\'E0\'F2\'E0 \'EF\'EE 2 \'EA\'E0\'ED\'E0\'EB\'F3 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 - \'E4\'EB\'FF \'ED\'F3\'E6\'E4 \'C0\'D6\'CF, \'F2\'E0\'EA\'E6\'E5 \'ED\'E0\'F1\'F2\'F0\'EE\'E5\'ED \'ED\'E0 \'EF\'E5\'F0\'E8\'EE\'E4 10\'EC\'EA\'F1)}\par
00088     timer_2.TIMERInitStruct.TIMER_Period = 10 + 1;\par
00089     timer_2.TIMERInitStruct.TIMER_Prescaler = WORK_FREQ + 1;\par
00090     timer_2.sTIM_ChnInit.TIMER_CH_Number = TIMER_CHANNEL4;\par
00091     timer_2.sTIM_ChnInit.TIMER_CH_Mode = TIMER_CH_MODE_CAPTURE;\par
00092     timer_2.sTIM_ChnInit.TIMER_CH_EventSource = TIMER_CH_EvSrc_PE;\par
00093     timer_2.TIMER_STATUS = TIMER_STATUS_CCR_CAP1_CH4 | TIMER_STATUS_CNT_ARR;\par
00094     timer_2.TIMERx = MDR_TIMER2;\par
00095     \par
00096     timer_init(&timer_2);\par
00097     \par
00098     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF 6-\'F2\'E8 \'EA\'E0\'ED\'E0\'EB\'FC\'ED\'EE\'E9 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF1}\par
00099     adc_1.spi_struct = &spi_1;\par
00100     adc_1.spi_struct->buffer_counter = 0;\par
00101     adc_1.timer_n_capture = &timer_2;\par
00102     adc_1.avg_num = find_max_halfword(ram_space_pointer->mpa_ram_register_space.AI_RomRegs.AI_NumForAverag, CHANEL_NUMBER);\par
00103     adc_1.ch_rx_num = 0;\par
00104     adc_1.init_flag = 0;\par
00105     \par
00106     adc_init(&adc_1);\par
00107 \par
00108     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E1\'EB\'EE\'EA\'EE\'E2 UART1-2 \'CC\'CA:}\par
00109     uart_1.UARTx = MDR_UART1;\par
00110     uart_1.uart_dma_ch.dma_channel = DMA_Channel_REQ_UART1_RX;\par
00111     uart_1.IRQn = UART1_IRQn;\par
00112     uart_1.UART.UART_BaudRate = 115200;\par
00113     uart_1.UART.UART_WordLength = UART_WordLength8b;\par
00114     uart_1.UART.UART_StopBits = UART_StopBits1;\par
00115     uart_1.UART.UART_Parity = UART_Parity_No;\par
00116     uart_1.UART.UART_FIFOMode = UART_FIFO_OFF;\par
00117     uart_1.UART.UART_HardwareFlowControl = UART_HardwareFlowControl_RXE | UART_HardwareFlowControl_TXE;\par
00118     uart_1.buffer = (uint8_t*)(ram_space_pointer->uart1_rx_buffer);\par
00119     uart_1.buffer_count = 0;\par
00120     uart_1.read_pos = 0;\par
00121     uart_1.uart_timeouts.timer_n_timeout = &timer_3;\par
00122 \par
00123     uart_2.UARTx = MDR_UART2;\par
00124     uart_2.uart_dma_ch.dma_channel = DMA_Channel_REQ_UART2_RX;\par
00125     uart_2.IRQn = UART2_IRQn;\par
00126     uart_2.UART.UART_BaudRate = 921600;\par
00127     uart_2.UART.UART_WordLength = UART_WordLength8b;\par
00128     uart_2.UART.UART_StopBits = UART_StopBits1;\par
00129     uart_2.UART.UART_Parity = UART_Parity_No;\par
00130     uart_2.UART.UART_FIFOMode = UART_FIFO_OFF;\par
00131     uart_2.UART.UART_HardwareFlowControl = UART_HardwareFlowControl_RXE | UART_HardwareFlowControl_TXE;\par
00132     uart_2.buffer = (uint8_t*)(ram_space_pointer->uart2_rx_buffer);\par
00133     uart_2.buffer_count = 0;\par
00134     uart_2.read_pos = 0;\par
00135     uart_2.uart_timeouts.timer_n_timeout = &timer_3;\par
00136 \par
00137     {\cf20 // \'D3\'F1\'F2\'E0\'ED\'EE\'E2\'EA\'E0 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'EE\'E2 \'ED\'E0 \'D8\'C8\'CD\'C0\'D51-2}\par
00138     {\cf20 //uart_set_read_timeout(&uart_1, 300);}\par
00139     uart_set_read_timeout(&uart_2, 300);\par
00140     \par
00141     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'D8\'C8\'CD\'DB1}\par
00142     {\cf20 //uart_init(&uart_1);}\par
00143     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF DMA \'E4\'EB\'FF UART1}\par
00144     {\cf20 //DMA_UART_RX_init(&UART1);}\par
00145     \par
00146     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'D8\'C8\'CD\'DB2}\par
00147     uart_init(&uart_2);\par
00148     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF DMA \'E4\'EB\'FF UART2}\par
00149     DMA_UART_RX_init(&uart_2);\par
00150 \par
00151     {\cf19 while}(1)\par
00152     \{       \par
00153         {\cf20 //\'E7\'E0\'EF\'F0\'EE\'F1 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D8\'C8\'CD\'C51}\par
00154         {\cf20 //request_data(&uart_1);}\par
00155         {\cf20 //\'E7\'E0\'EF\'F0\'EE\'F1 \'EF\'E0\'EA\'E5\'F2\'E0 \'EF\'EE \'D8\'C8\'CD\'C52}\par
00156         request_data(&uart_2);\par
00157     \}\par
00158 \}\par
}
}
{\xe \v receive_adc_chanel_pack\:main.c}
{\xe \v main.c\:receive_adc_chanel_pack}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void receive_adc_chanel_pack (void *  {\i data})}}
\par
{\bkmkstart AAAAAAAAHW}
{\bkmkend AAAAAAAAHW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'F1 \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2\'E0\'EC\'E8 \'E8\'E7\'EC\'E5\'F0\'E5\'ED\'E8\'E9 \'EE\'E4\'ED\'EE\'E3\'EE \'EA\'E0\'ED\'E0\'EB\'E0 (\'E2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2\'F1\'FF \'EF\'F0\'E8 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'ED\'E8\'E8 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF Timer2 \'EF\'EE \'E7\'E0\'F5\'E2\'E0\'F2\'F3) }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'E5\'F0\'E5\'E4\'E0\'E2\'E0\'E5\'EC\'FB\'E5 \'EF\'F0\'E8 \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'EE\'F1\'F2\'E8 \'E4\'E0\'ED\'ED\'FB\'E5 (\'ED\'E5 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF) \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00296 \{\par
00297     {\cf20 // \'D2\'EE\'EB\'FC\'EA\'EE, \'E5\'F1\'EB\'E8 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED\'E0 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'E0 \'C0\'D6\'CF}\par
00298     {\cf19 if} ((adc_1.init_flag == 1))\par
00299     \{\par
00300         {\cf20 // \'C2\'FB\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'EC\'EE\'E5 \'EF\'F0\'E8 \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0}\par
00301         TIMER_ITConfig(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR, DISABLE);\par
00302         {\cf20 // \'C2\'E5\'E4\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'E4\'E0\'ED\'ED\'FB\'F5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'C0\'D6\'CF}\par
00303         adc_1.ch_rx_num++;\par
00304         {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'E5\'F0\'E5\'E2\'E0\'EB\'E8\'E2\'E0\'E5\'F2 \'EC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE\'E5 \'F7\'E8\'F1\'EB\'EE \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'C0\'D6\'CF, \'E7\'ED\'E0\'F7\'E8\'F2 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'E5 \'E4\'E0\'ED\'ED\'FB\'E5 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'E2\'F3\'FE\'F2 \'EF\'E5\'F0\'E2\'EE\'EC\'F3 \'EA\'E0\'ED\'E0\'EB\'F3 \'C0\'D6\'CF}\par
00305         {\cf19 if} (adc_1.ch_rx_num == (CHANEL_NUMBER+1))\par
00306         \{\par
00307             adc_1.ch_rx_num = 1;\par
00308         \}\par
00309         {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'F2\'E5\'EC \'F1\'E0\'EC\'FB\'EC \'F3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2\'F1\'FF \'F2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'E2\'F0\'E5\'EC\'E5\'ED\'ED\'EE\'E9 \'E8\'ED\'F2\'E5\'F0\'E2\'E0\'EB \'EC\'E5\'E6\'E4\'F3 \'EF\'E0\'EA\'E5\'F2\'E0\'EC\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'EE\'F2 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF}\par
00310         TIMER_SetCounter(adc_1.timer_n_capture->TIMERx, 0); \par
00311         TIMER_ClearITPendingBit(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR);\par
00312         {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'EC\'EE\'E5 \'EF\'F0\'E8 \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0}\par
00313         TIMER_ITConfig(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR, ENABLE);            \par
00314     \}\par
00315     TIMER_ClearITPendingBit(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CCR_CAP1_CH4);\par
00316 \}\par
}
}
{\xe \v request_data\:main.c}
{\xe \v main.c\:request_data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t request_data ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAHX}
{\bkmkend AAAAAAAAHX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'F0\'E0\'F8\'E8\'E2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'ED\'E0 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'CC\'CA \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'E2\'EE\'E7\'E2\'F0\'E0\'F2\'E0: 0 - \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 \'EF\'EE\'EB\'F3\'F7\'E5\'ED, \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'E0\'ED \'E8 \'EE\'F2\'E2\'E5\'F2\'ED\'FB\'E9 \'EF\'E0\'EA\'E5\'F2 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED; 1- \'ED\'E5\'F2 \'EF\'F0\'E8\'ED\'FF\'F2\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0, \'EE\'F8\'E8\'E1\'EA\'E0 \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00163 \{\par
00164     {\cf20 // \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'E9 \'E7\'E0\'EF\'F0\'E0\'F8\'E8\'E2\'E0\'FE\'F2\'F1\'FF \'E4\'E0\'ED\'ED\'FB\'E5}\par
00165     uint8_t ext_bus; \par
00166     \par
00167     {\cf20 // \'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'E5 \'F8\'E8\'ED\'FB, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'E9 \'E8\'E4\'E5\'F2 \'EE\'E1\'EC\'E5\'ED \'E4\'E0\'ED\'ED\'FB\'EC\'E8}\par
00168     RECOGNIZE_BUS(ext_bus, uart_struct);\par
00169     \par
00170     {\cf20 // \'CF\'F0\'E8\'E5\'EC \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'E0\'ED\'ED\'FB\'F5 \'EF\'EE \'F8\'E8\'ED\'E5}\par
00171     {\cf19 if}(receive_packet(uart_struct, ext_bus) != NO_ERROR)\par
00172     \{\par
00173         {\cf19 return} 1;\par
00174     \}\par
00175     \par
00176     {\cf20 // \'C2\'FB\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E5 \'EA\'EE\'EC\'E0\'ED\'E4\'FB \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E5\'E9 (\'E4\'EB\'FF \'CC\'CF\'C0 - \'EE\'EF\'F0\'EE\'F1 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'C0\'D6\'CF)}\par
00177     do_mpa_task(&adc_1);\par
00178         \par
00179     {\cf20 // \'C2\'FB\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E5 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'F2\'E2\'F3\'FE\'F9\'E8\'F5 \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'FC\'ED\'FB\'F5 \'EA\'EE\'EC\'E0\'ED\'E4}\par
00180     {\cf19 if}(protocol_do_cmds(ext_bus) != 0)\par
00181     \{\par
00182         {\cf19 return} 1; \par
00183     \}\par
00184     \par
00185     {\cf20 // \'CF\'E5\'F0\'E5\'E4\'E0\'F7\'E0 \'EE\'F2\'E2\'E5\'F2\'ED\'EE\'ED\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00186     {\cf19 if}(transmit_packet(uart_struct, ext_bus) != NO_ERROR)\par
00187     \{\par
00188         {\cf19 return} 1;\par
00189     \}\par
00190     \par
00191     {\cf19 return} 0;\par
00192 \}\par
}
}
{\xe \v sync_adc_chanels\:main.c}
{\xe \v main.c\:sync_adc_chanels}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void sync_adc_chanels (void *  {\i data})}}
\par
{\bkmkstart AAAAAAAAHY}
{\bkmkend AAAAAAAAHY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E8\'ED\'F5\'F0\'EE\'ED\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EA\'E0\'ED\'E0\'EB\'FB \'C0\'D6\'CF (\'E2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2\'F1\'FF \'EF\'F0\'E8 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'ED\'E8\'E8 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF Timer2 \'EF\'EE \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'FE \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 CNT) }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'E5\'F0\'E5\'E4\'E0\'E2\'E0\'E5\'EC\'FB\'E5 \'EF\'F0\'E8 \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'EE\'F1\'F2\'E8 \'E4\'E0\'ED\'ED\'FB\'E5 (\'ED\'E5 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF) \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00264 \{\par
00265     {\cf20 // \'D2\'EE\'EB\'FC\'EA\'EE, \'E5\'F1\'EB\'E8 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED\'E0 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'E0 \'C0\'D6\'CF}\par
00266     {\cf19 if} ((adc_1.init_flag == 1))\par
00267     \{\par
00268         {\cf20 // \'C2\'FB\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'EC\'EE\'E5 \'EF\'F0\'E8 \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0}\par
00269         TIMER_ITConfig(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR, DISABLE);   \par
00270         \par
00271         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC FIFO \'E1\'F3\'F4\'E5\'F0 SPI}\par
00272         uint16_t spi_rx_value[FIFO_SIZE];\par
00273         {\cf19 for} (uint8_t i = 0; i < FIFO_SIZE; i++)\par
00274         \{\par
00275             spi_rx_value[i] = adc_1.spi_struct->SSPx->DR;\par
00276         \}\par
00277         \par
00278         {\cf20 // \'D2\'EE\'EB\'FC\'EA\'EE, \'E5\'F1\'EB\'E8 \'EF\'EE\'EB\'F3\'F7\'E8\'EB\'E8 \'E4\'E0\'ED\'ED\'FB\'E5 \'E2\'F1\'E5\'F5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF, \'F2\'EE \'EF\'E5\'F0\'E5\'ED\'EE\'F1\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'E5 \'E8\'E7 FIFO \'E1\'F3\'F4\'E5\'F0\'E0 SPI \'E2 \'E1\'F3\'F4\'E5\'F0 SPI, \'F0\'E0\'F1\'EF\'EE\'EB\'EE\'E6\'E5\'ED\'ED\'FB\'E9 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'CE\'C7\'D3}\par
00279         {\cf19 if} (adc_1.ch_rx_num == CHANEL_NUMBER)\par
00280         \{\par
00281             memcpy(ram_space_pointer->spi_1_rx_buffer + spi_1.buffer_counter, spi_rx_value, CHANEL_NUMBER*{\cf17 sizeof}(spi_rx_value[0]));\par
00282             spi_1.buffer_counter += CHANEL_NUMBER;\par
00283             {\cf19 if} (adc_1.spi_struct->buffer_counter >= (CHANEL_NUMBER*adc_1.avg_num))\par
00284             \{\par
00285                 adc_1.spi_struct->buffer_counter = 0;\par
00286             \}\par
00287         \}\par
00288         adc_1.ch_rx_num = 0;\par
00289     \}\par
00290     TIMER_ClearITPendingBit(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR);\par
00291 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v adc_1\:main.c}
{\xe \v main.c\:adc_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b adc_n} adc_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAHZ}
{\bkmkend AAAAAAAAHZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }}\par
}
{\xe \v heap\:main.c}
{\xe \v main.c\:heap}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b int_ram_heap} heap}}
\par
{\bkmkstart AAAAAAAAIA}
{\bkmkend AAAAAAAAIA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E4\'E5\'EB\'E5\'ED\'E8\'E5 \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'EE \'E2\'ED\'F3\'F2\'F0\'E5\'ED\'ED\'E5\'EC \'CE\'C7\'D3 \'CC\'CA \'E4\'EB\'FF "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'EE\'E9" \'EA\'F3\'F7\'E8 }}\par
}
{\xe \v heap_ptr\:main.c}
{\xe \v main.c\:heap_ptr}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b int_ram_heap}* heap_ptr = &{\b heap}}}
\par
{\bkmkstart AAAAAAAAIB}
{\bkmkend AAAAAAAAIB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 "\'F1\'E0\'EC\'EE\'E4\'E5\'EB\'FC\'ED\'F3\'FE" \'EA\'F3\'F7\'F3 }}\par
}
{\xe \v ram_space_pointer\:main.c}
{\xe \v main.c\:ram_space_pointer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b ram_data}* ram_space_pointer}}
\par
{\bkmkstart AAAAAAAAIC}
{\bkmkend AAAAAAAAIC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CE\'C7\'D3 }}\par
}
{\xe \v rom_space_pointer\:main.c}
{\xe \v main.c\:rom_space_pointer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b rom_data}* rom_space_pointer}}
\par
{\bkmkstart AAAAAAAAID}
{\bkmkend AAAAAAAAID}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CF\'C7\'D3 }}\par
}
{\xe \v spi_1\:main.c}
{\xe \v main.c\:spi_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n} spi_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAIE}
{\bkmkend AAAAAAAAIE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 SPI \'CC\'CA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 SPI \'CC\'CA \par
}}
{\xe \v spi_2\:main.c}
{\xe \v main.c\:spi_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n} spi_2{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAIF}
{\bkmkend AAAAAAAAIF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI2 \'CC\'CA }}\par
}
{\xe \v timer_1\:main.c}
{\xe \v main.c\:timer_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAIG}
{\bkmkend AAAAAAAAIG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \'CC\'CA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \'CC\'CA \par
}}
{\xe \v timer_2\:main.c}
{\xe \v main.c\:timer_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_2{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAIH}
{\bkmkend AAAAAAAAIH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA }}\par
}
{\xe \v timer_3\:main.c}
{\xe \v main.c\:timer_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_3{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAII}
{\bkmkend AAAAAAAAII}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer3 \'CC\'CA }}\par
}
{\xe \v tmr_handler_head\:main.c}
{\xe \v main.c\:tmr_handler_head}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b list_head}* tmr_handler_head[{\b TIMER_NUM}]{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAIJ}
{\bkmkend AAAAAAAAIJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'F1\'F1\'E8\'E2 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'E5\'E9 \'ED\'E0 head \'F1\'EF\'E8\'F1\'EA\'EE\'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'F1\'F1\'E8\'E2 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'E5\'E9 \'ED\'E0 head \'F1\'EF\'E8\'F1\'EA\'EE\'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \par
}}
{\xe \v uart_1\:main.c}
{\xe \v main.c\:uart_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_n} uart_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAIK}
{\bkmkend AAAAAAAAIK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 UART \'CC\'CA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 UART \'CC\'CA \par
}}
{\xe \v uart_2\:main.c}
{\xe \v main.c\:uart_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_n} uart_2{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAIL}
{\bkmkend AAAAAAAAIL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART2 \'CC\'CA }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB main.h\par \pard\plain 
{\tc\tcl2 \v main.h}
{\xe \v main.h}
{\bkmkstart AAAAAAAAIM}
{\bkmkend AAAAAAAAIM}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 \'EE\'F1\'ED\'EE\'E2\'ED\'EE\'E3\'EE \'F4\'F3\'ED\'EA\'F6\'E8\'EE\'ED\'E0\'EB\'E0 \'CC\'CF\'C0 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "1273pv19t.h"}\par
{\f2 #include "timers.h"}\par
{\f2 #include "spi.h"}\par
{\f2 #include "uart.h"}\par
{\f2 #include "rs422_protocol.h"}\par
{\f2 #include "clock.h"}\par
{\f2 #include "dma.h"}\par
{\f2 #include "ebc.h"}\par
{\f2 #include "internal_ram.h"}\par
{\f2 #include "external_ram.h"}\par
{\f2 #include "external_rom.h"}\par
{\f2 #include "leds.h"}\par
{\f2 #include "list.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF main.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "main_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "main_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b request_data} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'F0\'E0\'F8\'E8\'E2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'ED\'E0 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b do_mpa_task} ({\b adc_n} *adc_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'E5 \'E7\'E0\'E4\'E0\'F7\'E8 \'CC\'CF\'C0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b sync_adc_chanels} (void *data)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E8\'ED\'F5\'F0\'EE\'ED\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EA\'E0\'ED\'E0\'EB\'FB \'C0\'D6\'CF (\'E2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2\'F1\'FF \'EF\'F0\'E8 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'ED\'E8\'E8 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF Timer2 \'EF\'EE \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'FE \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 CNT) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b receive_adc_chanel_pack} (void *data)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'F1 \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2\'E0\'EC\'E8 \'E8\'E7\'EC\'E5\'F0\'E5\'ED\'E8\'E9 \'EE\'E4\'ED\'EE\'E3\'EE \'EA\'E0\'ED\'E0\'EB\'E0 (\'E2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2\'F1\'FF \'EF\'F0\'E8 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'ED\'E8\'E8 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF Timer2 \'EF\'EE \'E7\'E0\'F5\'E2\'E0\'F2\'F3) }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 \'EE\'F1\'ED\'EE\'E2\'ED\'EE\'E3\'EE \'F4\'F3\'ED\'EA\'F6\'E8\'EE\'ED\'E0\'EB\'E0 \'CC\'CF\'C0 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v do_mpa_task\:main.h}
{\xe \v main.h\:do_mpa_task}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void do_mpa_task ({\b adc_n} *  {\i adc_struct})}}
\par
{\bkmkstart AAAAAAAAIN}
{\bkmkend AAAAAAAAIN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E9\'ED\'FB\'E5 \'E7\'E0\'E4\'E0\'F7\'E8 \'CC\'CF\'C0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *adc_struct} \cell }{- \'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00197 \{\par
00198     {\cf20 // \'D2\'E5\'EC\'EF\'EE\'E2\'FB\'E5 \'EF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5, \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E5 \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'C0\'D6\'CF}\par
00199     {\cf18 int} adc_code[MAX_CHANEL_NUMBER] = \{0\};\par
00200     int16_t adc_value;\par
00201     \par
00202     {\cf20 // TODO: \'ED\'E0 \'F2\'E5\'EA\'F3\'F9\'E8\'E9 \'EC\'EE\'EC\'E5\'ED\'F2 \'E4\'E0\'ED\'ED\'E0\'FF \'F4-\'F6\'E8\'FF \'EE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'CC\'CF\'C0 \'F2\'EE\'EB\'FC\'EA\'EE \'E4\'EB\'FF \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'E9 0-10\'C2 (\'E4\'EB\'FF \'F2\'EE\'EA\'E0 \'E2 \'EA\'E0\'F0\'F2\'F3 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'ED\'E0\'E4\'EE \'E4\'EE\'E1\'E0\'E2\'EB\'FF\'F2\'FC \'F1\'E2\'EE\'E8 \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'FB, \'F2.\'EA. \'EE\'ED\'E8 \'EE\'F2\'EB\'E8\'F7\'E0\'FE\'F2\'F1\'FF)}\par
00203     \par
00204     {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'F0\'EE\'F1\'F2\'F0\'E0\'ED\'F1\'F2\'E2\'EE \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2 \'CC\'CF\'C0}\par
00205     mpa_ram_registers *ptr = &ram_space_pointer->mpa_ram_register_space;\par
00206     \par
00207     {\cf20 // \'CD\'E8\'E6\'E5 \'EF\'F0\'E8\'E2\'E5\'E4\'E5\'ED\'FB \'E0\'EF\'EF\'F0\'EE\'EA\'F1\'E8\'EC\'E8\'F0\'F3\'FE\'F9\'E8\'E5 \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'FB, \'EF\'EE\'EB\'F3\'F7\'E5\'ED\'ED\'FB\'E5 \'FD\'EA\'F1\'EF\'E5\'F0\'E8\'EC\'E5\'ED\'F2\'E0\'EB\'FC\'ED\'EE \'E4\'EB\'FF \'E2\'F1\'E5\'F5 \'F0\'E5\'E6\'E8\'EC\'EE\'E2 \'F0\'E0\'E1\'EE\'F2\'FB \'EE\'F2\'EB\'E0\'E4\'EE\'F7\'ED\'EE\'E9 \'EF\'EB\'E0\'F2\'FB \'C0\'D6\'CF}\par
00208     {\cf20 /*}\par
00209 {\cf20         \'E4\'EB\'FF \'E4\'E2\'F3\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'E2\'F5 \'ED\'E0\'EF\'F0 (-5.4 ... 5.4 \'C2 ) \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=A1=0}\par
00210 {\cf20                 U = 1.6474f*pow(10,-4)*adc_code;}\par
00211 {\cf20                 delta = 6.5627f*pow(10,-6)*adc_code + 0.00039f;}\par
00212 {\cf20         \'E4\'EB\'FF \'EE\'E4\'ED\'EE\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'E2\'F5 \'ED\'E0\'EF\'F0 (0 ... 10.8 \'C2 ) \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=1;A1=0   }\par
00213 {\cf20                 U = 1.6474f*pow(10,-4)*adc_code + 5.398f;}\par
00214 {\cf20                 delta = 6.6962f*pow(10,-6)*adc_code + 0.4252307f;}\par
00215 {\cf20         \'E4\'EB\'FF \'EE\'E4\'ED\'EE\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'E2\'F5 \'F2\'EE\'EA\'E0 (0 ... 21.6 \'EC\'C0 ) \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=1;A1=0}\par
00216 {\cf20                 I = 3.052f*pow(10,-4)*adc_code + 10.0f;}\par
00217 {\cf20                 delta = -11.9006f*pow(10,-6)*adc_code + 0.03072506f;}\par
00218 {\cf20         \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E0 \'E4\'EB\'FF \'E4\'E2\'F3\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'F1\'EB\'F3\'F7\'E0\'FF \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=1;A1=1 (\'ED\'E0 \'E2\'FB\'F5\'EE\'E4\'E5 \'E4\'EE\'EB\'E6\'ED\'EE \'E1\'FB\'F2\'FC 0\'C2)}\par
00219 {\cf20                 U = 1.6474f*pow(10,-4)*adc_code;}\par
00220 {\cf20                 delta = 6.5627f*pow(10,-6)*adc_code + 0.00039f;         }\par
00221 {\cf20         \'F1\'E0\'EC\'EE\'E4\'E8\'E0\'E3\'ED\'EE\'F1\'F2\'E8\'EA\'E0 \'E4\'EB\'FF \'EE\'E4\'ED\'EE\'EF\'EE\'EB\'FF\'F0\'ED\'EE\'E3\'EE \'F1\'EB\'F3\'F7\'E0\'FF    \'ED\'E0 \'EC\'F3\'EB\'FC\'F2\'E8\'EF\'EB\'E5\'EA\'F1\'EE\'F0\'E5 A0=0;A1=1 (\'ED\'E0 \'E2\'FB\'F5\'EE\'E4\'E5 \'E4\'EE\'EB\'E6\'ED\'EE \'E1\'FB\'F2\'FC 0\'C2)}\par
00222 {\cf20                 U = 1.6474f*pow(10,-4)*adc_code + 5.398f;}\par
00223 {\cf20                 delta = 6.6962f*pow(10,-6)*adc_code + 0.4252307f;}\par
00224 {\cf20                 }\par
00225 {\cf20         \'D0\'E5\'E7\'F3\'EB\'FC\'F2\'E8\'F0\'F3\'FE\'F9\'E5\'E5 \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'E5 \'EF\'EE\'F1\'EB\'E5 \'E0\'EF\'EF\'F0\'EE\'EA\'F1\'E8\'EC\'E0\'F6\'E8\'E8 U = U - delta;}\par
00226 {\cf20     */}\par
00227 \par
00228     {\cf20 // \'CF\'F0\'EE\'E8\'E7\'E2\'EE\'E4\'E8\'EC \'F3\'F1\'F0\'E5\'E4\'ED\'E5\'ED\'E8\'E5 \'EF\'EE \'EC\'E0\'EA\'F1\'E8\'EC \'EA\'EE\'EB-\'E2\'F3 \'E2\'FB\'E1\'EE\'F0\'EE\'EA, \'E5\'F1\'EB\'E8 \'EA\'EE\'EB-\'E2\'EE \'E2\'FB\'E1\'EE\'F0\'EE\'EA \'F0\'E0\'E7\'EB\'E8\'F7\'E0\'E5\'F2\'F1\'FF \'E4\'EB\'FF \'F0\'E0\'E7\'ED\'FB\'F5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'CC\'CF\'C0}\par
00229     adc_1.avg_num = find_max_halfword(ptr->AI_RomRegs.AI_NumForAverag, CHANEL_NUMBER);\par
00230     \par
00231     {\cf19 for} (uint8_t k = 0; k < CHANEL_NUMBER; k++)\par
00232     \{\par
00233         {\cf19 for} (uint8_t i = 0; i < ptr->AI_RomRegs.AI_NumForAverag[k]; i++)\par
00234         \{       \par
00235             memcpy(&adc_value, adc_struct->spi_struct->buffer + (i*CHANEL_NUMBER) + k, {\cf17 sizeof}(adc_value));\par
00236             adc_code[k] += (int16_t)(~adc_value + 1);   \par
00237         \}\par
00238         adc_code[k] /= ptr->AI_RomRegs.AI_NumForAverag[k];\par
00239         {\cf20 // \'CA\'EB\'E0\'E4\'E5\'EC \'E2 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'E2\'F3\'FE\'F9\'E8\'E9 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'CC\'CF\'C0 \'EF\'EE\'EB\'F3\'F7\'E5\'ED\'ED\'FB\'E5 \'EA\'EE\'E4 \'C0\'D6\'CF \'E4\'EB\'FF \'F2\'E5\'EA\'F3\'F9\'E5\'E3\'EE \'EA\'E0\'ED\'E0\'EB\'E0 \'CC\'CF\'C0}\par
00240         memcpy(&(ptr->AI_CodeADC[k]), &adc_code[k], {\cf17 sizeof}(adc_code[k]));\par
00241         {\cf20 // \'C2 \'E7\'E0\'E2\'E8\'F1\'E8\'EC\'EE\'F1\'F2\'E8 \'EE\'F2 \'F0\'E5\'E6\'E8\'EC\'E0 \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'E0\'ED\'E0\'EB\'E0 \'CC\'CF\'C0 (\'F2\'EE\'EA/\'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'E5) \'E2\'FB\'F7\'E8\'F1\'EB\'FF\'E5\'EC \'EF\'EE \'E0\'EF\'EF\'F0\'EE\'EA\'F1\'E8\'EC\'E8\'F0\'F3\'FE\'F9\'E5\'EC\'F3 \'EF\'EE\'EB\'E8\'ED\'EE\'EC\'F3 \'E7\'ED\'E0\'F7\'E5\'ED\'E8\'E5 \'ED\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'FF/\'F2\'EE\'EA\'E0 \'E8 \'EA\'EB\'E0\'E4\'E5\'EC }\par
00242         {\cf20 // \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2 \'E2 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'E2\'F3\'FE\'F9\'E8\'E9 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'CC\'CF\'C0 \'E4\'EB\'FF \'F2\'E5\'EA\'F3\'F9\'E5\'E3\'EE \'EA\'E0\'ED\'E0\'EB\'E0 \'CC\'CF\'C0}\par
00243         {\cf19 switch} ( TEST_BIT(k, ptr->AI_RomRegs.AI_OperMode.adc_chs_mode))\par
00244         \{\par
00245             {\cf19 case} 0:\par
00246                     {\cf20 // \'CD\'E0\'EF\'F0\'FF\'E6\'E5\'ED\'E8\'E5 0-10\'C2}\par
00247                     ptr->AI_PhysQuantFloat[k] = ptr->AI_RomRegs.AI_PolynConst0[k] + (ptr->AI_RomRegs.AI_PolynConst1[k])*(ptr->AI_CodeADC[k]);\par
00248                     {\cf19 break};\par
00249             \par
00250             {\cf19 case} 1:\par
00251                     {\cf20 // \'D2\'EE\'EA 0-20\'EC\'C0}\par
00252                     ptr->AI_PhysQuantFloat[k] = 4.004f*(ptr->AI_RomRegs.AI_PolynConst0[k] + (ptr->AI_RomRegs.AI_PolynConst1[k])*(ptr->AI_CodeADC[k]));\par
00253                     {\cf19 break};\par
00254             \par
00255             {\cf19 default}:\par
00256                     {\cf19 break};\par
00257         \}\par
00258     \}\par
00259 \}\par
}
}
{\xe \v receive_adc_chanel_pack\:main.h}
{\xe \v main.h\:receive_adc_chanel_pack}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void receive_adc_chanel_pack (void *  {\i data})}}
\par
{\bkmkstart AAAAAAAAIO}
{\bkmkend AAAAAAAAIO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'F1 \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2\'E0\'EC\'E8 \'E8\'E7\'EC\'E5\'F0\'E5\'ED\'E8\'E9 \'EE\'E4\'ED\'EE\'E3\'EE \'EA\'E0\'ED\'E0\'EB\'E0 (\'E2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2\'F1\'FF \'EF\'F0\'E8 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'ED\'E8\'E8 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF Timer2 \'EF\'EE \'E7\'E0\'F5\'E2\'E0\'F2\'F3) }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'E5\'F0\'E5\'E4\'E0\'E2\'E0\'E5\'EC\'FB\'E5 \'EF\'F0\'E8 \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'EE\'F1\'F2\'E8 \'E4\'E0\'ED\'ED\'FB\'E5 (\'ED\'E5 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF) \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00296 \{\par
00297     {\cf20 // \'D2\'EE\'EB\'FC\'EA\'EE, \'E5\'F1\'EB\'E8 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED\'E0 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'E0 \'C0\'D6\'CF}\par
00298     {\cf19 if} ((adc_1.init_flag == 1))\par
00299     \{\par
00300         {\cf20 // \'C2\'FB\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'EC\'EE\'E5 \'EF\'F0\'E8 \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0}\par
00301         TIMER_ITConfig(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR, DISABLE);\par
00302         {\cf20 // \'C2\'E5\'E4\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'E4\'E0\'ED\'ED\'FB\'F5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'C0\'D6\'CF}\par
00303         adc_1.ch_rx_num++;\par
00304         {\cf20 // \'C5\'F1\'EB\'E8 \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EF\'E5\'F0\'E5\'E2\'E0\'EB\'E8\'E2\'E0\'E5\'F2 \'EC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE\'E5 \'F7\'E8\'F1\'EB\'EE \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'C0\'D6\'CF, \'E7\'ED\'E0\'F7\'E8\'F2 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'E5 \'E4\'E0\'ED\'ED\'FB\'E5 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'E2\'F3\'FE\'F2 \'EF\'E5\'F0\'E2\'EE\'EC\'F3 \'EA\'E0\'ED\'E0\'EB\'F3 \'C0\'D6\'CF}\par
00305         {\cf19 if} (adc_1.ch_rx_num == (CHANEL_NUMBER+1))\par
00306         \{\par
00307             adc_1.ch_rx_num = 1;\par
00308         \}\par
00309         {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'F2\'E5\'EC \'F1\'E0\'EC\'FB\'EC \'F3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2\'F1\'FF \'F2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'E2\'F0\'E5\'EC\'E5\'ED\'ED\'EE\'E9 \'E8\'ED\'F2\'E5\'F0\'E2\'E0\'EB \'EC\'E5\'E6\'E4\'F3 \'EF\'E0\'EA\'E5\'F2\'E0\'EC\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'EE\'F2 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF}\par
00310         TIMER_SetCounter(adc_1.timer_n_capture->TIMERx, 0); \par
00311         TIMER_ClearITPendingBit(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR);\par
00312         {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'EC\'EE\'E5 \'EF\'F0\'E8 \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0}\par
00313         TIMER_ITConfig(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR, ENABLE);            \par
00314     \}\par
00315     TIMER_ClearITPendingBit(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CCR_CAP1_CH4);\par
00316 \}\par
}
}
{\xe \v request_data\:main.h}
{\xe \v main.h\:request_data}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t request_data ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAIP}
{\bkmkend AAAAAAAAIP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'F0\'E0\'F8\'E8\'E2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'ED\'E0 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'CC\'CA \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'E2\'EE\'E7\'E2\'F0\'E0\'F2\'E0: 0 - \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 \'EF\'EE\'EB\'F3\'F7\'E5\'ED, \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'E0\'ED \'E8 \'EE\'F2\'E2\'E5\'F2\'ED\'FB\'E9 \'EF\'E0\'EA\'E5\'F2 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED; 1- \'ED\'E5\'F2 \'EF\'F0\'E8\'ED\'FF\'F2\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0, \'EE\'F8\'E8\'E1\'EA\'E0 \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00163 \{\par
00164     {\cf20 // \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'E9 \'E7\'E0\'EF\'F0\'E0\'F8\'E8\'E2\'E0\'FE\'F2\'F1\'FF \'E4\'E0\'ED\'ED\'FB\'E5}\par
00165     uint8_t ext_bus; \par
00166     \par
00167     {\cf20 // \'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'E5 \'F8\'E8\'ED\'FB, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'E9 \'E8\'E4\'E5\'F2 \'EE\'E1\'EC\'E5\'ED \'E4\'E0\'ED\'ED\'FB\'EC\'E8}\par
00168     RECOGNIZE_BUS(ext_bus, uart_struct);\par
00169     \par
00170     {\cf20 // \'CF\'F0\'E8\'E5\'EC \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'E0\'ED\'ED\'FB\'F5 \'EF\'EE \'F8\'E8\'ED\'E5}\par
00171     {\cf19 if}(receive_packet(uart_struct, ext_bus) != NO_ERROR)\par
00172     \{\par
00173         {\cf19 return} 1;\par
00174     \}\par
00175     \par
00176     {\cf20 // \'C2\'FB\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E5 \'EA\'EE\'EC\'E0\'ED\'E4\'FB \'EF\'E5\'F0\'E8\'F4\'E5\'F0\'E8\'E5\'E9 (\'E4\'EB\'FF \'CC\'CF\'C0 - \'EE\'EF\'F0\'EE\'F1 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'C0\'D6\'CF)}\par
00177     do_mpa_task(&adc_1);\par
00178         \par
00179     {\cf20 // \'C2\'FB\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E5 \'F1\'EE\'EE\'F2\'E2\'E5\'F2\'F1\'F2\'E2\'F3\'FE\'F9\'E8\'F5 \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'FC\'ED\'FB\'F5 \'EA\'EE\'EC\'E0\'ED\'E4}\par
00180     {\cf19 if}(protocol_do_cmds(ext_bus) != 0)\par
00181     \{\par
00182         {\cf19 return} 1; \par
00183     \}\par
00184     \par
00185     {\cf20 // \'CF\'E5\'F0\'E5\'E4\'E0\'F7\'E0 \'EE\'F2\'E2\'E5\'F2\'ED\'EE\'ED\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00186     {\cf19 if}(transmit_packet(uart_struct, ext_bus) != NO_ERROR)\par
00187     \{\par
00188         {\cf19 return} 1;\par
00189     \}\par
00190     \par
00191     {\cf19 return} 0;\par
00192 \}\par
}
}
{\xe \v sync_adc_chanels\:main.h}
{\xe \v main.h\:sync_adc_chanels}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void sync_adc_chanels (void *  {\i data})}}
\par
{\bkmkstart AAAAAAAAIQ}
{\bkmkend AAAAAAAAIQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'E8\'ED\'F5\'F0\'EE\'ED\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EA\'E0\'ED\'E0\'EB\'FB \'C0\'D6\'CF (\'E2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2\'F1\'FF \'EF\'F0\'E8 \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'ED\'E8\'E8 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF Timer2 \'EF\'EE \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'FE \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 CNT) }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EF\'E5\'F0\'E5\'E4\'E0\'E2\'E0\'E5\'EC\'FB\'E5 \'EF\'F0\'E8 \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'EE\'F1\'F2\'E8 \'E4\'E0\'ED\'ED\'FB\'E5 (\'ED\'E5 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF) \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00264 \{\par
00265     {\cf20 // \'D2\'EE\'EB\'FC\'EA\'EE, \'E5\'F1\'EB\'E8 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED\'E0 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'E0 \'C0\'D6\'CF}\par
00266     {\cf19 if} ((adc_1.init_flag == 1))\par
00267     \{\par
00268         {\cf20 // \'C2\'FB\'EA\'EB\'FE\'F7\'E0\'E5\'EC \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'F1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'EC\'EE\'E5 \'EF\'F0\'E8 \'EF\'E5\'F0\'E5\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E8 \'F1\'F7\'E5\'F2\'F7\'E8\'EA\'E0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0}\par
00269         TIMER_ITConfig(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR, DISABLE);   \par
00270         \par
00271         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC FIFO \'E1\'F3\'F4\'E5\'F0 SPI}\par
00272         uint16_t spi_rx_value[FIFO_SIZE];\par
00273         {\cf19 for} (uint8_t i = 0; i < FIFO_SIZE; i++)\par
00274         \{\par
00275             spi_rx_value[i] = adc_1.spi_struct->SSPx->DR;\par
00276         \}\par
00277         \par
00278         {\cf20 // \'D2\'EE\'EB\'FC\'EA\'EE, \'E5\'F1\'EB\'E8 \'EF\'EE\'EB\'F3\'F7\'E8\'EB\'E8 \'E4\'E0\'ED\'ED\'FB\'E5 \'E2\'F1\'E5\'F5 \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF, \'F2\'EE \'EF\'E5\'F0\'E5\'ED\'EE\'F1\'E8\'EC \'E4\'E0\'ED\'ED\'FB\'E5 \'E8\'E7 FIFO \'E1\'F3\'F4\'E5\'F0\'E0 SPI \'E2 \'E1\'F3\'F4\'E5\'F0 SPI, \'F0\'E0\'F1\'EF\'EE\'EB\'EE\'E6\'E5\'ED\'ED\'FB\'E9 \'E2\'EE \'E2\'ED\'E5\'F8\'ED\'E5\'E9 \'CE\'C7\'D3}\par
00279         {\cf19 if} (adc_1.ch_rx_num == CHANEL_NUMBER)\par
00280         \{\par
00281             memcpy(ram_space_pointer->spi_1_rx_buffer + spi_1.buffer_counter, spi_rx_value, CHANEL_NUMBER*{\cf17 sizeof}(spi_rx_value[0]));\par
00282             spi_1.buffer_counter += CHANEL_NUMBER;\par
00283             {\cf19 if} (adc_1.spi_struct->buffer_counter >= (CHANEL_NUMBER*adc_1.avg_num))\par
00284             \{\par
00285                 adc_1.spi_struct->buffer_counter = 0;\par
00286             \}\par
00287         \}\par
00288         adc_1.ch_rx_num = 0;\par
00289     \}\par
00290     TIMER_ClearITPendingBit(adc_1.timer_n_capture->TIMERx, TIMER_STATUS_CNT_ARR);\par
00291 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB mdr32_drivers.h\par \pard\plain 
{\tc\tcl2 \v mdr32_drivers.h}
{\xe \v mdr32_drivers.h}
{\bkmkstart AAAAAAAAIR}
{\bkmkend AAAAAAAAIR}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'E3\'EB\'EE\'E1\'E0\'EB\'FC\'ED\'FB\'EC\'E8 \'EA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0\'EC\'E8 \'E8 \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'EC\'E8 \'E1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'EA\'E0\'EC\'E8 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <MDR32F1QI.h>}\par
{\f2 #include <MDR32FxQI_rst_clk.h>}\par
{\f2 #include <MDR32FxQI_uart.h>}\par
{\f2 #include <MDR32FxQI_ssp.h>}\par
{\f2 #include <MDR32FxQI_port.h>}\par
{\f2 #include <MDR32FxQI_dma.h>}\par
{\f2 #include <MDR32FxQI_timer.h>}\par
{\f2 #include <MDR32FxQI_ebc.h>}\par
{\f2 #include <MDR32FxQI_bkp.h>}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF mdr32_drivers.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "mdr32__drivers_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "mdr32__drivers_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b K1986VE1T}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'CC\'CA \'CA1986\'C2\'C51\'D2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HSE_OSC}\~ ((uint32_t)12000000)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E0\'F1\'F2\'EE\'F2\'E0 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'F2\'E0\'EA\'F2\'EE\'E2\'EE\'E3\'EE \'E3\'E5\'ED\'E5\'F0\'E0\'F2\'EE\'F0\'E0 (!\'F2\'E0\'EA\'E6\'E5 \'E8\'E7\'EC\'E5\'ED\'E8\'F2\'FC \'E2 MDR32_config.h) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b WORK_FREQ}\~ 144\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E0\'E1\'EE\'F7\'E0\'FF \'F7\'E0\'F1\'F2\'EE\'F2\'E0 \'E2 \'CC\'C3\'F6 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CHANEL_NUMBER}\~ 6\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'E2 \'CC\'CF\'C0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b MAX_CHANEL_NUMBER}\~ 8\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE\'E5 \'EA\'EE\'EB-\'E2\'EE \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'E2 \'CC\'CF\'C0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PM_DEV_ADDR}\~ 0\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'EC\'EE\'E4\'F3\'EB\'FF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PM_CHASSIS_ADDR}\~ 0\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'F8\'E0\'F1\'F1\'E8 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'E3\'EB\'EE\'E1\'E0\'EB\'FC\'ED\'FB\'EC\'E8 \'EA\'EE\'ED\'F1\'F2\'E0\'ED\'F2\'E0\'EC\'E8 \'E8 \'EF\'EE\'E4\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'EC\'E8 \'E1\'E8\'E1\'EB\'E8\'EE\'F2\'E5\'EA\'E0\'EC\'E8 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v CHANEL_NUMBER\:mdr32_drivers.h}
{\xe \v mdr32_drivers.h\:CHANEL_NUMBER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CHANEL_NUMBER\~ 6}}
\par
{\bkmkstart AAAAAAAAIS}
{\bkmkend AAAAAAAAIS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'EB-\'E2\'EE \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'E2 \'CC\'CF\'C0 }}\par
}
{\xe \v HSE_OSC\:mdr32_drivers.h}
{\xe \v mdr32_drivers.h\:HSE_OSC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HSE_OSC\~ ((uint32_t)12000000)}}
\par
{\bkmkstart AAAAAAAAIT}
{\bkmkend AAAAAAAAIT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E0\'F1\'F2\'EE\'F2\'E0 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'F2\'E0\'EA\'F2\'EE\'E2\'EE\'E3\'EE \'E3\'E5\'ED\'E5\'F0\'E0\'F2\'EE\'F0\'E0 (!\'F2\'E0\'EA\'E6\'E5 \'E8\'E7\'EC\'E5\'ED\'E8\'F2\'FC \'E2 MDR32_config.h) }}\par
}
{\xe \v K1986VE1T\:mdr32_drivers.h}
{\xe \v mdr32_drivers.h\:K1986VE1T}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define K1986VE1T}}
\par
{\bkmkstart AAAAAAAAIU}
{\bkmkend AAAAAAAAIU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'E1\'EE\'F0 \'CC\'CA \'CA1986\'C2\'C51\'D2 }}\par
}
{\xe \v MAX_CHANEL_NUMBER\:mdr32_drivers.h}
{\xe \v mdr32_drivers.h\:MAX_CHANEL_NUMBER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define MAX_CHANEL_NUMBER\~ 8}}
\par
{\bkmkstart AAAAAAAAIV}
{\bkmkend AAAAAAAAIV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE\'E5 \'EA\'EE\'EB-\'E2\'EE \'EA\'E0\'ED\'E0\'EB\'EE\'E2 \'E2 \'CC\'CF\'C0 }}\par
}
{\xe \v PM_CHASSIS_ADDR\:mdr32_drivers.h}
{\xe \v mdr32_drivers.h\:PM_CHASSIS_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PM_CHASSIS_ADDR\~ 0}}
\par
{\bkmkstart AAAAAAAAIW}
{\bkmkend AAAAAAAAIW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'F8\'E0\'F1\'F1\'E8 }}\par
}
{\xe \v PM_DEV_ADDR\:mdr32_drivers.h}
{\xe \v mdr32_drivers.h\:PM_DEV_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PM_DEV_ADDR\~ 0}}
\par
{\bkmkstart AAAAAAAAIX}
{\bkmkend AAAAAAAAIX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C0\'E4\'F0\'E5\'F1 \'EC\'EE\'E4\'F3\'EB\'FF }}\par
}
{\xe \v WORK_FREQ\:mdr32_drivers.h}
{\xe \v mdr32_drivers.h\:WORK_FREQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define WORK_FREQ\~ 144}}
\par
{\bkmkstart AAAAAAAAIY}
{\bkmkend AAAAAAAAIY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E0\'E1\'EE\'F7\'E0\'FF \'F7\'E0\'F1\'F2\'EE\'F2\'E0 \'E2 \'CC\'C3\'F6 }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB rs422_protocol.c\par \pard\plain 
{\tc\tcl2 \v rs422_protocol.c}
{\xe \v rs422_protocol.c}
{\bkmkstart AAAAAAAAIZ}
{\bkmkend AAAAAAAAIZ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'E0 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'E8\'ED\'F2\'E5\'F0\'F4\'E5\'E9\'F1\'F3 RS-422. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "rs422_protocol.h"}\par
{\f2 #include "external_ram.h"}\par
{\f2 #include "ebc.h"}\par
{\f2 #include "leds.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF rs422_protocol.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "rs422__protocol_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b protocol_error} {\b transmit_packet} ({\b uart_n} *uart_struct, uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b protocol_error} {\b receive_packet} ({\b uart_n} *uart_struct, uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b protocol_do_cmds} (uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'F2\'F0\'E5\'E1\'F3\'E5\'EC\'FB\'E5 \'EA\'EE\'EC\'E0\'ED\'E4\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint_least32_t {\b crc32} (unsigned char *buf, size_t len)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b fill_crc32_table} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'F2\'E0\'E1\'EB\'E8\'F6\'F3 CRC32. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b rx_error_handler} ({\b protocol_error} error, uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'EE\'F8\'E8\'E1\'EA\'E8 \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b um_service_byte_handler} (uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'D3\'CC }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b ram_data} * {\b ram_space_pointer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b rom_data} * {\b rom_space_pointer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CF\'C7\'D3 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'E0 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'E8\'ED\'F2\'E5\'F0\'F4\'E5\'E9\'F1\'F3 RS-422. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v crc32\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:crc32}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint_least32_t crc32 (unsigned char *  {\i buf}, size_t  {\i len})}}
\par
{\bkmkstart AAAAAAAAJA}
{\bkmkend AAAAAAAAJA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00438 \{\par
00439     uint_least32_t crc;\par
00440 \par
00441     crc = 0xFFFFFFFFUL;\par
00442 \par
00443     {\cf19 while} (len--)\par
00444         crc = ram_space_pointer->crc_table[(crc ^ *buf++) & 0xFF] ^ (crc >> 8);\par
00445 \par
00446     {\cf19 return} crc ^ 0xFFFFFFFFUL;\par
00447 \}\par
}
}
{\xe \v fill_crc32_table\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:fill_crc32_table}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void fill_crc32_table (void )}}
\par
{\bkmkstart AAAAAAAAJB}
{\bkmkend AAAAAAAAJB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'F2\'E0\'E1\'EB\'E8\'F6\'F3 CRC32. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00452 \{\par
00453     uint_least32_t crc; {\cf18 int} i, j;\par
00454     {\cf19 for} (i = 0; i < 256; i++)\par
00455     \{\par
00456         crc = i;\par
00457         {\cf19 for} (j = 0; j < 8; j++)\par
00458             crc = crc & 1 ? (crc >> 1) ^ 0xEDB88320UL : crc >> 1;\par
00459 \par
00460         ram_space_pointer->crc_table[i] = crc;\par
00461     \}\par
00462 \}\par
}
}
{\xe \v protocol_do_cmds\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:protocol_do_cmds}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t protocol_do_cmds (uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAJC}
{\bkmkend AAAAAAAAJC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'F2\'F0\'E5\'E1\'F3\'E5\'EC\'FB\'E5 \'EA\'EE\'EC\'E0\'ED\'E4\'FB }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 protocol_error \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00205 \{\par
00206     common_ram_registers *common_ram_reg_space_ptr = &ram_space_pointer->common_ram_register_space; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'F1 \'EE\'E1\'F9\'E8\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8}\par
00207     fields_cmd *tx_pack_cmd_with_data_ptr = &ram_space_pointer->tx_packet_struct.cmd_with_data[0]; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00208     fields_cmd *rx_pack_cmd_with_data_ptr = &ram_space_pointer->rx_packet_struct.cmd_with_data[0]; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00209     fields_packet_header *tx_pack_header = &ram_space_pointer->tx_packet_struct.packet_header; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00210     fields_packet_header *rx_pack_header = &ram_space_pointer->rx_packet_struct.packet_header; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00211     fields_packet_tail *tx_pack_tail = &ram_space_pointer->tx_packet_struct.packet_tail; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F5\'E2\'EE\'F1\'F2 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00212     fields_packet_tail *rx_pack_tail = &ram_space_pointer->rx_packet_struct.packet_tail; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F5\'E2\'EE\'F1\'F2 \'EF\'F0\'E8\'ED\'FF\'F2\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00213     uint32_t offset = 0; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'E5 \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00214     uint16_t start_addr = 0; {\cf20 // \'CD\'E0\'F7\'E0\'EB\'FC\'ED\'FB\'E9 \'E0\'E4\'F0\'E5\'F1 \'E4\'EB\'FF \'F7\'F2\'E5\'ED\'E8\'FF/\'E7\'E0\'EF\'E8\'F1\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2}\par
00215     uint16_t size = 0;  {\cf20 // \'CA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E4\'EB\'FF \'F7\'F2\'E5\'ED\'E8\'FF/\'E7\'E0\'EF\'E8\'F1\'E8}\par
00216             \par
00217     {\cf19 for} (uint8_t i = 0; i < rx_pack_header->cmd_number; i++)\par
00218     \{\par
00219         {\cf19 switch} ((rx_pack_cmd_with_data_ptr + i)->header.cmd)\par
00220         \{\par
00221                 {\cf19 case} TYPE_CMD:\par
00222                         {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 TYPE \'EA\'EB\'E0\'E4\'E5\'EC \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'F2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB PLC_SoftVer, PLC_Config, PLC_DeviceType, PLC_SerialNumber}\par
00223                         (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00224                         \par
00225                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_SoftVer), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_SoftVer));\par
00226                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_SoftVer);\par
00227                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_Config), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_Config));\par
00228                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_Config);\par
00229                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_DeviceType), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_DeviceType));\par
00230                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_DeviceType);\par
00231                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber));\par
00232                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber);\par
00233                         \par
00234                         (tx_pack_cmd_with_data_ptr + i)->header.cmd = TYPE_CMD;\par
00235                         {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00236                         (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00237                         (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header) + {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_SoftVer) + \par
00238                             {\cf17 sizeof}(ram_space_pointer->common_ram_register_space.PLC_Config) + {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_DeviceType) + {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber);\par
00239                         {\cf19 break};\par
00240                     \par
00241                 {\cf19 case} INIT_CMD:\par
00242                         {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 INIT \'EA\'EB\'E0\'E4\'E5\'EC \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'F2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 PLC_SerialNumber, \'E5\'F1\'EB\'E8 \'E2\'FB\'EF\'EE\'EB\'ED\'E5\'ED \'F0\'FF\'E4 \'F3\'F1\'EB\'EE\'E2\'E8\'E9}\par
00243                         {\cf19 switch} (ext_bus)\par
00244                         \{\par
00245                                 {\cf19 case} 1:\par
00246                                         {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 1) && (ram_space_pointer->service_byte_pm.fail_bus_1 == 0) && (common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_2_BUS))\par
00247                                         \{\par
00248                                             {\cf20 // \'C7\'E0\'ED\'EE\'F1\'E8\'EC \'E8\'ED\'F4\'F3 \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC}\par
00249                                             ram_space_pointer->service_byte_pm.init = 1;\par
00250                                             ram_space_pointer->service_byte_pm.master = 0;\par
00251                                             {\cf20 // \'C7\'E0\'ED\'EE\'F1\'E8\'EC \'E8\'ED\'F4\'F3 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB}\par
00252                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_INIT_1_BUS;\par
00253                                         \}\par
00254                                         {\cf19 else}\par
00255                                         \{\par
00256                                             {\cf19 continue};\par
00257                                         \}\par
00258                                         {\cf19 break};\par
00259                                         \par
00260                                 {\cf19 case} 2:\par
00261                                         {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 1) && (ram_space_pointer->service_byte_pm.fail_bus_2 == 0) && (common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_1_BUS))\par
00262                                         \{\par
00263                                             {\cf20 // \'C7\'E0\'ED\'EE\'F1\'E8\'EC \'E8\'ED\'F4\'F3 \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC}\par
00264                                             ram_space_pointer->service_byte_pm.init = 1;\par
00265                                             ram_space_pointer->service_byte_pm.master = 1;\par
00266                                             {\cf20 // \'C7\'E0\'ED\'EE\'F1\'E8\'EC \'E8\'ED\'F4\'F3 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB}\par
00267                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_INIT_2_BUS;\par
00268                                         \}   \par
00269                                         {\cf19 else}\par
00270                                         \{\par
00271                                             {\cf19 continue};\par
00272                                         \}\par
00273                                         {\cf19 break};\par
00274                                         \par
00275                                 {\cf19 default}:\par
00276                                         {\cf19 break};\par
00277                         \}       \par
00278                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber));\par
00279                         (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00280                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber);\par
00281                         (tx_pack_cmd_with_data_ptr + i)->header.cmd = INIT_CMD;\par
00282                         {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00283                         (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00284                         (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header)+ {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber);\par
00285                         {\cf19 break};\par
00286                     \par
00287                 {\cf19 case} READ_CMD:\par
00288                         memcpy(&start_addr, (rx_pack_cmd_with_data_ptr + i)->data, {\cf17 sizeof}(start_addr));\par
00289                         memcpy(&size, (rx_pack_cmd_with_data_ptr + i)->data + {\cf17 sizeof}(start_addr), {\cf17 sizeof}(size));\par
00290                         \par
00291                         {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 READ \'EA\'EB\'E0\'E4\'E5\'EC \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'F2\'E0 size \'E1\'E0\'E9\'F2 \'ED\'E0\'F7\'E8\'ED\'E0\'FF \'F1 start_addr}\par
00292                         memcpy((ram_space_pointer->tx_data) + offset, ({\cf18 void}*)(&(ram_space_pointer->start_struct)) + start_addr, size);\par
00293                         (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00294                         offset += size;\par
00295                         (tx_pack_cmd_with_data_ptr + i)->header.cmd = READ_CMD;\par
00296                         {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00297                         (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00298                         (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header) + size;\par
00299                         {\cf19 break};\par
00300                 \par
00301                 {\cf19 case} WRITE_CMD:\par
00302                         {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'F2\'EE\'E3\'EE, \'F7\'F2\'EE \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'EE \'F1\'EE\'E5\'E4\'E8\'ED\'E5\'ED\'E8\'E5 \'EF\'EE \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5}\par
00303                         {\cf19 switch} (ext_bus)\par
00304                         \{\par
00305                                 {\cf19 case} 1:\par
00306                                         {\cf19 if}(ram_space_pointer->common_ram_register_space.PLC_CM_State != PLC_CM_INIT_1_BUS)\par
00307                                         \{\par
00308                                             {\cf19 continue};\par
00309                                         \}\par
00310                                         {\cf19 break};\par
00311                                         \par
00312                                 {\cf19 case} 2:\par
00313                                         {\cf19 if}(ram_space_pointer->common_ram_register_space.PLC_CM_State != PLC_CM_INIT_2_BUS)\par
00314                                         \{\par
00315                                             {\cf19 continue};\par
00316                                         \}\par
00317                                         {\cf19 break};\par
00318                                         \par
00319                                 {\cf19 default}:\par
00320                                         {\cf19 break};\par
00321                         \}\par
00322                         memcpy(&start_addr, (rx_pack_cmd_with_data_ptr + i)->data, {\cf17 sizeof}(start_addr));\par
00323                         memcpy(&size, ((rx_pack_cmd_with_data_ptr + i)->data) + {\cf17 sizeof}(start_addr), {\cf17 sizeof}(size));\par
00324                         {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 WRITE \'EA\'EB\'E0\'E4\'E5\'EC \'EF\'EE \'E0\'E4\'F0\'E5\'F1\'F3 start_addr size \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'E1\'E0\'E9\'F2 \'E4\'EB\'FF \'E7\'E0\'EF\'E8\'F1\'E8 \'E8 \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'EA\'EB\'E0\'E4\'E5\'EC \'EA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00325                         memcpy(({\cf18 void}*)(&(ram_space_pointer->start_struct)) + start_addr, ((rx_pack_cmd_with_data_ptr + i)->data) + {\cf17 sizeof}(start_addr) + {\cf17 sizeof}(size), size);\par
00326                         memset((ram_space_pointer->tx_data) + offset, WRITE_CMD, 1);\par
00327                         (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00328                         offset++;\par
00329                         (tx_pack_cmd_with_data_ptr + i)->header.cmd = WRITE_CMD;\par
00330                         {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00331                         (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00332                         (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header) + 1;\par
00333                         {\cf19 break};\par
00334                     \par
00335             {\cf19 case} RESET_CMD:\par
00336                     {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'F2\'EE\'E3\'EE, \'F7\'F2\'EE \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'EE \'F1\'EE\'E5\'E4\'E8\'ED\'E5\'ED\'E8\'E5 \'EF\'EE \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5}\par
00337                     {\cf19 switch} (ext_bus)\par
00338                     \{\par
00339                             {\cf19 case} 1:\par
00340                                     {\cf19 if}(common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_1_BUS)\par
00341                                     \{\par
00342                                         {\cf19 continue};\par
00343                                     \}\par
00344                                     {\cf19 break};\par
00345                                     \par
00346                             {\cf19 case} 2:\par
00347                                     {\cf19 if}(common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_2_BUS)\par
00348                                     \{\par
00349                                         {\cf19 continue};\par
00350                                     \}\par
00351                                     {\cf19 break};\par
00352                                     \par
00353                             {\cf19 default}:\par
00354                                     {\cf19 break};\par
00355                     \}\par
00356                     {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 RESET \'F1\'E1\'F0\'E0\'F1\'FB\'E2\'E0\'E5\'EC \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'E8 \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'EA\'EB\'E0\'E4\'E5\'EC \'EA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00357                     init_external_ram_space();\par
00358                     memset((ram_space_pointer->tx_data) + offset, RESET, 1);\par
00359                     (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00360                     offset++;\par
00361                     (tx_pack_cmd_with_data_ptr + i)->header.cmd = RESET;\par
00362                     {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00363                     (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00364                     (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header)  + 1;\par
00365                     {\cf19 break};\par
00366                 \par
00367             {\cf19 case} CONFIG:\par
00368                     {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'F2\'EE\'E3\'EE, \'F7\'F2\'EE \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'EE \'F1\'EE\'E5\'E4\'E8\'ED\'E5\'ED\'E8\'E5 \'EF\'EE \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5}\par
00369                     {\cf19 switch} (ext_bus)\par
00370                     \{\par
00371                             {\cf19 case} 1:\par
00372                                     {\cf19 if}(common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_1_BUS)\par
00373                                     \{\par
00374                                         {\cf19 continue};\par
00375                                     \}\par
00376                                     {\cf19 break};\par
00377                                     \par
00378                             {\cf19 case} 2:\par
00379                                     {\cf19 if}(common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_2_BUS)\par
00380                                     \{\par
00381                                         {\cf19 continue};\par
00382                                     \}\par
00383                                     {\cf19 break};\par
00384                                     \par
00385                             {\cf19 default}:\par
00386                                     {\cf19 break};\par
00387                     \}\par
00388                     {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'ED\'E0 \'F2\'EE, \'F7\'F2\'EE \'CF\'CC \'ED\'E0\'F5\'EE\'E4\'E8\'F2\'F1\'FF \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'EC \'F0\'E5\'E6\'E8\'EC\'E5}\par
00389                     {\cf19 if} (common_ram_reg_space_ptr->PLC_PMAddr.module_addr != 0x00)\par
00390                     \{\par
00391                         {\cf19 break};\par
00392                     \}\par
00393                     {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 CONFIG \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'FE\'F2\'F1\'FF \'E2 \'CF\'C7\'D3 \'E8 \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'EA\'EB\'E0\'E4\'E5\'EC \'EA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00394                     memcpy(&start_addr, (rx_pack_cmd_with_data_ptr + i)->data, {\cf17 sizeof}(start_addr));\par
00395                     memcpy(&size, (rx_pack_cmd_with_data_ptr + i)->data + {\cf17 sizeof}(start_addr), {\cf17 sizeof}(size));\par
00396                     {\cf20 // \'C5\'F1\'EB\'E8 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E5 \'CF\'C7\'D3, \'F2\'EE \'E7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'E5 \'E2 \'CF\'C7\'D3}\par
00397 {\cf21                     #ifdef ROM_IS_USED}\par
00398                         {\cf20 //\'E7\'E0\'EF\'E8\'F1\'FC \'E4\'E0\'ED\'ED\'FB\'F5 \'E2 \'CF\'C7\'D3}\par
00399                         memcpy(&common_regs, &common_ram_reg_space_ptr->PLC_CommonRomRegs, {\cf17 sizeof}(common_regs));\par
00400                         memcpy(&mpa_regs, &ram_space_pointer->mpa_ram_register_space.AI_RomRegs, {\cf17 sizeof}(mpa_regs));\par
00401                         ebc_init(EBC_ROM);\par
00402                         memcpy_to_rom(ROM_REGISTER_SPACE_START_ADDR, &common_regs, {\cf17 sizeof}(common_regs));\par
00403                         memcpy_to_rom(ROM_REGISTER_SPACE_START_ADDR + {\cf17 sizeof}(common_regs), &mpa_regs, {\cf17 sizeof}(mpa_regs));\par
00404                         ebc_init(EBC_RAM);\par
00405 {\cf21                     #endif}\par
00406                     \par
00407                     memset((ram_space_pointer->tx_data) + offset, CONFIG, 1);\par
00408                     (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00409                     offset++;\par
00410                     (tx_pack_cmd_with_data_ptr + i)->header.cmd = CONFIG;\par
00411                     {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00412                     (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00413                     (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header) + 1;\par
00414                     {\cf19 break};\par
00415                 \par
00416             {\cf19 default}:\par
00417                     {\cf19 break};\par
00418         \}\par
00419         tx_pack_header->packet_length += (tx_pack_cmd_with_data_ptr + i)->header.length;\par
00420     \}\par
00421     {\cf20 // \'C7\'E0\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E5 \'EE\'F1\'F2\'E0\'EB\'FC\'ED\'FB\'F5 \'EF\'EE\'EB\'E5\'E9}\par
00422     tx_pack_header->header = rx_pack_header->header;\par
00423     tx_pack_header->receiver_addr = rx_pack_header->sender_addr;\par
00424     tx_pack_header->sender_addr = rx_pack_header->receiver_addr;\par
00425     tx_pack_header->packet_length += {\cf17 sizeof}(ram_space_pointer->tx_packet_struct.packet_header) - {\cf17 sizeof}(tx_pack_header->header) + \par
00426         {\cf17 sizeof}(tx_pack_tail->checksum);\par
00427     memcpy(&(tx_pack_header->service_byte), &(ram_space_pointer->service_byte_pm), {\cf17 sizeof}(ram_space_pointer->service_byte_pm));\par
00428     tx_pack_header->cmd_number = rx_pack_header->cmd_number;\par
00429     \par
00430     tx_pack_tail->end = rx_pack_tail->end;\par
00431     \par
00432     {\cf19 return} 0;\par
00433 \}\par
}
}
{\xe \v receive_packet\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:receive_packet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b protocol_error} receive_packet ({\b uart_n} *  {\i uart_struct}, uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAJD}
{\bkmkend AAAAAAAAJD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'CC\'CA \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 protocol_error \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00062 \{\par
00063     fields_packet *rx_pack_ptr = &ram_space_pointer->rx_packet_struct; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'F3 \'F1 \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC}\par
00064     fields_packet_header *rx_pack_header_ptr = &ram_space_pointer->rx_packet_struct.packet_header; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00065     fields_packet_tail *rx_pack_tail_ptr = &ram_space_pointer->rx_packet_struct.packet_tail; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00066     fields_cmd *rx_pack_cmd_with_data_ptr = &ram_space_pointer->rx_packet_struct.cmd_with_data[0]; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00067     uint32_t current_rx_packet = 0;\par
00068     \par
00069     {\cf20 // \'CA\'EE\'E4 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E5\'E9 \'EE\'F8\'E8\'E1\'EA\'E8, \'E2\'EE\'E7\'ED\'E8\'EA\'F8\'E5\'E9 \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8}\par
00070     protocol_error error;\par
00071     {\cf20 // \'CA\'EE\'E4 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E5\'E9 \'EE\'F8\'E8\'E1\'EA\'E8, \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E9 \'F1 \'F0\'E0\'E1\'EE\'F2\'EE\'E9 \'E1\'EB\'EE\'EA\'E0 UART \'CC\'CA}\par
00072     uart_errors uart_error;\par
00073     \par
00074     uint8_t packet_head;\par
00075     \par
00076     {\cf20 // \'CE\'F7\'E8\'F1\'F2\'EA\'E0 \'E2\'F1\'E5\'F5 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0 \'E4\'E0\'ED\'ED\'FB\'F5 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'F5 \'F1 \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'FB\'EC \'E8 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC}\par
00077     memset(rx_pack_ptr, 0, {\cf17 sizeof}(ram_space_pointer->rx_packet_struct) + {\cf17 sizeof}(ram_space_pointer->tx_packet_struct) + \par
00078         {\cf17 sizeof}(ram_space_pointer->tx_data) + {\cf17 sizeof}(ram_space_pointer->packet_tx) + {\cf17 sizeof}(ram_space_pointer->packet_rx));\par
00079     \par
00080     {\cf20 // \'C7\'E4\'E5\'F1\'FC \'E2 \'F6\'E8\'EA\'EB\'E5 \'EB\'EE\'E2\'E8\'F2\'F1\'FF \'E8 \'EE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2\'F1\'FF \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'EF\'E0\'EA\'E5\'F2 \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART}\par
00081     {\cf19 while} (1)\par
00082     \{\par
00083         {\cf19 if} (uart_read_pos(uart_struct) < UART_BUFFER_SIZE)\par
00084         \{\par
00085             memcpy(&packet_head, (uint8_t*)(GET_UART_BUF_PTR + uart_read_pos(uart_struct)), {\cf17 sizeof}(packet_head));\par
00086         \}\par
00087         {\cf19 else}\par
00088         \{\par
00089             memcpy(&packet_head, (uint8_t*)(GET_UART_BUF_PTR), {\cf17 sizeof}(packet_head));\par
00090         \}\par
00091         \par
00092         {\cf20 // \'C5\'F1\'EB\'E8 \'F3\'E6\'E5 \'E1\'FB\'EB\'E8 \'F0\'E0\'E7\'EE\'E1\'F0\'E0\'ED\'FB \'EA\'E0\'EA\'E8\'E5 \'F2\'EE \'EF\'E0\'EA\'E5\'F2\'FB, \'E0 \'ED\'E0\'F7\'E0\'EB\'E0 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E5\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 (0x55) \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'ED\'E5\'F2, \'FD\'F2\'EE \'EE\'E7\'ED\'E0\'F7\'E0\'E5\'F2 \'F7\'F2\'EE \'EA\'F0\'E0\'E9\'ED\'E8\'E9 \'F0\'E0\'E7\'EE\'E1\'F0\'E0\'ED\'ED\'FB\'E9 \'EF\'E0\'EA\'E5\'F2 \'EE\'EA\'E0\'E7\'E0\'EB\'F1\'FF \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'EC \'E8 \'E2\'FB\'F5\'EE\'E4\'E8\'EC \'E8\'E7 \'F6\'E8\'EA\'EB\'E0}\par
00093         {\cf19 if} ((current_rx_packet != 0) && (packet_head != PACKET_HEAD))\par
00094         \{\par
00095             uart_clean(uart_struct);\par
00096             {\cf19 break};\par
00097         \}\par
00098         \par
00099         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'EF\'E5\'F0\'E2\'FB\'E9 \'E1\'E0\'E9\'F2 \'E8 \'EF\'F0\'EE\'E2\'E5\'F0\'FF\'E5\'EC \'ED\'E0 0x55}\par
00100         uart_error = uart_read(uart_struct, {\cf17 sizeof}(rx_pack_header_ptr->header), ram_space_pointer->packet_rx);\par
00101         {\cf19 if} (uart_error != 0)\par
00102         \{\par
00103             error = UART_ERROR;\par
00104             rx_error_handler(error, ext_bus);\par
00105             {\cf19 return} error;\par
00106         \}\par
00107         \par
00108         memcpy(&(rx_pack_header_ptr->header), ram_space_pointer->packet_rx, {\cf17 sizeof}(rx_pack_header_ptr->header));\par
00109         {\cf19 if} (rx_pack_header_ptr->header != PACKET_HEAD)\par
00110         \{\par
00111             error = PACKET_ERROR;\par
00112             rx_error_handler(error, ext_bus);\par
00113             {\cf19 return} error;\par
00114         \}\par
00115         \par
00116         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F2\'E5\'EB\'E5\'E3\'F0\'E0\'EC\'EC\'FB}\par
00117         uart_error = uart_read(uart_struct, {\cf17 sizeof}(rx_pack_ptr->packet_header) - {\cf17 sizeof}(rx_pack_header_ptr->header),  (ram_space_pointer->packet_rx) + {\cf17 sizeof}(rx_pack_header_ptr->header));\par
00118         {\cf19 if} (uart_error != 0)\par
00119         \{\par
00120             error = UART_ERROR;\par
00121             rx_error_handler(error, ext_bus);\par
00122             {\cf19 return} error;\par
00123         \}\par
00124         memcpy(rx_pack_header_ptr, ram_space_pointer->packet_rx, {\cf17 sizeof}(rx_pack_ptr->packet_header));\par
00125         \par
00126         {\cf20 // \'C0\'ED\'E0\'EB\'E8\'E7 \'E4\'EB\'E8\'ED\'FB \'EF\'E0\'EA\'E5\'F2\'E0}\par
00127         {\cf19 if} (rx_pack_header_ptr->packet_length > UART_BUFFER_SIZE)\par
00128         \{\par
00129             error = PACKET_ERROR;\par
00130             rx_error_handler(error, ext_bus);\par
00131             {\cf19 return} error;\par
00132         \}\par
00133         \par
00134         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'E2\'E5\'F1\'FC \'EF\'E0\'EA\'E5\'F2 \'E2\'FB\'F7\'E8\'F1\'EB\'E5\'ED\'ED\'EE\'E9 \'E4\'EB\'E8\'ED\'FB}\par
00135         uart_error = uart_read(uart_struct, (rx_pack_header_ptr->packet_length) - {\cf17 sizeof}(rx_pack_ptr->packet_header) + {\cf17 sizeof}(rx_pack_header_ptr->header) + {\cf17 sizeof}(rx_pack_tail_ptr->end), \par
00136             (ram_space_pointer->packet_rx) + {\cf17 sizeof}(fields_packet_header));\par
00137         {\cf19 if} (uart_error != 0)\par
00138         \{\par
00139             error = UART_ERROR;\par
00140             rx_error_handler(error, ext_bus);\par
00141             {\cf19 return} error;\par
00142         \}\par
00143 \par
00144         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'F5\'E2\'EE\'F1\'F2 \'EF\'E0\'EA\'E5\'F2\'E0}\par
00145         memcpy(&(rx_pack_ptr->packet_tail), ram_space_pointer->packet_rx + (rx_pack_header_ptr->packet_length) - {\cf17 sizeof}(rx_pack_tail_ptr->checksum) + {\cf17 sizeof}(rx_pack_header_ptr->header), {\cf17 sizeof}(rx_pack_ptr->packet_tail));\par
00146         \par
00147         {\cf20 // \'C2\'F2\'EE\'F0\'E0\'FF \'EE\'E1\'FF\'E7\'E0\'F2\'E5\'EB\'FC\'ED\'E0\'FF \'EF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 - \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E5 2 \'E1\'E0\'E9\'F2\'E0 \'E4\'EE\'EB\'E6\'ED\'FB \'E1\'FB\'F2\'FC 0xAA}\par
00148         {\cf19 if} (rx_pack_tail_ptr->end != PACKET_TAIL)\par
00149         \{\par
00150             error = PACKET_ERROR;\par
00151             rx_error_handler(error, ext_bus);\par
00152             {\cf19 return} error;\par
00153         \}\par
00154             \par
00155         current_rx_packet++;\par
00156     \}\par
00157     {\cf20 // \'CF\'EE\'F1\'EB\'E5 \'F2\'EE\'E3\'EE, \'EA\'E0\'EA \'F0\'E0\'F1\'EF\'EE\'E7\'ED\'E0\'EB\'E8 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E8\'E9 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'E9 \'EF\'E0\'EA\'E5\'F2, \'EF\'F0\'EE\'E4\'EE\'EB\'E6\'E0\'E5\'EC \'E5\'E3\'EE \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'F3}\par
00158     {\cf20 // \'D0\'E0\'F1\'EF\'EE\'E7\'ED\'E0\'E2\'E0\'ED\'E8\'E5 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC}\par
00159     memcpy(&(ram_space_pointer->service_byte_um), &(rx_pack_header_ptr->service_byte), {\cf17 sizeof}(rx_pack_header_ptr->service_byte));\par
00160     {\cf20 // \'CE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'E0 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC}\par
00161     um_service_byte_handler(ext_bus);\par
00162     {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 (\'EA\'EE\'EC\'E0\'ED\'E4\'E0 - \'E4\'E0\'ED\'ED\'FB\'E5)}\par
00163     uint16_t buffer_offset = 0; {\cf20 //\'EF\'E5\'F0\'E5\'EC\'E5\'F8\'E5\'ED\'E8\'E5 \'EF\'EE \'E1\'F3\'F4\'E5\'F0\'F3}\par
00164     {\cf19 for} (uint32_t i = 0; i < (rx_pack_header_ptr->cmd_number); i++)\par
00165     \{\par
00166         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA - \'EA\'EE\'EC\'E0\'ED\'E4\'E0, \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2, \'E4\'E0\'ED\'ED\'FB\'E5}\par
00167         memcpy(&((rx_pack_cmd_with_data_ptr + i)->header), ram_space_pointer->packet_rx + {\cf17 sizeof}(rx_pack_ptr->packet_header) + buffer_offset, {\cf17 sizeof}((rx_pack_cmd_with_data_ptr + i)->header));\par
00168         {\cf20 // \'C0\'ED\'E0\'EB\'E8\'E7 \'E4\'EB\'E8\'ED\'FB \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00169         {\cf19 if} ((rx_pack_cmd_with_data_ptr + i)->header.length > UART_BUFFER_SIZE)\par
00170         \{\par
00171             error = PACKET_ERROR;\par
00172             {\cf19 return} error;\par
00173         \}\par
00174         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'E5}\par
00175         (rx_pack_cmd_with_data_ptr + i)->data = ram_space_pointer->packet_rx + {\cf17 sizeof}(rx_pack_ptr->packet_header) + buffer_offset + {\cf17 sizeof}((rx_pack_cmd_with_data_ptr + i)->header);\par
00176         buffer_offset += (rx_pack_cmd_with_data_ptr + i)->header.length;\par
00177     \}\par
00178     \par
00179     {\cf20 // \'C2\'FB\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'E5 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'EE\'E9 \'F1\'F3\'EC\'EC\'FB \'E8 \'F1\'F0\'E0\'E2\'ED\'E5\'ED\'E8\'E5 \'E5\'E5 \'F1 \'F2\'EE\'E9, \'F7\'F2\'EE \'E2 \'F2\'E5\'EB\'E5\'E3\'F0\'E0\'EC\'EC\'E5  }\par
00180     uint32_t real_checksum = crc32((ram_space_pointer->packet_rx) + {\cf17 sizeof}(rx_pack_header_ptr->header), rx_pack_header_ptr->packet_length - {\cf17 sizeof}(rx_pack_tail_ptr->checksum));\par
00181     {\cf19 if} (real_checksum != (rx_pack_tail_ptr->checksum))\par
00182     \{\par
00183         error = CRC_ERROR;\par
00184         rx_error_handler(error, ext_bus);\par
00185         {\cf19 return} error;\par
00186     \}\par
00187     \par
00188     {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'E0\'E4\'F0\'E5\'F1\'E0\'F6\'E8\'E8}\par
00189     {\cf19 if}(rx_pack_header_ptr->receiver_addr != ram_space_pointer->common_ram_register_space.PLC_PMAddr.module_addr)\par
00190     \{\par
00191         error = PM_ADDR_ERROR;\par
00192         {\cf19 return} error;\par
00193     \}\par
00194     \par
00195     {\cf20 // \'C5\'F1\'EB\'E8 \'ED\'E5\'F2 \'EE\'F8\'E8\'E1\'EE\'EA}\par
00196     error = NO_ERROR;\par
00197     rx_error_handler(error, ext_bus);   \par
00198 \par
00199     {\cf19 return} error;\par
00200 \}\par
}
}
{\xe \v rx_error_handler\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:rx_error_handler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void rx_error_handler ({\b protocol_error}  {\i error}, uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAJE}
{\bkmkend AAAAAAAAJE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'EE\'F8\'E8\'E1\'EA\'E8 \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i error} \cell }{- \'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00467 \{\par
00468     common_ram_registers *common_ram_reg_space_ptr = &ram_space_pointer->common_ram_register_space; {\cf20 //\'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'F1 \'EE\'E1\'F9\'E8\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8}\par
00469     \par
00470     {\cf19 switch} ((uint8_t)error)\par
00471     \{\par
00472             {\cf19 case} NO_ERROR:\par
00473                     SET_LED_OK_WORK()\par
00474                     RESET_LED_ERROR_WORK()\par
00475                     switch (ext_bus)\par
00476                     \{\par
00477                             {\cf19 case} 1:\par
00478                                     common_ram_reg_space_ptr->PLC_CorrPackToDevice_B1++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00479                                     common_ram_reg_space_ptr->PLC_ErrPackToDevice_B1 = 0;{\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 }\par
00480                                     ram_space_pointer->service_byte_pm.fail_bus_1 = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'EC \'E1\'E0\'E9\'F2\'E5 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB}\par
00481                                     common_ram_reg_space_ptr->PLC_BusDefect_B1.many_fail_packet = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E5 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'EA\'EE\'EB-\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE"}\par
00482                                     common_ram_reg_space_ptr->PLC_BusDefect_B1.fail_timeout = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E5 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3"}\par
00483                                     {\cf19 break};\par
00484                                 \par
00485                             {\cf19 case} 2:\par
00486                                     common_ram_reg_space_ptr->PLC_CorrPackToDevice_B2++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00487                                     common_ram_reg_space_ptr->PLC_ErrPackToDevice_B2 = 0;{\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 }\par
00488                                     ram_space_pointer->service_byte_pm.fail_bus_2 = 0;  {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'EC \'E1\'E0\'E9\'F2\'E5 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB}\par
00489                                     common_ram_reg_space_ptr->PLC_BusDefect_B2.many_fail_packet = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E5 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'EA\'EE\'EB-\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE"}\par
00490                                     common_ram_reg_space_ptr->PLC_BusDefect_B2.fail_timeout = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E5 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3"}\par
00491                                     {\cf19 break};\par
00492                                 \par
00493                             {\cf19 default}:\par
00494                                     {\cf19 break};\par
00495                     \}   \par
00496                     {\cf19 break};\par
00497                     \par
00498                 {\cf19 case} UART_ERROR:\par
00499                         RESET_LED_OK_WORK()\par
00500                         SET_LED_ERROR_WORK()\par
00501                 \par
00502                         switch (ext_bus)\par
00503                         \{\par
00504                                 {\cf19 case} 1:\par
00505                                         ram_space_pointer->service_byte_pm.fail_bus_1 = 1;  {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB, \'E5\'F1\'EB\'E8 \'EF\'F0\'E5\'E2\'FB\'F8\'E5\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2}\par
00506                                         common_ram_reg_space_ptr->PLC_BusDefect_B1.fail_timeout = 1; {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3"}\par
00507                                         common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00508                                         {\cf19 break};\par
00509                                 \par
00510                                 {\cf19 case} 2:\par
00511                                         ram_space_pointer->service_byte_pm.fail_bus_2 = 1;  {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB, \'E5\'F1\'EB\'E8 \'EF\'F0\'E5\'E2\'FB\'F8\'E5\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2}\par
00512                                         common_ram_reg_space_ptr->PLC_BusDefect_B2.fail_timeout = 1; {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3"}\par
00513                                         common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00514                                         {\cf19 break};\par
00515                                 \par
00516                                 {\cf19 default}:\par
00517                                         {\cf19 break};\par
00518                         \}\par
00519                         {\cf19 break};\par
00520                         \par
00521                 {\cf19 case} CRC_ERROR: {\cf19 case} PACKET_ERROR:\par
00522                         RESET_LED_OK_WORK()\par
00523                         SET_LED_ERROR_WORK()\par
00524                 \par
00525                         switch (ext_bus)\par
00526                         \{\par
00527                                 {\cf19 case} 1:\par
00528                                         common_ram_reg_space_ptr->PLC_ErrPackToDevice_B1++;{\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 }\par
00529                                         {\cf19 if} (common_ram_reg_space_ptr->PLC_ErrPackToDevice_B1 >= common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_NumCrcErrorsForDefect_B1)\par
00530                                         \{\par
00531                                             ram_space_pointer->service_byte_pm.fail_bus_1 = 1;  {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB, \'E5\'F1\'EB\'E8 \'EA\'EE\'EB-\'E2\'EE \'EF\'EE\'E4\'F0\'FF\'E4 \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE}\par
00532                                             common_ram_reg_space_ptr->PLC_BusDefect_B1.many_fail_packet = 1; {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'EA\'EE\'EB-\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE"}\par
00533                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00534                                         \}\par
00535                                         {\cf19 break};\par
00536                                         \par
00537                                 {\cf19 case} 2:\par
00538                                         common_ram_reg_space_ptr->PLC_ErrPackToDevice_B2++;{\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 }\par
00539                                         {\cf19 if} (common_ram_reg_space_ptr->PLC_ErrPackToDevice_B2 >= common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_NumCrcErrorsForDefect_B2)\par
00540                                         \{\par
00541                                             ram_space_pointer->service_byte_pm.fail_bus_2 = 1;      {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB, \'E5\'F1\'EB\'E8 \'EA\'EE\'EB-\'E2\'EE \'EF\'EE\'E4\'F0\'FF\'E4 \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE}\par
00542                                             common_ram_reg_space_ptr->PLC_BusDefect_B2.many_fail_packet = 1; {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'EA\'EE\'EB-\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE"}\par
00543                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00544                                         \}\par
00545                                         {\cf19 break};\par
00546                                         \par
00547                                 {\cf19 default}:\par
00548                                         {\cf19 break};\par
00549                         \}\par
00550                         {\cf19 break};\par
00551                         \par
00552                 {\cf19 default}:\par
00553                         {\cf19 break};\par
00554     \}\par
00555 \}\par
}
}
{\xe \v transmit_packet\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:transmit_packet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b protocol_error} transmit_packet ({\b uart_n} *  {\i uart_struct}, uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAJF}
{\bkmkend AAAAAAAAJF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'CC\'CA \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 protocol_error \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00020 \{   \par
00021     protocol_error error;\par
00022     fields_packet *tx_pack_ptr = &ram_space_pointer->tx_packet_struct; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'F3 \'F1 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC}\par
00023     fields_cmd *tx_pack_cmd_with_data_ptr = &ram_space_pointer->tx_packet_struct.cmd_with_data[0]; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00024     fields_packet_header *tx_pack_header_ptr = &ram_space_pointer->tx_packet_struct.packet_header; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00025     fields_packet_tail *tx_pack_tail_ptr = &ram_space_pointer->tx_packet_struct.packet_tail; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F5\'E2\'EE\'F1\'F2 \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00026     \par
00027     {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'E2 \'E1\'F3\'F4\'E5\'F0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'E0\'EA\'E5\'F2\'E0}\par
00028     memcpy(&(ram_space_pointer->packet_tx), &(tx_pack_ptr->packet_header), {\cf17 sizeof}(tx_pack_ptr->packet_header));\par
00029     {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'E2 \'E1\'F3\'F4\'E5\'F0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 (\'EA\'EE\'EC\'E0\'ED\'E4\'E0 - \'E4\'E0\'ED\'ED\'FB\'E5)}\par
00030     uint16_t buffer_offset = 0; {\cf20 //\'EF\'E5\'F0\'E5\'EC\'E5\'F8\'E5\'ED\'E8\'E5 \'EF\'EE \'E1\'F3\'F4\'E5\'F0\'F3}\par
00031     {\cf19 for} (uint32_t i = 0; i < (tx_pack_header_ptr->cmd_number); i++)\par
00032     \{\par
00033         {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'EA\'EE\'EC\'E0\'ED\'E4\'E0, \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2, \'E4\'E0\'ED\'ED\'FB\'E5}\par
00034         memcpy((ram_space_pointer->packet_tx) + {\cf17 sizeof}(tx_pack_ptr->packet_header) + buffer_offset, &((tx_pack_cmd_with_data_ptr + i)->header), {\cf17 sizeof}((tx_pack_cmd_with_data_ptr + i)->header));\par
00035         memcpy((ram_space_pointer->packet_tx) + {\cf17 sizeof}(tx_pack_ptr->packet_header) + buffer_offset + {\cf17 sizeof}(fields_cmd_header), (tx_pack_cmd_with_data_ptr + i)->data, \par
00036             ((tx_pack_cmd_with_data_ptr + i)->header.length) - {\cf17 sizeof}(fields_cmd_header));\par
00037         buffer_offset += (tx_pack_cmd_with_data_ptr + i)->header.length;\par
00038     \}\par
00039     \par
00040     {\cf20 // \'C2\'FB\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'E5 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'EE\'E9 \'F1\'F3\'EC\'EC\'FB}\par
00041     tx_pack_tail_ptr->checksum = crc32((ram_space_pointer->packet_tx) + {\cf17 sizeof}(tx_pack_header_ptr->header), tx_pack_header_ptr->packet_length - {\cf17 sizeof}(tx_pack_tail_ptr->checksum));\par
00042     \par
00043     {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'E2 \'E1\'F3\'F4\'E5\'F0 \'F5\'E2\'EE\'F1\'F2 \'EF\'E0\'EA\'E5\'F2\'E0}\par
00044     memcpy((ram_space_pointer->packet_tx) + {\cf17 sizeof}(tx_pack_ptr->packet_header) + buffer_offset, &(tx_pack_ptr->packet_tail), {\cf17 sizeof}(tx_pack_ptr->packet_tail));\par
00045     \par
00046     {\cf20 // \'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'E5 \'EF\'EE UART}\par
00047     {\cf19 if} (uart_write(uart_struct, ram_space_pointer->packet_tx, tx_pack_header_ptr->packet_length + {\cf17 sizeof}(tx_pack_header_ptr->header) + {\cf17 sizeof}(tx_pack_tail_ptr->end)) != 0)\par
00048     \{\par
00049         error = UART_ERROR;\par
00050         {\cf19 return} error;\par
00051     \}\par
00052     \par
00053     {\cf20 // \'C5\'F1\'EB\'E8 \'ED\'E5\'F2 \'EE\'F8\'E8\'E1\'EE\'EA}\par
00054     error = NO_ERROR;\par
00055     \par
00056     {\cf19 return} error;\par
00057 \}\par
}
}
{\xe \v um_service_byte_handler\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:um_service_byte_handler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void um_service_byte_handler (uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAJG}
{\bkmkend AAAAAAAAJG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'D3\'CC }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00560 \{\par
00561     common_ram_registers *common_ram_reg_space_ptr = &ram_space_pointer->common_ram_register_space; {\cf20 //\'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'F1 \'EE\'E1\'F9\'E8\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8}\par
00562 \par
00563     {\cf19 switch} (ram_space_pointer->service_byte_um.last_answer)\par
00564     \{\par
00565             {\cf19 case} 0:\par
00566                     {\cf19 switch} (ext_bus)\par
00567                     \{\par
00568                             {\cf19 case} 1:\par
00569                                     {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 0) && (common_ram_reg_space_ptr->PLC_CM_State == PLC_CM_INIT_1_BUS))\par
00570                                     \{\par
00571                                         {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00572                                         common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT;\par
00573                                         ram_space_pointer->service_byte_pm.init = 0;\par
00574                                     \}\par
00575                                     common_ram_reg_space_ptr->PLC_CorrPackFromDevice_B1++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00576                                     {\cf19 break};\par
00577                                 \par
00578                             {\cf19 case} 2:\par
00579                                     {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 0) && (common_ram_reg_space_ptr->PLC_CM_State == PLC_CM_INIT_2_BUS))\par
00580                                     \{\par
00581                                         {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00582                                         common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT;\par
00583                                         ram_space_pointer->service_byte_pm.init = 0;\par
00584                                     \}   \par
00585                                     common_ram_reg_space_ptr->PLC_CorrPackFromDevice_B2++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00586                                     {\cf19 break};\par
00587                                 \par
00588                             {\cf19 default}:\par
00589                                     {\cf19 break};\par
00590                     \}   \par
00591                     {\cf19 break};\par
00592                     \par
00593                 {\cf19 case} 1:\par
00594                         {\cf19 switch} (ext_bus)\par
00595                         \{\par
00596                                 {\cf19 case} 1:\par
00597                                         {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 0) && (common_ram_reg_space_ptr->PLC_CM_State == PLC_CM_INIT_1_BUS))\par
00598                                         \{\par
00599                                             {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00600                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT;\par
00601                                             ram_space_pointer->service_byte_pm.init = 0;\par
00602                                         \}\par
00603                                         common_ram_reg_space_ptr->PLC_ErrPackFromDevice_B1++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EE\'F8\'E8\'E1\'EE\'F7\'ED\'EE \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00604                                         {\cf19 break};\par
00605                                 \par
00606                                 {\cf19 case} 2:\par
00607                                         {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 0) && (common_ram_reg_space_ptr->PLC_CM_State == PLC_CM_INIT_2_BUS))\par
00608                                         \{\par
00609                                             {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00610                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT;\par
00611                                             ram_space_pointer->service_byte_pm.init = 0;\par
00612                                         \}   \par
00613                                         common_ram_reg_space_ptr->PLC_ErrPackFromDevice_B2++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EE\'F8\'E8\'E1\'EE\'F7\'ED\'EE \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00614                                         {\cf19 break};\par
00615                                 \par
00616                                 {\cf19 default}:\par
00617                                         {\cf19 break};\par
00618                         \}\par
00619                         {\cf19 break};\par
00620                         \par
00621                 {\cf19 default}:\par
00622                         {\cf19 break};\par
00623     \}\par
00624 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v ram_space_pointer\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:ram_space_pointer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b ram_data}* ram_space_pointer{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAJH}
{\bkmkend AAAAAAAAJH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CE\'C7\'D3 }}\par
}
{\xe \v rom_space_pointer\:rs422_protocol.c}
{\xe \v rs422_protocol.c\:rom_space_pointer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b rom_data}* rom_space_pointer{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAJI}
{\bkmkend AAAAAAAAJI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CF\'C7\'D3 }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB rs422_protocol.h\par \pard\plain 
{\tc\tcl2 \v rs422_protocol.h}
{\xe \v rs422_protocol.h}
{\bkmkstart AAAAAAAAJJ}
{\bkmkend AAAAAAAAJJ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'E0 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'E8\'ED\'F2\'E5\'F0\'F4\'E5\'E9\'F1\'F3 RS-422. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "uart.h"}\par
{\f2 #include <stdio.h>}\par
{\f2 #include <stdint.h>}\par
{\f2 #include <stddef.h>}\par
{\f2 #include <stdlib.h>}\par
{\f2 #include <math.h>}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF rs422_protocol.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "rs422__protocol_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "rs422__protocol_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b cmd_header_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'EE\'EC \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b cmd_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b packet_header_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b packet_tail_Struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'EA\'EE\'ED\'F6\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b tx_rx_packet_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'E0\'ED\'ED\'FB\'F5 \'F1\'EE\'E3\'EB\'E0\'F1\'ED\'EE \'F3\'F2\'E2\'E5\'F0\'E6\'E4\'E5\'ED\'ED\'EE\'EC\'F3 \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'F3 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b NUMBER_CMDS_IN_PACKET}\~ 255\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE \'E2\'EE\'E7\'EC\'EE\'E6\'ED\'EE\'E5 \'F7\'E8\'F1\'EB\'EE \'EA\'EE\'EC\'E0\'ED\'E4 \'E2 \'EE\'E4\'ED\'EE\'EC \'EF\'E0\'EA\'E5\'F2\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PACKET_HEAD}\~ 0x55\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PACKET_TAIL}\~ 0xAAAA\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D5\'E2\'EE\'F1\'F2 \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CM_UNKNOWN_STATE}\~ 0x10\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'E7\'E2\'E5\'F1\'F2\'ED\'EE\'E5 \'F1\'EE\'F1\'F2\'EE\'FF\'ED\'E8\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CM_INIT_2_BUS}\~ 0x09\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'F3\'EB\'FC \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED, \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'EE \'F8\'E8\'ED\'E5 2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CM_CRITICAL_FAULT}\~ 0x06\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'F0\'E8\'F2\'E8\'F7\'E5\'F1\'EA\'E0\'FF \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CM_REMOVE_INIT}\~ 0x05\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'ED\'E5 \'EE\'F1\'F3\'F9\'E5\'F1\'F2\'E2\'EB\'FF\'E5\'F2\'F1\'FF (\'F1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CM_INIT_1_BUS}\~ 0x04\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'F3\'EB\'FC \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED, \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'EE \'F8\'E8\'ED\'E5 1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLC_CM_NOT_INIT}\~ 0x01\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'F3\'EB\'FC \'ED\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b TYPE_CMD}\~ 0x00\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB TYPE. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b INIT_CMD}\~ 0x01\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB INIT. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b READ_CMD}\~ 0x02\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB READ. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b WRITE_CMD}\~ 0x03\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB WRITE. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RESET_CMD}\~ 0x04\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB RESET. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG}\~ 0x05\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB CONFIG. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef enum {\b protocol_errors} {\b protocol_error}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4\'FB \'EE\'F8\'E8\'E1\'EE\'EA, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'EC\'EE\'E3\'F3\'F2 \'E2\'EE\'E7\'ED\'E8\'EA\'E0\'F2\'FC \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'F8\'E8\'ED\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b cmd_header_struct} {\b fields_cmd_header}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'EE\'EC \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b cmd_struct} {\b fields_cmd}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b packet_header_struct} {\b fields_packet_header}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b packet_tail_Struct} {\b fields_packet_tail}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'EA\'EE\'ED\'F6\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b tx_rx_packet_struct} {\b fields_packet}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'E0\'ED\'ED\'FB\'F5 \'F1\'EE\'E3\'EB\'E0\'F1\'ED\'EE \'F3\'F2\'E2\'E5\'F0\'E6\'E4\'E5\'ED\'ED\'EE\'EC\'F3 \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'F3 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b protocol_errors} \{ {\b NO_ERROR}, 
{\b UART_ERROR}, 
{\b CRC_ERROR}, 
{\b PM_ADDR_ERROR}, 
{\b PACKET_ERROR}
 \}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4\'FB \'EE\'F8\'E8\'E1\'EE\'EA, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'EC\'EE\'E3\'F3\'F2 \'E2\'EE\'E7\'ED\'E8\'EA\'E0\'F2\'FC \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'F8\'E8\'ED\'E5 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b protocol_error} {\b transmit_packet} ({\b uart_n} *uart_struct, uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b protocol_error} {\b receive_packet} ({\b uart_n} *uart_struct, uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint8_t {\b protocol_do_cmds} (uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'F2\'F0\'E5\'E1\'F3\'E5\'EC\'FB\'E5 \'EA\'EE\'EC\'E0\'ED\'E4\'FB }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint_least32_t {\b crc32} (uint8_t *buf, size_t len)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'F7\'E8\'F1\'EB\'FF\'E5\'F2 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'F3\'FE \'F1\'F3\'EC\'EC\'F3 \'EF\'EE \'E0\'EB\'E3\'EE\'F0\'E8\'F2\'EC\'F3 CRC32. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b fill_crc32_table} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'F2\'E0\'E1\'EB\'E8\'F6\'F3 CRC32. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b rx_error_handler} ({\b protocol_error} error, uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'EE\'F8\'E8\'E1\'EA\'E8 \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b um_service_byte_handler} (uint8_t ext_bus)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'D3\'CC }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'E0 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'E8\'ED\'F2\'E5\'F0\'F4\'E5\'E9\'F1\'F3 RS-422. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v CONFIG\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:CONFIG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG\~ 0x05}}
\par
{\bkmkstart AAAAAAAAJK}
{\bkmkend AAAAAAAAJK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB CONFIG. }}\par
}
{\xe \v INIT_CMD\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:INIT_CMD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define INIT_CMD\~ 0x01}}
\par
{\bkmkstart AAAAAAAAJL}
{\bkmkend AAAAAAAAJL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB INIT. }}\par
}
{\xe \v NUMBER_CMDS_IN_PACKET\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:NUMBER_CMDS_IN_PACKET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define NUMBER_CMDS_IN_PACKET\~ 255}}
\par
{\bkmkstart AAAAAAAAJM}
{\bkmkend AAAAAAAAJM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F1\'E8\'EC\'E0\'EB\'FC\'ED\'EE \'E2\'EE\'E7\'EC\'EE\'E6\'ED\'EE\'E5 \'F7\'E8\'F1\'EB\'EE \'EA\'EE\'EC\'E0\'ED\'E4 \'E2 \'EE\'E4\'ED\'EE\'EC \'EF\'E0\'EA\'E5\'F2\'E5 }}\par
}
{\xe \v PACKET_HEAD\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PACKET_HEAD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PACKET_HEAD\~ 0x55}}
\par
{\bkmkstart AAAAAAAAJN}
{\bkmkend AAAAAAAAJN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\xe \v PACKET_TAIL\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PACKET_TAIL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PACKET_TAIL\~ 0xAAAA}}
\par
{\bkmkstart AAAAAAAAJO}
{\bkmkend AAAAAAAAJO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D5\'E2\'EE\'F1\'F2 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\xe \v PLC_CM_CRITICAL_FAULT\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PLC_CM_CRITICAL_FAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CM_CRITICAL_FAULT\~ 0x06}}
\par
{\bkmkstart AAAAAAAAJP}
{\bkmkend AAAAAAAAJP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'F0\'E8\'F2\'E8\'F7\'E5\'F1\'EA\'E0\'FF \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC }}\par
}
{\xe \v PLC_CM_INIT_1_BUS\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PLC_CM_INIT_1_BUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CM_INIT_1_BUS\~ 0x04}}
\par
{\bkmkstart AAAAAAAAJQ}
{\bkmkend AAAAAAAAJQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'F3\'EB\'FC \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED, \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'EE \'F8\'E8\'ED\'E5 1. }}\par
}
{\xe \v PLC_CM_INIT_2_BUS\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PLC_CM_INIT_2_BUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CM_INIT_2_BUS\~ 0x09}}
\par
{\bkmkstart AAAAAAAAJR}
{\bkmkend AAAAAAAAJR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'F3\'EB\'FC \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED, \'F3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'EF\'EE \'F8\'E8\'ED\'E5 2. }}\par
}
{\xe \v PLC_CM_NOT_INIT\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PLC_CM_NOT_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CM_NOT_INIT\~ 0x01}}
\par
{\bkmkstart AAAAAAAAJS}
{\bkmkend AAAAAAAAJS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'EE\'E4\'F3\'EB\'FC \'ED\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'ED }}\par
}
{\xe \v PLC_CM_REMOVE_INIT\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PLC_CM_REMOVE_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CM_REMOVE_INIT\~ 0x05}}
\par
{\bkmkstart AAAAAAAAJT}
{\bkmkend AAAAAAAAJT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'E8\'E5 \'ED\'E5 \'EE\'F1\'F3\'F9\'E5\'F1\'F2\'E2\'EB\'FF\'E5\'F2\'F1\'FF (\'F1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8) }}\par
}
{\xe \v PLC_CM_UNKNOWN_STATE\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PLC_CM_UNKNOWN_STATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLC_CM_UNKNOWN_STATE\~ 0x10}}
\par
{\bkmkstart AAAAAAAAJU}
{\bkmkend AAAAAAAAJU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'E8\'E7\'E2\'E5\'F1\'F2\'ED\'EE\'E5 \'F1\'EE\'F1\'F2\'EE\'FF\'ED\'E8\'E5 }}\par
}
{\xe \v READ_CMD\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:READ_CMD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define READ_CMD\~ 0x02}}
\par
{\bkmkstart AAAAAAAAJV}
{\bkmkend AAAAAAAAJV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB READ. }}\par
}
{\xe \v RESET_CMD\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:RESET_CMD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RESET_CMD\~ 0x04}}
\par
{\bkmkstart AAAAAAAAJW}
{\bkmkend AAAAAAAAJW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB RESET. }}\par
}
{\xe \v TYPE_CMD\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:TYPE_CMD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define TYPE_CMD\~ 0x00}}
\par
{\bkmkstart AAAAAAAAJX}
{\bkmkend AAAAAAAAJX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB TYPE. }}\par
}
{\xe \v WRITE_CMD\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:WRITE_CMD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define WRITE_CMD\~ 0x03}}
\par
{\bkmkstart AAAAAAAAJY}
{\bkmkend AAAAAAAAJY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB WRITE. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v fields_cmd\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:fields_cmd}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b cmd_struct} {\b fields_cmd}}}
\par
{\bkmkstart AAAAAAAAJZ}
{\bkmkend AAAAAAAAJZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\xe \v fields_cmd_header\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:fields_cmd_header}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b cmd_header_struct} {\b fields_cmd_header}}}
\par
{\bkmkstart AAAAAAAAKA}
{\bkmkend AAAAAAAAKA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'EE\'EC \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB (\'F1\'F3\'E1\'EF\'E0\'EA\'E5\'F2\'E0) \'E2\'ED\'F3\'F2\'F0\'E8 \'EE\'E4\'ED\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\xe \v fields_packet\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:fields_packet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b tx_rx_packet_struct} {\b fields_packet}}}
\par
{\bkmkstart AAAAAAAAKB}
{\bkmkend AAAAAAAAKB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 \'E4\'E0\'ED\'ED\'FB\'F5 \'F1\'EE\'E3\'EB\'E0\'F1\'ED\'EE \'F3\'F2\'E2\'E5\'F0\'E6\'E4\'E5\'ED\'ED\'EE\'EC\'F3 \'EF\'F0\'EE\'F2\'EE\'EA\'EE\'EB\'F3 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 }}\par
}
{\xe \v fields_packet_header\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:fields_packet_header}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b packet_header_struct} {\b fields_packet_header}}}
\par
{\bkmkstart AAAAAAAAKC}
{\bkmkend AAAAAAAAKC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EA\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\xe \v fields_packet_tail\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:fields_packet_tail}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b packet_tail_Struct} {\b fields_packet_tail}}}
\par
{\bkmkstart AAAAAAAAKD}
{\bkmkend AAAAAAAAKD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'EE\'EB\'FF\'EC\'E8 \'EA\'EE\'ED\'F6\'E0 \'EF\'E0\'EA\'E5\'F2\'E0 }}\par
}
{\xe \v protocol_error\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:protocol_error}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef enum {\b protocol_errors} {\b protocol_error}}}
\par
{\bkmkstart AAAAAAAAKE}
{\bkmkend AAAAAAAAKE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4\'FB \'EE\'F8\'E8\'E1\'EE\'EA, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'EC\'EE\'E3\'F3\'F2 \'E2\'EE\'E7\'ED\'E8\'EA\'E0\'F2\'FC \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'F8\'E8\'ED\'E5 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF\par
\pard\plain 
{\xe \v protocol_errors\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:protocol_errors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b protocol_errors}}}
\par
{\bkmkstart AAAAAAAAKF}
{\bkmkend AAAAAAAAKF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4\'FB \'EE\'F8\'E8\'E1\'EE\'EA, \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'EC\'EE\'E3\'F3\'F2 \'E2\'EE\'E7\'ED\'E8\'EA\'E0\'F2\'FC \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'EE \'F8\'E8\'ED\'E5 }}\par
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'DD\'EB\'E5\'EC\'E5\'ED\'F2\'FB \'EF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'E9:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v NO_ERROR\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:NO_ERROR}
{\qr NO_ERROR{\bkmkstart AAAAAAAAKG}
{\bkmkend AAAAAAAAKG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'F2 \'EE\'F8\'E8\'E1\'EE\'EA \par
}\cell }{\row }
{\xe \v UART_ERROR\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:UART_ERROR}
{\qr UART_ERROR{\bkmkstart AAAAAAAAKH}
{\bkmkend AAAAAAAAKH}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'F0\'E0\'E1\'EE\'F2\'FB UART. \par
}\cell }{\row }
{\xe \v CRC_ERROR\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:CRC_ERROR}
{\qr CRC_ERROR{\bkmkstart AAAAAAAAKI}
{\bkmkend AAAAAAAAKI}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'EE\'E9 \'F1\'F3\'EC\'EC\'FB \par
}\cell }{\row }
{\xe \v PM_ADDR_ERROR\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PM_ADDR_ERROR}
{\qr PM_ADDR_ERROR{\bkmkstart AAAAAAAAKJ}
{\bkmkend AAAAAAAAKJ}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'E0\'E4\'F0\'E5\'F1\'E0\'F6\'E8\'E8 \par
}\cell }{\row }
{\xe \v PACKET_ERROR\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:PACKET_ERROR}
{\qr PACKET_ERROR{\bkmkstart AAAAAAAAKK}
{\bkmkend AAAAAAAAKK}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'EF\'E0\'EA\'E5\'F2\'E0 \par
}\cell }{\row }
}
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00044 \{\par
00045     NO_ERROR,                                           \par
00046     UART_ERROR,                                     \par
00047     CRC_ERROR,                                      \par
00048     PM_ADDR_ERROR,                              \par
00049     PACKET_ERROR                                    \par
00050 \} protocol_error;\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v crc32\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:crc32}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint_least32_t crc32 (uint8_t *  {\i buf}, size_t  {\i len})}}
\par
{\bkmkstart AAAAAAAAKL}
{\bkmkend AAAAAAAAKL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'F7\'E8\'F1\'EB\'FF\'E5\'F2 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'F3\'FE \'F1\'F3\'EC\'EC\'F3 \'EF\'EE \'E0\'EB\'E3\'EE\'F0\'E8\'F2\'EC\'F3 CRC32. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *buf} \cell }{- \'C1\'F3\'F4\'E5\'F0 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'F0\'E0\'F1\'F7\'E5\'F2\'E0 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'EE\'E9 \'F1\'F3\'EC\'EC\'FB \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i len} \cell }{- \'C4\'EB\'E8\'ED\'E0 \'E1\'F3\'F4\'E5\'F0\'E0 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'E0\'FF \'F1\'F3\'EC\'EC\'E0 \par
}}}}
{\xe \v fill_crc32_table\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:fill_crc32_table}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void fill_crc32_table (void )}}
\par
{\bkmkstart AAAAAAAAKM}
{\bkmkend AAAAAAAAKM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'F2\'E0\'E1\'EB\'E8\'F6\'F3 CRC32. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00452 \{\par
00453     uint_least32_t crc; {\cf18 int} i, j;\par
00454     {\cf19 for} (i = 0; i < 256; i++)\par
00455     \{\par
00456         crc = i;\par
00457         {\cf19 for} (j = 0; j < 8; j++)\par
00458             crc = crc & 1 ? (crc >> 1) ^ 0xEDB88320UL : crc >> 1;\par
00459 \par
00460         ram_space_pointer->crc_table[i] = crc;\par
00461     \}\par
00462 \}\par
}
}
{\xe \v protocol_do_cmds\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:protocol_do_cmds}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint8_t protocol_do_cmds (uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAKN}
{\bkmkend AAAAAAAAKN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C2\'FB\'EF\'EE\'EB\'ED\'FF\'E5\'F2 \'F2\'F0\'E5\'E1\'F3\'E5\'EC\'FB\'E5 \'EA\'EE\'EC\'E0\'ED\'E4\'FB }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 protocol_error \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00205 \{\par
00206     common_ram_registers *common_ram_reg_space_ptr = &ram_space_pointer->common_ram_register_space; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'F1 \'EE\'E1\'F9\'E8\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8}\par
00207     fields_cmd *tx_pack_cmd_with_data_ptr = &ram_space_pointer->tx_packet_struct.cmd_with_data[0]; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00208     fields_cmd *rx_pack_cmd_with_data_ptr = &ram_space_pointer->rx_packet_struct.cmd_with_data[0]; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00209     fields_packet_header *tx_pack_header = &ram_space_pointer->tx_packet_struct.packet_header; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00210     fields_packet_header *rx_pack_header = &ram_space_pointer->rx_packet_struct.packet_header; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00211     fields_packet_tail *tx_pack_tail = &ram_space_pointer->tx_packet_struct.packet_tail; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F5\'E2\'EE\'F1\'F2 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00212     fields_packet_tail *rx_pack_tail = &ram_space_pointer->rx_packet_struct.packet_tail; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F5\'E2\'EE\'F1\'F2 \'EF\'F0\'E8\'ED\'FF\'F2\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00213     uint32_t offset = 0; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'E5 \'E4\'EB\'FF \'EA\'E0\'E6\'E4\'EE\'E9 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00214     uint16_t start_addr = 0; {\cf20 // \'CD\'E0\'F7\'E0\'EB\'FC\'ED\'FB\'E9 \'E0\'E4\'F0\'E5\'F1 \'E4\'EB\'FF \'F7\'F2\'E5\'ED\'E8\'FF/\'E7\'E0\'EF\'E8\'F1\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'EE\'E2}\par
00215     uint16_t size = 0;  {\cf20 // \'CA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E4\'EB\'FF \'F7\'F2\'E5\'ED\'E8\'FF/\'E7\'E0\'EF\'E8\'F1\'E8}\par
00216             \par
00217     {\cf19 for} (uint8_t i = 0; i < rx_pack_header->cmd_number; i++)\par
00218     \{\par
00219         {\cf19 switch} ((rx_pack_cmd_with_data_ptr + i)->header.cmd)\par
00220         \{\par
00221                 {\cf19 case} TYPE_CMD:\par
00222                         {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 TYPE \'EA\'EB\'E0\'E4\'E5\'EC \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'F2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB PLC_SoftVer, PLC_Config, PLC_DeviceType, PLC_SerialNumber}\par
00223                         (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00224                         \par
00225                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_SoftVer), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_SoftVer));\par
00226                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_SoftVer);\par
00227                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_Config), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_Config));\par
00228                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_Config);\par
00229                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_DeviceType), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_DeviceType));\par
00230                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_DeviceType);\par
00231                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber));\par
00232                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber);\par
00233                         \par
00234                         (tx_pack_cmd_with_data_ptr + i)->header.cmd = TYPE_CMD;\par
00235                         {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00236                         (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00237                         (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header) + {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_SoftVer) + \par
00238                             {\cf17 sizeof}(ram_space_pointer->common_ram_register_space.PLC_Config) + {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_DeviceType) + {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber);\par
00239                         {\cf19 break};\par
00240                     \par
00241                 {\cf19 case} INIT_CMD:\par
00242                         {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 INIT \'EA\'EB\'E0\'E4\'E5\'EC \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'F2\'E0 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 PLC_SerialNumber, \'E5\'F1\'EB\'E8 \'E2\'FB\'EF\'EE\'EB\'ED\'E5\'ED \'F0\'FF\'E4 \'F3\'F1\'EB\'EE\'E2\'E8\'E9}\par
00243                         {\cf19 switch} (ext_bus)\par
00244                         \{\par
00245                                 {\cf19 case} 1:\par
00246                                         {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 1) && (ram_space_pointer->service_byte_pm.fail_bus_1 == 0) && (common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_2_BUS))\par
00247                                         \{\par
00248                                             {\cf20 // \'C7\'E0\'ED\'EE\'F1\'E8\'EC \'E8\'ED\'F4\'F3 \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC}\par
00249                                             ram_space_pointer->service_byte_pm.init = 1;\par
00250                                             ram_space_pointer->service_byte_pm.master = 0;\par
00251                                             {\cf20 // \'C7\'E0\'ED\'EE\'F1\'E8\'EC \'E8\'ED\'F4\'F3 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB}\par
00252                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_INIT_1_BUS;\par
00253                                         \}\par
00254                                         {\cf19 else}\par
00255                                         \{\par
00256                                             {\cf19 continue};\par
00257                                         \}\par
00258                                         {\cf19 break};\par
00259                                         \par
00260                                 {\cf19 case} 2:\par
00261                                         {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 1) && (ram_space_pointer->service_byte_pm.fail_bus_2 == 0) && (common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_1_BUS))\par
00262                                         \{\par
00263                                             {\cf20 // \'C7\'E0\'ED\'EE\'F1\'E8\'EC \'E8\'ED\'F4\'F3 \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC}\par
00264                                             ram_space_pointer->service_byte_pm.init = 1;\par
00265                                             ram_space_pointer->service_byte_pm.master = 1;\par
00266                                             {\cf20 // \'C7\'E0\'ED\'EE\'F1\'E8\'EC \'E8\'ED\'F4\'F3 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB}\par
00267                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_INIT_2_BUS;\par
00268                                         \}   \par
00269                                         {\cf19 else}\par
00270                                         \{\par
00271                                             {\cf19 continue};\par
00272                                         \}\par
00273                                         {\cf19 break};\par
00274                                         \par
00275                                 {\cf19 default}:\par
00276                                         {\cf19 break};\par
00277                         \}       \par
00278                         memcpy((ram_space_pointer->tx_data) + offset, &(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber), {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber));\par
00279                         (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00280                         offset += {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber);\par
00281                         (tx_pack_cmd_with_data_ptr + i)->header.cmd = INIT_CMD;\par
00282                         {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00283                         (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00284                         (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header)+ {\cf17 sizeof}(common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_SerialNumber);\par
00285                         {\cf19 break};\par
00286                     \par
00287                 {\cf19 case} READ_CMD:\par
00288                         memcpy(&start_addr, (rx_pack_cmd_with_data_ptr + i)->data, {\cf17 sizeof}(start_addr));\par
00289                         memcpy(&size, (rx_pack_cmd_with_data_ptr + i)->data + {\cf17 sizeof}(start_addr), {\cf17 sizeof}(size));\par
00290                         \par
00291                         {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 READ \'EA\'EB\'E0\'E4\'E5\'EC \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'F2\'E0 size \'E1\'E0\'E9\'F2 \'ED\'E0\'F7\'E8\'ED\'E0\'FF \'F1 start_addr}\par
00292                         memcpy((ram_space_pointer->tx_data) + offset, ({\cf18 void}*)(&(ram_space_pointer->start_struct)) + start_addr, size);\par
00293                         (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00294                         offset += size;\par
00295                         (tx_pack_cmd_with_data_ptr + i)->header.cmd = READ_CMD;\par
00296                         {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00297                         (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00298                         (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header) + size;\par
00299                         {\cf19 break};\par
00300                 \par
00301                 {\cf19 case} WRITE_CMD:\par
00302                         {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'F2\'EE\'E3\'EE, \'F7\'F2\'EE \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'EE \'F1\'EE\'E5\'E4\'E8\'ED\'E5\'ED\'E8\'E5 \'EF\'EE \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5}\par
00303                         {\cf19 switch} (ext_bus)\par
00304                         \{\par
00305                                 {\cf19 case} 1:\par
00306                                         {\cf19 if}(ram_space_pointer->common_ram_register_space.PLC_CM_State != PLC_CM_INIT_1_BUS)\par
00307                                         \{\par
00308                                             {\cf19 continue};\par
00309                                         \}\par
00310                                         {\cf19 break};\par
00311                                         \par
00312                                 {\cf19 case} 2:\par
00313                                         {\cf19 if}(ram_space_pointer->common_ram_register_space.PLC_CM_State != PLC_CM_INIT_2_BUS)\par
00314                                         \{\par
00315                                             {\cf19 continue};\par
00316                                         \}\par
00317                                         {\cf19 break};\par
00318                                         \par
00319                                 {\cf19 default}:\par
00320                                         {\cf19 break};\par
00321                         \}\par
00322                         memcpy(&start_addr, (rx_pack_cmd_with_data_ptr + i)->data, {\cf17 sizeof}(start_addr));\par
00323                         memcpy(&size, ((rx_pack_cmd_with_data_ptr + i)->data) + {\cf17 sizeof}(start_addr), {\cf17 sizeof}(size));\par
00324                         {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 WRITE \'EA\'EB\'E0\'E4\'E5\'EC \'EF\'EE \'E0\'E4\'F0\'E5\'F1\'F3 start_addr size \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'E1\'E0\'E9\'F2 \'E4\'EB\'FF \'E7\'E0\'EF\'E8\'F1\'E8 \'E8 \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'EA\'EB\'E0\'E4\'E5\'EC \'EA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00325                         memcpy(({\cf18 void}*)(&(ram_space_pointer->start_struct)) + start_addr, ((rx_pack_cmd_with_data_ptr + i)->data) + {\cf17 sizeof}(start_addr) + {\cf17 sizeof}(size), size);\par
00326                         memset((ram_space_pointer->tx_data) + offset, WRITE_CMD, 1);\par
00327                         (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00328                         offset++;\par
00329                         (tx_pack_cmd_with_data_ptr + i)->header.cmd = WRITE_CMD;\par
00330                         {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00331                         (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00332                         (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header) + 1;\par
00333                         {\cf19 break};\par
00334                     \par
00335             {\cf19 case} RESET_CMD:\par
00336                     {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'F2\'EE\'E3\'EE, \'F7\'F2\'EE \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'EE \'F1\'EE\'E5\'E4\'E8\'ED\'E5\'ED\'E8\'E5 \'EF\'EE \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5}\par
00337                     {\cf19 switch} (ext_bus)\par
00338                     \{\par
00339                             {\cf19 case} 1:\par
00340                                     {\cf19 if}(common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_1_BUS)\par
00341                                     \{\par
00342                                         {\cf19 continue};\par
00343                                     \}\par
00344                                     {\cf19 break};\par
00345                                     \par
00346                             {\cf19 case} 2:\par
00347                                     {\cf19 if}(common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_2_BUS)\par
00348                                     \{\par
00349                                         {\cf19 continue};\par
00350                                     \}\par
00351                                     {\cf19 break};\par
00352                                     \par
00353                             {\cf19 default}:\par
00354                                     {\cf19 break};\par
00355                     \}\par
00356                     {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 RESET \'F1\'E1\'F0\'E0\'F1\'FB\'E2\'E0\'E5\'EC \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'E8 \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'EA\'EB\'E0\'E4\'E5\'EC \'EA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00357                     init_external_ram_space();\par
00358                     memset((ram_space_pointer->tx_data) + offset, RESET, 1);\par
00359                     (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00360                     offset++;\par
00361                     (tx_pack_cmd_with_data_ptr + i)->header.cmd = RESET;\par
00362                     {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00363                     (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00364                     (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header)  + 1;\par
00365                     {\cf19 break};\par
00366                 \par
00367             {\cf19 case} CONFIG:\par
00368                     {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'F2\'EE\'E3\'EE, \'F7\'F2\'EE \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'EE \'F1\'EE\'E5\'E4\'E8\'ED\'E5\'ED\'E8\'E5 \'EF\'EE \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'EE\'E9 \'F8\'E8\'ED\'E5}\par
00369                     {\cf19 switch} (ext_bus)\par
00370                     \{\par
00371                             {\cf19 case} 1:\par
00372                                     {\cf19 if}(common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_1_BUS)\par
00373                                     \{\par
00374                                         {\cf19 continue};\par
00375                                     \}\par
00376                                     {\cf19 break};\par
00377                                     \par
00378                             {\cf19 case} 2:\par
00379                                     {\cf19 if}(common_ram_reg_space_ptr->PLC_CM_State != PLC_CM_INIT_2_BUS)\par
00380                                     \{\par
00381                                         {\cf19 continue};\par
00382                                     \}\par
00383                                     {\cf19 break};\par
00384                                     \par
00385                             {\cf19 default}:\par
00386                                     {\cf19 break};\par
00387                     \}\par
00388                     {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'ED\'E0 \'F2\'EE, \'F7\'F2\'EE \'CF\'CC \'ED\'E0\'F5\'EE\'E4\'E8\'F2\'F1\'FF \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'EC \'F0\'E5\'E6\'E8\'EC\'E5}\par
00389                     {\cf19 if} (common_ram_reg_space_ptr->PLC_PMAddr.module_addr != 0x00)\par
00390                     \{\par
00391                         {\cf19 break};\par
00392                     \}\par
00393                     {\cf20 // \'CF\'EE \'EA\'EE\'EC\'E0\'ED\'E4\'E5 CONFIG \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'FB \'E7\'E5\'F0\'EA\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'FE\'F2\'F1\'FF \'E2 \'CF\'C7\'D3 \'E8 \'E2 \'EF\'EE\'EB\'E5 \'E4\'E0\'ED\'ED\'FB\'F5 \'EA\'EB\'E0\'E4\'E5\'EC \'EA\'EE\'E4 \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00394                     memcpy(&start_addr, (rx_pack_cmd_with_data_ptr + i)->data, {\cf17 sizeof}(start_addr));\par
00395                     memcpy(&size, (rx_pack_cmd_with_data_ptr + i)->data + {\cf17 sizeof}(start_addr), {\cf17 sizeof}(size));\par
00396                     {\cf20 // \'C5\'F1\'EB\'E8 \'E8\'F1\'EF\'EE\'EB\'FC\'E7\'F3\'E5\'F2\'F1\'FF \'E2\'ED\'E5\'F8\'ED\'E5\'E5 \'CF\'C7\'D3, \'F2\'EE \'E7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'E5 \'E2 \'CF\'C7\'D3}\par
00397 {\cf21                     #ifdef ROM_IS_USED}\par
00398                         {\cf20 //\'E7\'E0\'EF\'E8\'F1\'FC \'E4\'E0\'ED\'ED\'FB\'F5 \'E2 \'CF\'C7\'D3}\par
00399                         memcpy(&common_regs, &common_ram_reg_space_ptr->PLC_CommonRomRegs, {\cf17 sizeof}(common_regs));\par
00400                         memcpy(&mpa_regs, &ram_space_pointer->mpa_ram_register_space.AI_RomRegs, {\cf17 sizeof}(mpa_regs));\par
00401                         ebc_init(EBC_ROM);\par
00402                         memcpy_to_rom(ROM_REGISTER_SPACE_START_ADDR, &common_regs, {\cf17 sizeof}(common_regs));\par
00403                         memcpy_to_rom(ROM_REGISTER_SPACE_START_ADDR + {\cf17 sizeof}(common_regs), &mpa_regs, {\cf17 sizeof}(mpa_regs));\par
00404                         ebc_init(EBC_RAM);\par
00405 {\cf21                     #endif}\par
00406                     \par
00407                     memset((ram_space_pointer->tx_data) + offset, CONFIG, 1);\par
00408                     (tx_pack_cmd_with_data_ptr + i)->data = (ram_space_pointer->tx_data) + offset;\par
00409                     offset++;\par
00410                     (tx_pack_cmd_with_data_ptr + i)->header.cmd = CONFIG;\par
00411                     {\cf20 // TODO:\'F0\'E0\'E7\'EE\'E1\'F0\'E0\'F2\'FC\'F1\'FF \'E4\'EB\'FF \'F7\'E5\'E3\'EE \'EF\'EE\'EB\'E5 result}\par
00412                     (tx_pack_cmd_with_data_ptr + i)->header.result = 0;\par
00413                     (tx_pack_cmd_with_data_ptr + i)->header.length = {\cf17 sizeof}(fields_cmd_header) + 1;\par
00414                     {\cf19 break};\par
00415                 \par
00416             {\cf19 default}:\par
00417                     {\cf19 break};\par
00418         \}\par
00419         tx_pack_header->packet_length += (tx_pack_cmd_with_data_ptr + i)->header.length;\par
00420     \}\par
00421     {\cf20 // \'C7\'E0\'EF\'EE\'EB\'ED\'E5\'ED\'E8\'E5 \'EE\'F1\'F2\'E0\'EB\'FC\'ED\'FB\'F5 \'EF\'EE\'EB\'E5\'E9}\par
00422     tx_pack_header->header = rx_pack_header->header;\par
00423     tx_pack_header->receiver_addr = rx_pack_header->sender_addr;\par
00424     tx_pack_header->sender_addr = rx_pack_header->receiver_addr;\par
00425     tx_pack_header->packet_length += {\cf17 sizeof}(ram_space_pointer->tx_packet_struct.packet_header) - {\cf17 sizeof}(tx_pack_header->header) + \par
00426         {\cf17 sizeof}(tx_pack_tail->checksum);\par
00427     memcpy(&(tx_pack_header->service_byte), &(ram_space_pointer->service_byte_pm), {\cf17 sizeof}(ram_space_pointer->service_byte_pm));\par
00428     tx_pack_header->cmd_number = rx_pack_header->cmd_number;\par
00429     \par
00430     tx_pack_tail->end = rx_pack_tail->end;\par
00431     \par
00432     {\cf19 return} 0;\par
00433 \}\par
}
}
{\xe \v receive_packet\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:receive_packet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b protocol_error} receive_packet ({\b uart_n} *  {\i uart_struct}, uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAKO}
{\bkmkend AAAAAAAAKO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'CC\'CA \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 protocol_error \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00062 \{\par
00063     fields_packet *rx_pack_ptr = &ram_space_pointer->rx_packet_struct; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'F3 \'F1 \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC}\par
00064     fields_packet_header *rx_pack_header_ptr = &ram_space_pointer->rx_packet_struct.packet_header; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00065     fields_packet_tail *rx_pack_tail_ptr = &ram_space_pointer->rx_packet_struct.packet_tail; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00066     fields_cmd *rx_pack_cmd_with_data_ptr = &ram_space_pointer->rx_packet_struct.cmd_with_data[0]; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00067     uint32_t current_rx_packet = 0;\par
00068     \par
00069     {\cf20 // \'CA\'EE\'E4 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E5\'E9 \'EE\'F8\'E8\'E1\'EA\'E8, \'E2\'EE\'E7\'ED\'E8\'EA\'F8\'E5\'E9 \'E2 \'EF\'F0\'EE\'F6\'E5\'F1\'F1\'E5 \'EE\'E1\'EC\'E5\'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'EC\'E8}\par
00070     protocol_error error;\par
00071     {\cf20 // \'CA\'EE\'E4 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E5\'E9 \'EE\'F8\'E8\'E1\'EA\'E8, \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E9 \'F1 \'F0\'E0\'E1\'EE\'F2\'EE\'E9 \'E1\'EB\'EE\'EA\'E0 UART \'CC\'CA}\par
00072     uart_errors uart_error;\par
00073     \par
00074     uint8_t packet_head;\par
00075     \par
00076     {\cf20 // \'CE\'F7\'E8\'F1\'F2\'EA\'E0 \'E2\'F1\'E5\'F5 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0 \'E4\'E0\'ED\'ED\'FB\'F5 \'F1\'E2\'FF\'E7\'E0\'ED\'ED\'FB\'F5 \'F1 \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'FB\'EC \'E8 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC}\par
00077     memset(rx_pack_ptr, 0, {\cf17 sizeof}(ram_space_pointer->rx_packet_struct) + {\cf17 sizeof}(ram_space_pointer->tx_packet_struct) + \par
00078         {\cf17 sizeof}(ram_space_pointer->tx_data) + {\cf17 sizeof}(ram_space_pointer->packet_tx) + {\cf17 sizeof}(ram_space_pointer->packet_rx));\par
00079     \par
00080     {\cf20 // \'C7\'E4\'E5\'F1\'FC \'E2 \'F6\'E8\'EA\'EB\'E5 \'EB\'EE\'E2\'E8\'F2\'F1\'FF \'E8 \'EE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2\'F1\'FF \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'EF\'E0\'EA\'E5\'F2 \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART}\par
00081     {\cf19 while} (1)\par
00082     \{\par
00083         {\cf19 if} (uart_read_pos(uart_struct) < UART_BUFFER_SIZE)\par
00084         \{\par
00085             memcpy(&packet_head, (uint8_t*)(GET_UART_BUF_PTR + uart_read_pos(uart_struct)), {\cf17 sizeof}(packet_head));\par
00086         \}\par
00087         {\cf19 else}\par
00088         \{\par
00089             memcpy(&packet_head, (uint8_t*)(GET_UART_BUF_PTR), {\cf17 sizeof}(packet_head));\par
00090         \}\par
00091         \par
00092         {\cf20 // \'C5\'F1\'EB\'E8 \'F3\'E6\'E5 \'E1\'FB\'EB\'E8 \'F0\'E0\'E7\'EE\'E1\'F0\'E0\'ED\'FB \'EA\'E0\'EA\'E8\'E5 \'F2\'EE \'EF\'E0\'EA\'E5\'F2\'FB, \'E0 \'ED\'E0\'F7\'E0\'EB\'E0 \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E5\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0 (0x55) \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'ED\'E5\'F2, \'FD\'F2\'EE \'EE\'E7\'ED\'E0\'F7\'E0\'E5\'F2 \'F7\'F2\'EE \'EA\'F0\'E0\'E9\'ED\'E8\'E9 \'F0\'E0\'E7\'EE\'E1\'F0\'E0\'ED\'ED\'FB\'E9 \'EF\'E0\'EA\'E5\'F2 \'EE\'EA\'E0\'E7\'E0\'EB\'F1\'FF \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'EC \'E8 \'E2\'FB\'F5\'EE\'E4\'E8\'EC \'E8\'E7 \'F6\'E8\'EA\'EB\'E0}\par
00093         {\cf19 if} ((current_rx_packet != 0) && (packet_head != PACKET_HEAD))\par
00094         \{\par
00095             uart_clean(uart_struct);\par
00096             {\cf19 break};\par
00097         \}\par
00098         \par
00099         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'EF\'E5\'F0\'E2\'FB\'E9 \'E1\'E0\'E9\'F2 \'E8 \'EF\'F0\'EE\'E2\'E5\'F0\'FF\'E5\'EC \'ED\'E0 0x55}\par
00100         uart_error = uart_read(uart_struct, {\cf17 sizeof}(rx_pack_header_ptr->header), ram_space_pointer->packet_rx);\par
00101         {\cf19 if} (uart_error != 0)\par
00102         \{\par
00103             error = UART_ERROR;\par
00104             rx_error_handler(error, ext_bus);\par
00105             {\cf19 return} error;\par
00106         \}\par
00107         \par
00108         memcpy(&(rx_pack_header_ptr->header), ram_space_pointer->packet_rx, {\cf17 sizeof}(rx_pack_header_ptr->header));\par
00109         {\cf19 if} (rx_pack_header_ptr->header != PACKET_HEAD)\par
00110         \{\par
00111             error = PACKET_ERROR;\par
00112             rx_error_handler(error, ext_bus);\par
00113             {\cf19 return} error;\par
00114         \}\par
00115         \par
00116         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'F2\'E5\'EB\'E5\'E3\'F0\'E0\'EC\'EC\'FB}\par
00117         uart_error = uart_read(uart_struct, {\cf17 sizeof}(rx_pack_ptr->packet_header) - {\cf17 sizeof}(rx_pack_header_ptr->header),  (ram_space_pointer->packet_rx) + {\cf17 sizeof}(rx_pack_header_ptr->header));\par
00118         {\cf19 if} (uart_error != 0)\par
00119         \{\par
00120             error = UART_ERROR;\par
00121             rx_error_handler(error, ext_bus);\par
00122             {\cf19 return} error;\par
00123         \}\par
00124         memcpy(rx_pack_header_ptr, ram_space_pointer->packet_rx, {\cf17 sizeof}(rx_pack_ptr->packet_header));\par
00125         \par
00126         {\cf20 // \'C0\'ED\'E0\'EB\'E8\'E7 \'E4\'EB\'E8\'ED\'FB \'EF\'E0\'EA\'E5\'F2\'E0}\par
00127         {\cf19 if} (rx_pack_header_ptr->packet_length > UART_BUFFER_SIZE)\par
00128         \{\par
00129             error = PACKET_ERROR;\par
00130             rx_error_handler(error, ext_bus);\par
00131             {\cf19 return} error;\par
00132         \}\par
00133         \par
00134         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'E2\'E5\'F1\'FC \'EF\'E0\'EA\'E5\'F2 \'E2\'FB\'F7\'E8\'F1\'EB\'E5\'ED\'ED\'EE\'E9 \'E4\'EB\'E8\'ED\'FB}\par
00135         uart_error = uart_read(uart_struct, (rx_pack_header_ptr->packet_length) - {\cf17 sizeof}(rx_pack_ptr->packet_header) + {\cf17 sizeof}(rx_pack_header_ptr->header) + {\cf17 sizeof}(rx_pack_tail_ptr->end), \par
00136             (ram_space_pointer->packet_rx) + {\cf17 sizeof}(fields_packet_header));\par
00137         {\cf19 if} (uart_error != 0)\par
00138         \{\par
00139             error = UART_ERROR;\par
00140             rx_error_handler(error, ext_bus);\par
00141             {\cf19 return} error;\par
00142         \}\par
00143 \par
00144         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'F5\'E2\'EE\'F1\'F2 \'EF\'E0\'EA\'E5\'F2\'E0}\par
00145         memcpy(&(rx_pack_ptr->packet_tail), ram_space_pointer->packet_rx + (rx_pack_header_ptr->packet_length) - {\cf17 sizeof}(rx_pack_tail_ptr->checksum) + {\cf17 sizeof}(rx_pack_header_ptr->header), {\cf17 sizeof}(rx_pack_ptr->packet_tail));\par
00146         \par
00147         {\cf20 // \'C2\'F2\'EE\'F0\'E0\'FF \'EE\'E1\'FF\'E7\'E0\'F2\'E5\'EB\'FC\'ED\'E0\'FF \'EF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 - \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E5 2 \'E1\'E0\'E9\'F2\'E0 \'E4\'EE\'EB\'E6\'ED\'FB \'E1\'FB\'F2\'FC 0xAA}\par
00148         {\cf19 if} (rx_pack_tail_ptr->end != PACKET_TAIL)\par
00149         \{\par
00150             error = PACKET_ERROR;\par
00151             rx_error_handler(error, ext_bus);\par
00152             {\cf19 return} error;\par
00153         \}\par
00154             \par
00155         current_rx_packet++;\par
00156     \}\par
00157     {\cf20 // \'CF\'EE\'F1\'EB\'E5 \'F2\'EE\'E3\'EE, \'EA\'E0\'EA \'F0\'E0\'F1\'EF\'EE\'E7\'ED\'E0\'EB\'E8 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E8\'E9 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'E9 \'EF\'E0\'EA\'E5\'F2, \'EF\'F0\'EE\'E4\'EE\'EB\'E6\'E0\'E5\'EC \'E5\'E3\'EE \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'F3}\par
00158     {\cf20 // \'D0\'E0\'F1\'EF\'EE\'E7\'ED\'E0\'E2\'E0\'ED\'E8\'E5 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC}\par
00159     memcpy(&(ram_space_pointer->service_byte_um), &(rx_pack_header_ptr->service_byte), {\cf17 sizeof}(rx_pack_header_ptr->service_byte));\par
00160     {\cf20 // \'CE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'E0 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'E3\'EE \'E1\'E0\'E9\'F2\'E0 \'D3\'CC}\par
00161     um_service_byte_handler(ext_bus);\par
00162     {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 (\'EA\'EE\'EC\'E0\'ED\'E4\'E0 - \'E4\'E0\'ED\'ED\'FB\'E5)}\par
00163     uint16_t buffer_offset = 0; {\cf20 //\'EF\'E5\'F0\'E5\'EC\'E5\'F8\'E5\'ED\'E8\'E5 \'EF\'EE \'E1\'F3\'F4\'E5\'F0\'F3}\par
00164     {\cf19 for} (uint32_t i = 0; i < (rx_pack_header_ptr->cmd_number); i++)\par
00165     \{\par
00166         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA - \'EA\'EE\'EC\'E0\'ED\'E4\'E0, \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2, \'E4\'E0\'ED\'ED\'FB\'E5}\par
00167         memcpy(&((rx_pack_cmd_with_data_ptr + i)->header), ram_space_pointer->packet_rx + {\cf17 sizeof}(rx_pack_ptr->packet_header) + buffer_offset, {\cf17 sizeof}((rx_pack_cmd_with_data_ptr + i)->header));\par
00168         {\cf20 // \'C0\'ED\'E0\'EB\'E8\'E7 \'E4\'EB\'E8\'ED\'FB \'EA\'EE\'EC\'E0\'ED\'E4\'FB}\par
00169         {\cf19 if} ((rx_pack_cmd_with_data_ptr + i)->header.length > UART_BUFFER_SIZE)\par
00170         \{\par
00171             error = PACKET_ERROR;\par
00172             {\cf19 return} error;\par
00173         \}\par
00174         {\cf20 // \'D1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'E5}\par
00175         (rx_pack_cmd_with_data_ptr + i)->data = ram_space_pointer->packet_rx + {\cf17 sizeof}(rx_pack_ptr->packet_header) + buffer_offset + {\cf17 sizeof}((rx_pack_cmd_with_data_ptr + i)->header);\par
00176         buffer_offset += (rx_pack_cmd_with_data_ptr + i)->header.length;\par
00177     \}\par
00178     \par
00179     {\cf20 // \'C2\'FB\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'E5 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'EE\'E9 \'F1\'F3\'EC\'EC\'FB \'E8 \'F1\'F0\'E0\'E2\'ED\'E5\'ED\'E8\'E5 \'E5\'E5 \'F1 \'F2\'EE\'E9, \'F7\'F2\'EE \'E2 \'F2\'E5\'EB\'E5\'E3\'F0\'E0\'EC\'EC\'E5  }\par
00180     uint32_t real_checksum = crc32((ram_space_pointer->packet_rx) + {\cf17 sizeof}(rx_pack_header_ptr->header), rx_pack_header_ptr->packet_length - {\cf17 sizeof}(rx_pack_tail_ptr->checksum));\par
00181     {\cf19 if} (real_checksum != (rx_pack_tail_ptr->checksum))\par
00182     \{\par
00183         error = CRC_ERROR;\par
00184         rx_error_handler(error, ext_bus);\par
00185         {\cf19 return} error;\par
00186     \}\par
00187     \par
00188     {\cf20 // \'CF\'F0\'EE\'E2\'E5\'F0\'EA\'E0 \'E0\'E4\'F0\'E5\'F1\'E0\'F6\'E8\'E8}\par
00189     {\cf19 if}(rx_pack_header_ptr->receiver_addr != ram_space_pointer->common_ram_register_space.PLC_PMAddr.module_addr)\par
00190     \{\par
00191         error = PM_ADDR_ERROR;\par
00192         {\cf19 return} error;\par
00193     \}\par
00194     \par
00195     {\cf20 // \'C5\'F1\'EB\'E8 \'ED\'E5\'F2 \'EE\'F8\'E8\'E1\'EE\'EA}\par
00196     error = NO_ERROR;\par
00197     rx_error_handler(error, ext_bus);   \par
00198 \par
00199     {\cf19 return} error;\par
00200 \}\par
}
}
{\xe \v rx_error_handler\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:rx_error_handler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void rx_error_handler ({\b protocol_error}  {\i error}, uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAKP}
{\bkmkend AAAAAAAAKP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'EE\'F8\'E8\'E1\'EA\'E8 \'EF\'F0\'E8\'E5\'EC\'E0 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i error} \cell }{- \'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00467 \{\par
00468     common_ram_registers *common_ram_reg_space_ptr = &ram_space_pointer->common_ram_register_space; {\cf20 //\'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'F1 \'EE\'E1\'F9\'E8\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8}\par
00469     \par
00470     {\cf19 switch} ((uint8_t)error)\par
00471     \{\par
00472             {\cf19 case} NO_ERROR:\par
00473                     SET_LED_OK_WORK()\par
00474                     RESET_LED_ERROR_WORK()\par
00475                     switch (ext_bus)\par
00476                     \{\par
00477                             {\cf19 case} 1:\par
00478                                     common_ram_reg_space_ptr->PLC_CorrPackToDevice_B1++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00479                                     common_ram_reg_space_ptr->PLC_ErrPackToDevice_B1 = 0;{\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 }\par
00480                                     ram_space_pointer->service_byte_pm.fail_bus_1 = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'EC \'E1\'E0\'E9\'F2\'E5 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB}\par
00481                                     common_ram_reg_space_ptr->PLC_BusDefect_B1.many_fail_packet = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E5 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'EA\'EE\'EB-\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE"}\par
00482                                     common_ram_reg_space_ptr->PLC_BusDefect_B1.fail_timeout = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E5 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3"}\par
00483                                     {\cf19 break};\par
00484                                 \par
00485                             {\cf19 case} 2:\par
00486                                     common_ram_reg_space_ptr->PLC_CorrPackToDevice_B2++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00487                                     common_ram_reg_space_ptr->PLC_ErrPackToDevice_B2 = 0;{\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 }\par
00488                                     ram_space_pointer->service_byte_pm.fail_bus_2 = 0;  {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'EE\'EC \'E1\'E0\'E9\'F2\'E5 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB}\par
00489                                     common_ram_reg_space_ptr->PLC_BusDefect_B2.many_fail_packet = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E5 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'EA\'EE\'EB-\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE"}\par
00490                                     common_ram_reg_space_ptr->PLC_BusDefect_B2.fail_timeout = 0; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E5 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3"}\par
00491                                     {\cf19 break};\par
00492                                 \par
00493                             {\cf19 default}:\par
00494                                     {\cf19 break};\par
00495                     \}   \par
00496                     {\cf19 break};\par
00497                     \par
00498                 {\cf19 case} UART_ERROR:\par
00499                         RESET_LED_OK_WORK()\par
00500                         SET_LED_ERROR_WORK()\par
00501                 \par
00502                         switch (ext_bus)\par
00503                         \{\par
00504                                 {\cf19 case} 1:\par
00505                                         ram_space_pointer->service_byte_pm.fail_bus_1 = 1;  {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB, \'E5\'F1\'EB\'E8 \'EF\'F0\'E5\'E2\'FB\'F8\'E5\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2}\par
00506                                         common_ram_reg_space_ptr->PLC_BusDefect_B1.fail_timeout = 1; {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3"}\par
00507                                         common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00508                                         {\cf19 break};\par
00509                                 \par
00510                                 {\cf19 case} 2:\par
00511                                         ram_space_pointer->service_byte_pm.fail_bus_2 = 1;  {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB, \'E5\'F1\'EB\'E8 \'EF\'F0\'E5\'E2\'FB\'F8\'E5\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2}\par
00512                                         common_ram_reg_space_ptr->PLC_BusDefect_B2.fail_timeout = 1; {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'FC \'EF\'EE \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'F3"}\par
00513                                         common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00514                                         {\cf19 break};\par
00515                                 \par
00516                                 {\cf19 default}:\par
00517                                         {\cf19 break};\par
00518                         \}\par
00519                         {\cf19 break};\par
00520                         \par
00521                 {\cf19 case} CRC_ERROR: {\cf19 case} PACKET_ERROR:\par
00522                         RESET_LED_OK_WORK()\par
00523                         SET_LED_ERROR_WORK()\par
00524                 \par
00525                         switch (ext_bus)\par
00526                         \{\par
00527                                 {\cf19 case} 1:\par
00528                                         common_ram_reg_space_ptr->PLC_ErrPackToDevice_B1++;{\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 }\par
00529                                         {\cf19 if} (common_ram_reg_space_ptr->PLC_ErrPackToDevice_B1 >= common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_NumCrcErrorsForDefect_B1)\par
00530                                         \{\par
00531                                             ram_space_pointer->service_byte_pm.fail_bus_1 = 1;  {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB, \'E5\'F1\'EB\'E8 \'EA\'EE\'EB-\'E2\'EE \'EF\'EE\'E4\'F0\'FF\'E4 \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE}\par
00532                                             common_ram_reg_space_ptr->PLC_BusDefect_B1.many_fail_packet = 1; {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'EA\'EE\'EB-\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE"}\par
00533                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00534                                         \}\par
00535                                         {\cf19 break};\par
00536                                         \par
00537                                 {\cf19 case} 2:\par
00538                                         common_ram_reg_space_ptr->PLC_ErrPackToDevice_B2++;{\cf20 // \'CA\'EE\'EB-\'E2\'EE \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'EF\'EE\'E4\'F0\'FF\'E4 }\par
00539                                         {\cf19 if} (common_ram_reg_space_ptr->PLC_ErrPackToDevice_B2 >= common_ram_reg_space_ptr->PLC_CommonRomRegs.PLC_NumCrcErrorsForDefect_B2)\par
00540                                         \{\par
00541                                             ram_space_pointer->service_byte_pm.fail_bus_2 = 1;      {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'CF\'CC \'E1\'E8\'F2\'E0 \'ED\'E5\'F1\'E8\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB, \'E5\'F1\'EB\'E8 \'EA\'EE\'EB-\'E2\'EE \'EF\'EE\'E4\'F0\'FF\'E4 \'EF\'EE\'E2\'F0\'E5\'E6\'E4\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE}\par
00542                                             common_ram_reg_space_ptr->PLC_BusDefect_B2.many_fail_packet = 1; {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FC \'E2 \'F0\'E5\'E3\'E8\'F1\'F2\'F0 \'ED\'E5\'E8\'F1\'EF\'F0\'E0\'E2\'ED\'EE\'F1\'F2\'E8 \'F8\'E8\'ED\'FB \'E1\'E8\'F2\'E0 "\'EA\'EE\'EB-\'E2\'EE \'E1\'E8\'F2\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2 \'E1\'EE\'EB\'FC\'F8\'E5 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EB\'E5\'ED\'ED\'EE\'E3\'EE"}\par
00543                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT; {\cf20 // \'D1\'ED\'FF\'F2\'E8\'E5 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00544                                         \}\par
00545                                         {\cf19 break};\par
00546                                         \par
00547                                 {\cf19 default}:\par
00548                                         {\cf19 break};\par
00549                         \}\par
00550                         {\cf19 break};\par
00551                         \par
00552                 {\cf19 default}:\par
00553                         {\cf19 break};\par
00554     \}\par
00555 \}\par
}
}
{\xe \v transmit_packet\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:transmit_packet}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b protocol_error} transmit_packet ({\b uart_n} *  {\i uart_struct}, uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAKQ}
{\bkmkend AAAAAAAAKQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EF\'E0\'EA\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'F5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'CC\'CA \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 protocol_error \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00020 \{   \par
00021     protocol_error error;\par
00022     fields_packet *tx_pack_ptr = &ram_space_pointer->tx_packet_struct; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'F3 \'F1 \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC\'FB\'EC \'EF\'E0\'EA\'E5\'F2\'EE\'EC}\par
00023     fields_cmd *tx_pack_cmd_with_data_ptr = &ram_space_pointer->tx_packet_struct.cmd_with_data[0]; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 \'F1 \'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'E4\'EB\'FF \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00024     fields_packet_header *tx_pack_header_ptr = &ram_space_pointer->tx_packet_struct.packet_header; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00025     fields_packet_tail *tx_pack_tail_ptr = &ram_space_pointer->tx_packet_struct.packet_tail; {\cf20 // \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F5\'E2\'EE\'F1\'F2 \'EF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'EC\'EE\'E3\'EE \'EF\'E0\'EA\'E5\'F2\'E0}\par
00026     \par
00027     {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'E2 \'E1\'F3\'F4\'E5\'F0 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'EA \'EF\'E0\'EA\'E5\'F2\'E0}\par
00028     memcpy(&(ram_space_pointer->packet_tx), &(tx_pack_ptr->packet_header), {\cf17 sizeof}(tx_pack_ptr->packet_header));\par
00029     {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'E2 \'E1\'F3\'F4\'E5\'F0 \'EC\'E0\'F1\'F1\'E8\'E2 \'EA\'EE\'EC\'E0\'ED\'E4 (\'EA\'EE\'EC\'E0\'ED\'E4\'E0 - \'E4\'E0\'ED\'ED\'FB\'E5)}\par
00030     uint16_t buffer_offset = 0; {\cf20 //\'EF\'E5\'F0\'E5\'EC\'E5\'F8\'E5\'ED\'E8\'E5 \'EF\'EE \'E1\'F3\'F4\'E5\'F0\'F3}\par
00031     {\cf19 for} (uint32_t i = 0; i < (tx_pack_header_ptr->cmd_number); i++)\par
00032     \{\par
00033         {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'EA\'EE\'EC\'E0\'ED\'E4\'E0, \'F0\'E5\'E7\'F3\'EB\'FC\'F2\'E0\'F2, \'E4\'E0\'ED\'ED\'FB\'E5}\par
00034         memcpy((ram_space_pointer->packet_tx) + {\cf17 sizeof}(tx_pack_ptr->packet_header) + buffer_offset, &((tx_pack_cmd_with_data_ptr + i)->header), {\cf17 sizeof}((tx_pack_cmd_with_data_ptr + i)->header));\par
00035         memcpy((ram_space_pointer->packet_tx) + {\cf17 sizeof}(tx_pack_ptr->packet_header) + buffer_offset + {\cf17 sizeof}(fields_cmd_header), (tx_pack_cmd_with_data_ptr + i)->data, \par
00036             ((tx_pack_cmd_with_data_ptr + i)->header.length) - {\cf17 sizeof}(fields_cmd_header));\par
00037         buffer_offset += (tx_pack_cmd_with_data_ptr + i)->header.length;\par
00038     \}\par
00039     \par
00040     {\cf20 // \'C2\'FB\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'E5 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'FC\'ED\'EE\'E9 \'F1\'F3\'EC\'EC\'FB}\par
00041     tx_pack_tail_ptr->checksum = crc32((ram_space_pointer->packet_tx) + {\cf17 sizeof}(tx_pack_header_ptr->header), tx_pack_header_ptr->packet_length - {\cf17 sizeof}(tx_pack_tail_ptr->checksum));\par
00042     \par
00043     {\cf20 // \'C7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'E2 \'E1\'F3\'F4\'E5\'F0 \'F5\'E2\'EE\'F1\'F2 \'EF\'E0\'EA\'E5\'F2\'E0}\par
00044     memcpy((ram_space_pointer->packet_tx) + {\cf17 sizeof}(tx_pack_ptr->packet_header) + buffer_offset, &(tx_pack_ptr->packet_tail), {\cf17 sizeof}(tx_pack_ptr->packet_tail));\par
00045     \par
00046     {\cf20 // \'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'E5 \'EF\'EE UART}\par
00047     {\cf19 if} (uart_write(uart_struct, ram_space_pointer->packet_tx, tx_pack_header_ptr->packet_length + {\cf17 sizeof}(tx_pack_header_ptr->header) + {\cf17 sizeof}(tx_pack_tail_ptr->end)) != 0)\par
00048     \{\par
00049         error = UART_ERROR;\par
00050         {\cf19 return} error;\par
00051     \}\par
00052     \par
00053     {\cf20 // \'C5\'F1\'EB\'E8 \'ED\'E5\'F2 \'EE\'F8\'E8\'E1\'EE\'EA}\par
00054     error = NO_ERROR;\par
00055     \par
00056     {\cf19 return} error;\par
00057 \}\par
}
}
{\xe \v um_service_byte_handler\:rs422_protocol.h}
{\xe \v rs422_protocol.h\:um_service_byte_handler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void um_service_byte_handler (uint8_t  {\i ext_bus})}}
\par
{\bkmkstart AAAAAAAAKR}
{\bkmkend AAAAAAAAKR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'E0\'F2\'FB\'E2\'E0\'E5\'F2 \'F1\'E5\'F0\'E2\'E8\'F1\'ED\'FB\'E9 \'E1\'E0\'E9\'F2 \'D3\'CC }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i ext_bus} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F8\'E8\'ED\'FB \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00560 \{\par
00561     common_ram_registers *common_ram_reg_space_ptr = &ram_space_pointer->common_ram_register_space; {\cf20 //\'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EE\'E1\'EB\'E0\'F1\'F2\'FC \'EF\'E0\'EC\'FF\'F2\'E8 \'E2\'ED\'E5\'F8\'ED\'E5\'E3\'EE \'CE\'C7\'D3 \'F1 \'EE\'E1\'F9\'E8\'EC\'E8 \'F0\'E5\'E3\'E8\'F1\'F2\'F0\'E0\'EC\'E8}\par
00562 \par
00563     {\cf19 switch} (ram_space_pointer->service_byte_um.last_answer)\par
00564     \{\par
00565             {\cf19 case} 0:\par
00566                     {\cf19 switch} (ext_bus)\par
00567                     \{\par
00568                             {\cf19 case} 1:\par
00569                                     {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 0) && (common_ram_reg_space_ptr->PLC_CM_State == PLC_CM_INIT_1_BUS))\par
00570                                     \{\par
00571                                         {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00572                                         common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT;\par
00573                                         ram_space_pointer->service_byte_pm.init = 0;\par
00574                                     \}\par
00575                                     common_ram_reg_space_ptr->PLC_CorrPackFromDevice_B1++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00576                                     {\cf19 break};\par
00577                                 \par
00578                             {\cf19 case} 2:\par
00579                                     {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 0) && (common_ram_reg_space_ptr->PLC_CM_State == PLC_CM_INIT_2_BUS))\par
00580                                     \{\par
00581                                         {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00582                                         common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT;\par
00583                                         ram_space_pointer->service_byte_pm.init = 0;\par
00584                                     \}   \par
00585                                     common_ram_reg_space_ptr->PLC_CorrPackFromDevice_B2++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00586                                     {\cf19 break};\par
00587                                 \par
00588                             {\cf19 default}:\par
00589                                     {\cf19 break};\par
00590                     \}   \par
00591                     {\cf19 break};\par
00592                     \par
00593                 {\cf19 case} 1:\par
00594                         {\cf19 switch} (ext_bus)\par
00595                         \{\par
00596                                 {\cf19 case} 1:\par
00597                                         {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 0) && (common_ram_reg_space_ptr->PLC_CM_State == PLC_CM_INIT_1_BUS))\par
00598                                         \{\par
00599                                             {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00600                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT;\par
00601                                             ram_space_pointer->service_byte_pm.init = 0;\par
00602                                         \}\par
00603                                         common_ram_reg_space_ptr->PLC_ErrPackFromDevice_B1++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EE\'F8\'E8\'E1\'EE\'F7\'ED\'EE \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00604                                         {\cf19 break};\par
00605                                 \par
00606                                 {\cf19 case} 2:\par
00607                                         {\cf19 if}((ram_space_pointer->service_byte_um.ready_to_control == 0) && (common_ram_reg_space_ptr->PLC_CM_State == PLC_CM_INIT_2_BUS))\par
00608                                         \{\par
00609                                             {\cf20 // \'D1\'E1\'F0\'EE\'F1 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8}\par
00610                                             common_ram_reg_space_ptr->PLC_CM_State = PLC_CM_REMOVE_INIT;\par
00611                                             ram_space_pointer->service_byte_pm.init = 0;\par
00612                                         \}   \par
00613                                         common_ram_reg_space_ptr->PLC_ErrPackFromDevice_B2++; {\cf20 // \'D3\'E2\'E5\'EB\'E8\'F7\'E8\'E2\'E0\'E5\'EC \'F1\'F7\'E5\'F2\'F7\'E8\'EA \'EE\'F8\'E8\'E1\'EE\'F7\'ED\'EE \'EE\'F2\'EF\'F0\'E0\'E2\'EB\'E5\'ED\'ED\'FB\'F5 \'EF\'E0\'EA\'E5\'F2\'EE\'E2}\par
00614                                         {\cf19 break};\par
00615                                 \par
00616                                 {\cf19 default}:\par
00617                                         {\cf19 break};\par
00618                         \}\par
00619                         {\cf19 break};\par
00620                         \par
00621                 {\cf19 default}:\par
00622                         {\cf19 break};\par
00623     \}\par
00624 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB spi.c\par \pard\plain 
{\tc\tcl2 \v spi.c}
{\xe \v spi.c}
{\bkmkstart AAAAAAAAKS}
{\bkmkend AAAAAAAAKS}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 SPI. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "spi.h"}\par
{\f2 #include "1273pv19t.h"}\par
{\f2 #include "external_ram.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF spi.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "spi_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_gpio_config} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF SPI. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_init} ({\b spi_n} *spi_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_transmit_halfword} ({\b spi_n} *spi_struct, uint16_t half_word)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'EF\'EE SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_transmit_message} ({\b spi_n} *spi_struct, uint16_t message[], uint32_t length)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EC\'E0\'F1\'F1\'E8\'E2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2 \'EF\'EE SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b spi_receive_halfword} ({\b spi_n} *spi_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'F2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'EF\'EE SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_clean_fifo_rx_buf} ({\b spi_n} *spi_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 FIFO \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b dma_spi_rx_init} ({\b spi_n} *spi_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 n-\'FB\'E9 \'EA\'E0\'ED\'E0\'EB DMA \'ED\'E0 \'E7\'E0\'EF\'F0\'EE\'F1 \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPIn. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} {\b spi_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI1 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} {\b spi_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI2 \'CC\'CA }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 SPI. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v dma_spi_rx_init\:spi.c}
{\xe \v spi.c\:dma_spi_rx_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void dma_spi_rx_init ({\b spi_n} *  {\i spi_struct})}}
\par
{\bkmkstart AAAAAAAAKT}
{\bkmkend AAAAAAAAKT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 n-\'FB\'E9 \'EA\'E0\'ED\'E0\'EB DMA \'ED\'E0 \'E7\'E0\'EF\'F0\'EE\'F1 \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00129 \{\par
00130 \par
00131     DMA_StructInit(&spi_struct->spi_dma_ch.DMA_Channel_SPI_RX);\par
00132     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_SourceBaseAddr = (uint32_t)(&(spi_struct->SSPx->DR));\par
00133     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_DestBaseAddr = (uint32_t)(spi_struct->buffer);\par
00134     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_CycleSize = 1;\par
00135     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_SourceIncSize = DMA_SourceIncNo;\par
00136     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_DestIncSize = DMA_DestIncHalfword;\par
00137     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;\par
00138     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_NumContinuous = DMA_Transfers_1;\par
00139     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_SourceProtCtrl = DMA_SourcePrivileged;\par
00140     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_DestProtCtrl = DMA_DestPrivileged;\par
00141     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_Mode = DMA_Mode_Basic;\par
00142     \par
00143     {\cf20 // \'C7\'E0\'E4\'E0\'F2\'FC \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'F3 \'EA\'E0\'ED\'E0\'EB\'E0}\par
00144     spi_struct->spi_dma_ch.DMA_Channel_SPI_RX.DMA_PriCtrlData = &spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX;\par
00145     spi_struct->spi_dma_ch.DMA_Channel_SPI_RX.DMA_Priority = DMA_Priority_High;\par
00146     spi_struct->spi_dma_ch.DMA_Channel_SPI_RX.DMA_UseBurst = DMA_BurstClear;\par
00147     spi_struct->spi_dma_ch.DMA_Channel_SPI_RX.DMA_SelectDataStructure = DMA_CTRL_DATA_PRIMARY;\par
00148     \par
00149     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'F2\'FC \'EA\'E0\'ED\'E0\'EB}\par
00150     DMA_Init(spi_struct->spi_dma_ch.dma_channel, &spi_struct->spi_dma_ch.DMA_Channel_SPI_RX);\par
00151     \par
00152     MDR_DMA->CHNL_REQ_MASK_CLR = 1 << spi_struct->spi_dma_ch.dma_channel;\par
00153     MDR_DMA->CHNL_USEBURST_CLR = 1 << spi_struct->spi_dma_ch.dma_channel;\par
00154     \par
00155     SSP_DMACmd(spi_struct->SSPx, SSP_DMA_RXE, DISABLE);\par
00156     {\cf20 // \'D0\'E0\'E7\'F0\'E5\'F8\'E8\'F2\'FC \'F0\'E0\'E1\'EE\'F2\'F3 DMA \'F1 SPI}\par
00157     DMA_Cmd (spi_struct->spi_dma_ch.dma_channel, DISABLE);\par
00158     \par
00159     {\cf20 //NVIC_SetPriority (DMA_IRQn, 0);}\par
00160     {\cf20 //NVIC_EnableIRQ(DMA_IRQn);}\par
00161 \}\par
}
}
{\xe \v spi_clean_fifo_rx_buf\:spi.c}
{\xe \v spi.c\:spi_clean_fifo_rx_buf}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_clean_fifo_rx_buf ({\b spi_n} *  {\i spi_struct})}}
\par
{\bkmkstart AAAAAAAAKU}
{\bkmkend AAAAAAAAKU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 FIFO \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00118 \{   \par
00119     uint16_t a;\par
00120     {\cf19 while}(SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_RNE) == SET)\par
00121     \{\par
00122         a = spi_struct->SSPx->DR;\par
00123     \}\par
00124 \}\par
}
}
{\xe \v spi_gpio_config\:spi.c}
{\xe \v spi.c\:spi_gpio_config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_gpio_config (void )}}
\par
{\bkmkstart AAAAAAAAKV}
{\bkmkend AAAAAAAAKV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF SPI. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00019 \{\par
00020     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EF\'EE\'F0\'F2\'EE\'E2}\par
00021     RST_CLK_PCLKcmd(RST_CLK_PCLK_RST_CLK|RST_CLK_PCLK_PORTD, ENABLE);   \par
00022     \par
00023     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EF\'EE\'F0\'F2\'EE\'E2 SSP1}\par
00024     PORT_InitTypeDef GPIO_init_struct_SPI1;\par
00025     \par
00026     PORT_StructInit(&GPIO_init_struct_SPI1);\par
00027     GPIO_init_struct_SPI1.PORT_FUNC = PORT_FUNC_ALTER;\par
00028     GPIO_init_struct_SPI1.PORT_MODE = PORT_MODE_DIGITAL;\par
00029     GPIO_init_struct_SPI1.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00030     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 SCK}\par
00031     GPIO_init_struct_SPI1.PORT_Pin = PIN_SSP1_SCK;\par
00032     GPIO_init_struct_SPI1.PORT_OE = PORT_OE_IN;\par
00033     PORT_Init(PORT_SSP1, &GPIO_init_struct_SPI1);\par
00034     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 SSP_RX}\par
00035     GPIO_init_struct_SPI1.PORT_Pin = PIN_SSP1_RX;\par
00036     GPIO_init_struct_SPI1.PORT_OE = PORT_OE_IN;\par
00037     PORT_Init(PORT_SSP1, &GPIO_init_struct_SPI1);\par
00038     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 SSP_TX}\par
00039     GPIO_init_struct_SPI1.PORT_Pin = PIN_SSP1_TX;\par
00040     GPIO_init_struct_SPI1.PORT_OE = PORT_OE_OUT;\par
00041     PORT_Init(PORT_SSP1, &GPIO_init_struct_SPI1);\par
00042     PORT_ResetBits(PORT_SSP1,PIN_SSP1_TX);\par
00043     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 SS (\'E2\'F5\'EE\'E4 SDIFS)}\par
00044     GPIO_init_struct_SPI1.PORT_Pin = PIN_SSP1_SS;\par
00045     GPIO_init_struct_SPI1.PORT_FUNC = PORT_FUNC_ALTER;\par
00046     GPIO_init_struct_SPI1.PORT_OE = PORT_OE_IN;\par
00047     PORT_Init(PORT_SSP1, &GPIO_init_struct_SPI1);\par
00048 \}\par
}
}
{\xe \v spi_init\:spi.c}
{\xe \v spi.c\:spi_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_init ({\b spi_n} *  {\i spi_struct})}}
\par
{\bkmkstart AAAAAAAAKW}
{\bkmkend AAAAAAAAKW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00053 \{\par
00054     spi_gpio_config();\par
00055     \par
00056     {\cf20 // \'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 SPI}\par
00057     SSP_InitTypeDef SSP_InitStruct;\par
00058     \par
00059     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF SPI}\par
00060     RST_CLK_PCLKcmd(spi_struct->RST_CLK_PCLK_SPIn, ENABLE);\par
00061 \par
00062     SSP_StructInit(&SSP_InitStruct);\par
00063     \par
00064     SSP_BRGInit(spi_struct->SSPx, SSP_HCLKdiv1);\par
00065     \par
00066     SSP_InitStruct.SSP_WordLength = spi_struct->SPI.SSP_WordLength;\par
00067     SSP_InitStruct.SSP_Mode = spi_struct->SPI.SSP_Mode;\par
00068     SSP_InitStruct.SSP_SPH = spi_struct->SPI.SSP_SPH;\par
00069   SSP_InitStruct.SSP_FRF = spi_struct->SPI.SSP_FRF;\par
00070   SSP_InitStruct.SSP_HardwareFlowControl = spi_struct->SPI.SSP_HardwareFlowControl;\par
00071     {\cf20 //SSP_InitStruct.SSP_SCR  = 0x10;}\par
00072   SSP_InitStruct.SSP_CPSDVSR = spi_struct->SPI.SSP_CPSDVSR; {\cf20 // \'D7\'E0\'F1\'F2\'EE\'F2\'E0 \'EE\'E1\'EC\'E5\'ED\'E0 2\'CC\'C3\'F6 }\par
00073     SSP_Init(spi_struct->SSPx,&SSP_InitStruct);\par
00074     \par
00075     NVIC_DisableIRQ(spi_struct->IRQn);\par
00076     {\cf20 // \'C2\'FB\'E1\'EE\'F0 \'E8\'F1\'F2\'EE\'F7\'ED\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 (\'EF\'F0\'E8\'E5\'EC \'E8 \'EF\'E5\'F0\'E5\'E4\'E0\'F7\'E0 \'E4\'E0\'ED\'ED\'FB\'F5)}\par
00077   SSP_ITConfig (spi_struct->SSPx, SSP_IT_RX, DISABLE);\par
00078     \par
00079     SSP_Cmd(spi_struct->SSPx, ENABLE);  \par
00080 \}\par
}
}
{\xe \v spi_receive_halfword\:spi.c}
{\xe \v spi.c\:spi_receive_halfword}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t spi_receive_halfword ({\b spi_n} *  {\i spi_struct})}}
\par
{\bkmkstart AAAAAAAAKX}
{\bkmkend AAAAAAAAKX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'F2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'EF\'EE SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00105 \{   \par
00106     uint16_t tmpVar;\par
00107     {\cf20 // \'CE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 \'E4\'E0\'ED\'ED\'FB\'F5}\par
00108     {\cf19 while} (SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_RNE) != SET)  \{\}  {\cf20 // \'C6\'E4\'E5\'EC, \'EF\'EE\'EA\'E0 \'EF\'EE\'FF\'E2\'E8\'F2\'F1\'FF \'E1\'E0\'E9\'F2  }\par
00109     {\cf20 // \'CF\'EE\'EB\'F3\'F7\'E0\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'E5}\par
00110     tmpVar = SSP_ReceiveData(spi_struct->SSPx);\par
00111         \par
00112     {\cf19 return} tmpVar;\par
00113 \}\par
}
}
{\xe \v spi_transmit_halfword\:spi.c}
{\xe \v spi.c\:spi_transmit_halfword}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_transmit_halfword ({\b spi_n} *  {\i spi_struct}, uint16_t  {\i half_word})}}
\par
{\bkmkstart AAAAAAAAKY}
{\bkmkend AAAAAAAAKY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'EF\'EE SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i half_word} \cell }{- \'CF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'E4\'EB\'FF \'EE\'F2\'EF\'F0\'E0\'E2\'EA\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00085 \{\par
00086     SSP_SendData(spi_struct->SSPx, half_word);\par
00087     {\cf19 while} ( SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_TFE) != SET);\par
00088 \}\par
}
}
{\xe \v spi_transmit_message\:spi.c}
{\xe \v spi.c\:spi_transmit_message}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_transmit_message ({\b spi_n} *  {\i spi_struct}, uint16_t  {\i message}[], uint32_t  {\i length})}}
\par
{\bkmkstart AAAAAAAAKZ}
{\bkmkend AAAAAAAAKZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EC\'E0\'F1\'F1\'E8\'E2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2 \'EF\'EE SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i message} \cell }{- \'CC\'E0\'F1\'F1\'E8\'E2 \'E4\'EB\'FF \'EE\'F2\'EF\'F0\'E0\'E2\'EA\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i length} \cell }{- \'D0\'E0\'E7\'EC\'E5\'F0 \'EC\'E0\'F1\'F1\'E8\'E2\'E0 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00093 \{\par
00094     {\cf19 for}(uint32_t i = 0; i < length; i++)\par
00095     \{\par
00096         {\cf19 while}(SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_TNF) != SET) \{\} {\cf20 // \'C6\'E4\'E5\'EC, \'EA\'EE\'E3\'E4\'E0 \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'EF\'EE\'FF\'E2\'E8\'F2\'F1\'FF \'EC\'E5\'F1\'F2\'EE \'E8 \'E7\'E0\'F2\'E5\'EC \'E7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'E9 \'E1\'E0\'E9\'F2}\par
00097         SSP_SendData(spi_struct->SSPx, message[i]);         \par
00098     \}   \par
00099     {\cf19 while} (SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_TFE) != SET) \{\}  {\cf20 // \'C6\'E4\'E5\'EC, \'EF\'EE\'EA\'E0 \'E1\'E0\'E9\'F2 \'F3\'E9\'E4\'E5\'F2       }\par
00100 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v spi_1\:spi.c}
{\xe \v spi.c\:spi_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n} spi_1}}
\par
{\bkmkstart AAAAAAAALA}
{\bkmkend AAAAAAAALA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI1 \'CC\'CA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI \'CC\'CA\par
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 SPI \'CC\'CA \par
}}
{\xe \v spi_2\:spi.c}
{\xe \v spi.c\:spi_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n} spi_2}}
\par
{\bkmkstart AAAAAAAALB}
{\bkmkend AAAAAAAALB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI2 \'CC\'CA }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB spi.h\par \pard\plain 
{\tc\tcl2 \v spi.h}
{\xe \v spi.h}
{\bkmkstart AAAAAAAALC}
{\bkmkend AAAAAAAALC}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 SPI. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF spi.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "spi_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "spi_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b spi_dma_params}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 SPIn. }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b spi_config_data}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 SPI. }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_SSP1}\~ MDR_PORTD\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 SSP1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_SSP1_SCK}\~ PORT_Pin_4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF SCK \'EF\'EE\'F0\'F2\'E0 SSP1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_SSP1_RX}\~ PORT_Pin_3\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF RX \'EF\'EE\'F0\'F2\'E0 SSP1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_SSP1_TX}\~ PORT_Pin_2\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF TX \'EF\'EE\'F0\'F2\'E0 SSP1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_SSP1_SS}\~ PORT_Pin_5\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF SS \'EF\'EE\'F0\'F2\'E0 SSP1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b FIFO_SIZE}\~ 8\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E0\'E7\'EC\'E5\'F0 \'E1\'F3\'F4\'E5\'F0\'E0 FIFO SSP \'E2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'E0\'F5 (16 \'E1\'E8\'F2) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b SPI_BUFFER_SIZE}\~ 512\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SSP. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b spi_dma_params} {\b spi_n_dma_ch_params}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b spi_config_data} {\b spi_n}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 SPI. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_init} ({\b spi_n} *spi_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_transmit_halfword} ({\b spi_n} *spi_struct, uint16_t half_word)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'EF\'EE SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_transmit_message} ({\b spi_n} *spi_struct, uint16_t message[], uint32_t length)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EC\'E0\'F1\'F1\'E8\'E2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2 \'EF\'EE SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b spi_receive_halfword} ({\b spi_n} *spi_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'F2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'EF\'EE SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b spi_clean_fifo_rx_buf} ({\b spi_n} *spi_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 FIFO \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPIn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b dma_spi_rx_init} ({\b spi_n} *spi_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 n-\'FB\'E9 \'EA\'E0\'ED\'E0\'EB DMA \'ED\'E0 \'E7\'E0\'EF\'F0\'EE\'F1 \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPIn. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 SPI. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v FIFO_SIZE\:spi.h}
{\xe \v spi.h\:FIFO_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define FIFO_SIZE\~ 8}}
\par
{\bkmkstart AAAAAAAALD}
{\bkmkend AAAAAAAALD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E0\'E7\'EC\'E5\'F0 \'E1\'F3\'F4\'E5\'F0\'E0 FIFO SSP \'E2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'E0\'F5 (16 \'E1\'E8\'F2) }}\par
}
{\xe \v PIN_SSP1_RX\:spi.h}
{\xe \v spi.h\:PIN_SSP1_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_SSP1_RX\~ PORT_Pin_3}}
\par
{\bkmkstart AAAAAAAALE}
{\bkmkend AAAAAAAALE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF RX \'EF\'EE\'F0\'F2\'E0 SSP1. }}\par
}
{\xe \v PIN_SSP1_SCK\:spi.h}
{\xe \v spi.h\:PIN_SSP1_SCK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_SSP1_SCK\~ PORT_Pin_4}}
\par
{\bkmkstart AAAAAAAALF}
{\bkmkend AAAAAAAALF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF SCK \'EF\'EE\'F0\'F2\'E0 SSP1. }}\par
}
{\xe \v PIN_SSP1_SS\:spi.h}
{\xe \v spi.h\:PIN_SSP1_SS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_SSP1_SS\~ PORT_Pin_5}}
\par
{\bkmkstart AAAAAAAALG}
{\bkmkend AAAAAAAALG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF SS \'EF\'EE\'F0\'F2\'E0 SSP1. }}\par
}
{\xe \v PIN_SSP1_TX\:spi.h}
{\xe \v spi.h\:PIN_SSP1_TX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_SSP1_TX\~ PORT_Pin_2}}
\par
{\bkmkstart AAAAAAAALH}
{\bkmkend AAAAAAAALH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF TX \'EF\'EE\'F0\'F2\'E0 SSP1. }}\par
}
{\xe \v PORT_SSP1\:spi.h}
{\xe \v spi.h\:PORT_SSP1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_SSP1\~ MDR_PORTD}}
\par
{\bkmkstart AAAAAAAALI}
{\bkmkend AAAAAAAALI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 SSP1. }}\par
}
{\xe \v SPI_BUFFER_SIZE\:spi.h}
{\xe \v spi.h\:SPI_BUFFER_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define SPI_BUFFER_SIZE\~ 512}}
\par
{\bkmkstart AAAAAAAALJ}
{\bkmkend AAAAAAAALJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SSP. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v spi_n\:spi.h}
{\xe \v spi.h\:spi_n}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b spi_config_data} {\b spi_n}}}
\par
{\bkmkstart AAAAAAAALK}
{\bkmkend AAAAAAAALK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 SPI. }}\par
}
{\xe \v spi_n_dma_ch_params\:spi.h}
{\xe \v spi.h\:spi_n_dma_ch_params}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b spi_dma_params} {\b spi_n_dma_ch_params}}}
\par
{\bkmkstart AAAAAAAALL}
{\bkmkend AAAAAAAALL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 SPIn. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v dma_spi_rx_init\:spi.h}
{\xe \v spi.h\:dma_spi_rx_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void dma_spi_rx_init ({\b spi_n} *  {\i spi_struct})}}
\par
{\bkmkstart AAAAAAAALM}
{\bkmkend AAAAAAAALM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 n-\'FB\'E9 \'EA\'E0\'ED\'E0\'EB DMA \'ED\'E0 \'E7\'E0\'EF\'F0\'EE\'F1 \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00129 \{\par
00130 \par
00131     DMA_StructInit(&spi_struct->spi_dma_ch.DMA_Channel_SPI_RX);\par
00132     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_SourceBaseAddr = (uint32_t)(&(spi_struct->SSPx->DR));\par
00133     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_DestBaseAddr = (uint32_t)(spi_struct->buffer);\par
00134     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_CycleSize = 1;\par
00135     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_SourceIncSize = DMA_SourceIncNo;\par
00136     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_DestIncSize = DMA_DestIncHalfword;\par
00137     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;\par
00138     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_NumContinuous = DMA_Transfers_1;\par
00139     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_SourceProtCtrl = DMA_SourcePrivileged;\par
00140     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_DestProtCtrl = DMA_DestPrivileged;\par
00141     spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX.DMA_Mode = DMA_Mode_Basic;\par
00142     \par
00143     {\cf20 // \'C7\'E0\'E4\'E0\'F2\'FC \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'F3 \'EA\'E0\'ED\'E0\'EB\'E0}\par
00144     spi_struct->spi_dma_ch.DMA_Channel_SPI_RX.DMA_PriCtrlData = &spi_struct->spi_dma_ch.DMA_InitStructure_SPI_RX;\par
00145     spi_struct->spi_dma_ch.DMA_Channel_SPI_RX.DMA_Priority = DMA_Priority_High;\par
00146     spi_struct->spi_dma_ch.DMA_Channel_SPI_RX.DMA_UseBurst = DMA_BurstClear;\par
00147     spi_struct->spi_dma_ch.DMA_Channel_SPI_RX.DMA_SelectDataStructure = DMA_CTRL_DATA_PRIMARY;\par
00148     \par
00149     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'F2\'FC \'EA\'E0\'ED\'E0\'EB}\par
00150     DMA_Init(spi_struct->spi_dma_ch.dma_channel, &spi_struct->spi_dma_ch.DMA_Channel_SPI_RX);\par
00151     \par
00152     MDR_DMA->CHNL_REQ_MASK_CLR = 1 << spi_struct->spi_dma_ch.dma_channel;\par
00153     MDR_DMA->CHNL_USEBURST_CLR = 1 << spi_struct->spi_dma_ch.dma_channel;\par
00154     \par
00155     SSP_DMACmd(spi_struct->SSPx, SSP_DMA_RXE, DISABLE);\par
00156     {\cf20 // \'D0\'E0\'E7\'F0\'E5\'F8\'E8\'F2\'FC \'F0\'E0\'E1\'EE\'F2\'F3 DMA \'F1 SPI}\par
00157     DMA_Cmd (spi_struct->spi_dma_ch.dma_channel, DISABLE);\par
00158     \par
00159     {\cf20 //NVIC_SetPriority (DMA_IRQn, 0);}\par
00160     {\cf20 //NVIC_EnableIRQ(DMA_IRQn);}\par
00161 \}\par
}
}
{\xe \v spi_clean_fifo_rx_buf\:spi.h}
{\xe \v spi.h\:spi_clean_fifo_rx_buf}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_clean_fifo_rx_buf ({\b spi_n} *  {\i spi_struct})}}
\par
{\bkmkstart AAAAAAAALN}
{\bkmkend AAAAAAAALN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 FIFO \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00118 \{   \par
00119     uint16_t a;\par
00120     {\cf19 while}(SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_RNE) == SET)\par
00121     \{\par
00122         a = spi_struct->SSPx->DR;\par
00123     \}\par
00124 \}\par
}
}
{\xe \v spi_init\:spi.h}
{\xe \v spi.h\:spi_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_init ({\b spi_n} *  {\i spi_struct})}}
\par
{\bkmkstart AAAAAAAALO}
{\bkmkend AAAAAAAALO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00053 \{\par
00054     spi_gpio_config();\par
00055     \par
00056     {\cf20 // \'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 SPI}\par
00057     SSP_InitTypeDef SSP_InitStruct;\par
00058     \par
00059     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF SPI}\par
00060     RST_CLK_PCLKcmd(spi_struct->RST_CLK_PCLK_SPIn, ENABLE);\par
00061 \par
00062     SSP_StructInit(&SSP_InitStruct);\par
00063     \par
00064     SSP_BRGInit(spi_struct->SSPx, SSP_HCLKdiv1);\par
00065     \par
00066     SSP_InitStruct.SSP_WordLength = spi_struct->SPI.SSP_WordLength;\par
00067     SSP_InitStruct.SSP_Mode = spi_struct->SPI.SSP_Mode;\par
00068     SSP_InitStruct.SSP_SPH = spi_struct->SPI.SSP_SPH;\par
00069   SSP_InitStruct.SSP_FRF = spi_struct->SPI.SSP_FRF;\par
00070   SSP_InitStruct.SSP_HardwareFlowControl = spi_struct->SPI.SSP_HardwareFlowControl;\par
00071     {\cf20 //SSP_InitStruct.SSP_SCR  = 0x10;}\par
00072   SSP_InitStruct.SSP_CPSDVSR = spi_struct->SPI.SSP_CPSDVSR; {\cf20 // \'D7\'E0\'F1\'F2\'EE\'F2\'E0 \'EE\'E1\'EC\'E5\'ED\'E0 2\'CC\'C3\'F6 }\par
00073     SSP_Init(spi_struct->SSPx,&SSP_InitStruct);\par
00074     \par
00075     NVIC_DisableIRQ(spi_struct->IRQn);\par
00076     {\cf20 // \'C2\'FB\'E1\'EE\'F0 \'E8\'F1\'F2\'EE\'F7\'ED\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 (\'EF\'F0\'E8\'E5\'EC \'E8 \'EF\'E5\'F0\'E5\'E4\'E0\'F7\'E0 \'E4\'E0\'ED\'ED\'FB\'F5)}\par
00077   SSP_ITConfig (spi_struct->SSPx, SSP_IT_RX, DISABLE);\par
00078     \par
00079     SSP_Cmd(spi_struct->SSPx, ENABLE);  \par
00080 \}\par
}
}
{\xe \v spi_receive_halfword\:spi.h}
{\xe \v spi.h\:spi_receive_halfword}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t spi_receive_halfword ({\b spi_n} *  {\i spi_struct})}}
\par
{\bkmkstart AAAAAAAALP}
{\bkmkend AAAAAAAALP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'F0\'E8\'ED\'E8\'EC\'E0\'E5\'F2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'EF\'EE SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00105 \{   \par
00106     uint16_t tmpVar;\par
00107     {\cf20 // \'CE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 \'E4\'E0\'ED\'ED\'FB\'F5}\par
00108     {\cf19 while} (SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_RNE) != SET)  \{\}  {\cf20 // \'C6\'E4\'E5\'EC, \'EF\'EE\'EA\'E0 \'EF\'EE\'FF\'E2\'E8\'F2\'F1\'FF \'E1\'E0\'E9\'F2  }\par
00109     {\cf20 // \'CF\'EE\'EB\'F3\'F7\'E0\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'E5}\par
00110     tmpVar = SSP_ReceiveData(spi_struct->SSPx);\par
00111         \par
00112     {\cf19 return} tmpVar;\par
00113 \}\par
}
}
{\xe \v spi_transmit_halfword\:spi.h}
{\xe \v spi.h\:spi_transmit_halfword}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_transmit_halfword ({\b spi_n} *  {\i spi_struct}, uint16_t  {\i half_word})}}
\par
{\bkmkstart AAAAAAAALQ}
{\bkmkend AAAAAAAALQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'EF\'EE SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i half_word} \cell }{- \'CF\'EE\'EB\'F3\'F1\'EB\'EE\'E2\'EE \'E4\'EB\'FF \'EE\'F2\'EF\'F0\'E0\'E2\'EA\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00085 \{\par
00086     SSP_SendData(spi_struct->SSPx, half_word);\par
00087     {\cf19 while} ( SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_TFE) != SET);\par
00088 \}\par
}
}
{\xe \v spi_transmit_message\:spi.h}
{\xe \v spi.h\:spi_transmit_message}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void spi_transmit_message ({\b spi_n} *  {\i spi_struct}, uint16_t  {\i message}[], uint32_t  {\i length})}}
\par
{\bkmkstart AAAAAAAALR}
{\bkmkend AAAAAAAALR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F2\'EF\'F0\'E0\'E2\'EB\'FF\'E5\'F2 \'EC\'E0\'F1\'F1\'E8\'E2 \'EF\'EE\'EB\'F3\'F1\'EB\'EE\'E2 \'EF\'EE SPIn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *spi_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 SPI \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i message} \cell }{- \'CC\'E0\'F1\'F1\'E8\'E2 \'E4\'EB\'FF \'EE\'F2\'EF\'F0\'E0\'E2\'EA\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i length} \cell }{- \'D0\'E0\'E7\'EC\'E5\'F0 \'EC\'E0\'F1\'F1\'E8\'E2\'E0 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00093 \{\par
00094     {\cf19 for}(uint32_t i = 0; i < length; i++)\par
00095     \{\par
00096         {\cf19 while}(SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_TNF) != SET) \{\} {\cf20 // \'C6\'E4\'E5\'EC, \'EA\'EE\'E3\'E4\'E0 \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'EF\'EE\'FF\'E2\'E8\'F2\'F1\'FF \'EC\'E5\'F1\'F2\'EE \'E8 \'E7\'E0\'F2\'E5\'EC \'E7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC \'F1\'EB\'E5\'E4\'F3\'FE\'F9\'E8\'E9 \'E1\'E0\'E9\'F2}\par
00097         SSP_SendData(spi_struct->SSPx, message[i]);         \par
00098     \}   \par
00099     {\cf19 while} (SSP_GetFlagStatus(spi_struct->SSPx, SSP_FLAG_TFE) != SET) \{\}  {\cf20 // \'C6\'E4\'E5\'EC, \'EF\'EE\'EA\'E0 \'E1\'E0\'E9\'F2 \'F3\'E9\'E4\'E5\'F2       }\par
00100 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB timers.c\par \pard\plain 
{\tc\tcl2 \v timers.c}
{\xe \v timers.c}
{\bkmkstart AAAAAAAALS}
{\bkmkend AAAAAAAALS}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'F2\'E0\'E9\'EC\'E5\'F0\'E0\'EC\'E8 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "timers.h"}\par
{\f2 #include "spi.h"}\par
{\f2 #include "1273pv19t.h"}\par
{\f2 #include "external_ram.h"}\par
{\f2 #include <math.h>}\par
{\f2 #include "main.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF timers.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "timers_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b timer1_init} ({\b timer_n} *timer_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 Timer1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b timer3_init} ({\b timer_n} *timer_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 Timer3. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b timer2_init} ({\b timer_n} *timer_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 Timer2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b timer_init} ({\b timer_n} *timer_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 Timer. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b TIMER2_IRQHandler} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 Timer2 (\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'EF\'F3\'F2\'E5\'EC \'EE\'E1\'F5\'EE\'E4\'E0 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'F0\'E5\'E0\'EB\'E8\'E7\'EE\'E2\'E0\'ED\'E0 \'E0\'ED\'E0\'EB\'EE\'E3\'E8\'F7\'ED\'EE linux kernel) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b delay_milli} (uint32_t time_milli)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'F3\'E5\'F2 \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'F3 \'E2 \'EC\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b delay_micro} (uint32_t time_micro)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'F3\'E5\'F2 \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'F3 \'E2 \'EC\'EA\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_tmr_handler_add_tail} (uint8_t tmr_num, void(*func_ptr)(void *), void *data, TIMER_Status_Flags_TypeDef event)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'E1\'E0\'E2\'EB\'FF\'E5\'F2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \'E2 \'F1\'EF\'E8\'F1\'EE\'EA \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_tmr_handler_init} (uint8_t tmr_num)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'F1\'EF\'E8\'F1\'EE\'EA \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b adc_n} {\b adc_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b ram_data} * {\b ram_space_pointer}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CE\'C7\'D3 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b list_head} {\b tmr_handler_head} [{\b TIMER_NUM}]\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'E8 \'ED\'E0 \'F1\'EF\'E8\'F1\'EA\'E8 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer1 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b timer_n} {\b timer_3}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer3 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b spi_n} {\b spi_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI \'CC\'CA }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'F2\'E0\'E9\'EC\'E5\'F0\'E0\'EC\'E8 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v delay_micro\:timers.c}
{\xe \v timers.c\:delay_micro}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void delay_micro (uint32_t  {\i time_micro})}}
\par
{\bkmkstart AAAAAAAALT}
{\bkmkend AAAAAAAALT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'F3\'E5\'F2 \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'F3 \'E2 \'EC\'EA\'F1 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i time_micro} \cell }{- \'C7\'E0\'E4\'E5\'F0\'E6\'EA\'E0 \'E2 \'EC\'EA\'F1 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00162 \{ \par
00163     TIMER_SetCounter(MDR_TIMER1, 0);\par
00164     {\cf19 while} (TIMER_GetCounter(MDR_TIMER1) <= time_micro);\par
00165 \}\par
}
}
{\xe \v delay_milli\:timers.c}
{\xe \v timers.c\:delay_milli}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void delay_milli (uint32_t  {\i time_milli})}}
\par
{\bkmkstart AAAAAAAALU}
{\bkmkend AAAAAAAALU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'F3\'E5\'F2 \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'F3 \'E2 \'EC\'F1 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i time_milli} \cell }{- \'C7\'E0\'E4\'E5\'F0\'E6\'EA\'E0 \'E2 \'EC\'F1 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00154 \{ \par
00155     TIMER_SetCounter(MDR_TIMER3, 0);\par
00156     {\cf19 while} (TIMER_GetCounter(MDR_TIMER3) <=(time_milli*50));\par
00157 \}\par
}
}
{\xe \v list_tmr_handler_add_tail\:timers.c}
{\xe \v timers.c\:list_tmr_handler_add_tail}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_tmr_handler_add_tail (uint8_t  {\i tmr_num}, void(*)(void *)  {\i func_ptr}, void *  {\i data}, TIMER_Status_Flags_TypeDef  {\i event})}}
\par
{\bkmkstart AAAAAAAALV}
{\bkmkend AAAAAAAALV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'E1\'E0\'E2\'EB\'FF\'E5\'F2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \'E2 \'F1\'EF\'E8\'F1\'EE\'EA \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i tmr_num} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i func_ptr} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F4\'F3\'ED\'EA\'F6\'E8\'FE-\'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'E5 \'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'E5 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i event} \cell }{- \'D1\'EE\'E1\'FB\'F2\'E8\'E5, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'EC\'F3 \'E2\'FB\'E7\'FB\'E2\'E0\'E5\'F2\'F1\'FF \'E4\'E0\'ED\'ED\'EE\'E5 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00170 \{\par
00171     {\cf20 // \'C2\'FB\'E4\'E5\'EB\'FF\'E5\'EC \'EF\'E0\'EC\'FF\'F2\'FC \'E4\'EB\'FF \'ED\'EE\'E2\'EE\'E3\'EE \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FF}\par
00172     timer_irq_list *ptr = (timer_irq_list*)malloc_ram_pages({\cf17 sizeof}(timer_irq_list));\par
00173     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'EC \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0}\par
00174     ptr->data = data;\par
00175     ptr->event = event;\par
00176     ptr->handler = func_ptr;\par
00177     \par
00178     list_add_tail(&ptr->list, &tmr_handler_head[tmr_num]);\par
00179 \}\par
}
}
{\xe \v list_tmr_handler_init\:timers.c}
{\xe \v timers.c\:list_tmr_handler_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_tmr_handler_init (uint8_t  {\i tmr_num})}}
\par
{\bkmkstart AAAAAAAALW}
{\bkmkend AAAAAAAALW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'F1\'EF\'E8\'F1\'EE\'EA \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i tmr_num} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'E4\'EB\'FF \'EA\'EE\'F2\'EE\'F0\'EE\'E3\'EE \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2\'F1\'FF \'F1\'EF\'E8\'F1\'EE\'EA \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00184 \{\par
00185     init_list_head(&tmr_handler_head[tmr_num]);\par
00186 \}\par
}
}
{\xe \v timer1_init\:timers.c}
{\xe \v timers.c\:timer1_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void timer1_init ({\b timer_n} *  {\i timer_struct})}}
\par
{\bkmkstart AAAAAAAALX}
{\bkmkend AAAAAAAALX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 Timer1. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00036 \{\par
00037     TIMER_CntInitTypeDef TIMER1InitStruct;\par
00038     \par
00039   RST_CLK_PCLKcmd (RST_CLK_PCLK_TIMER1, ENABLE);\par
00040 \par
00041     TIMER_CntStructInit(&TIMER1InitStruct);\par
00042     TIMER1InitStruct.TIMER_Period = timer_struct->TIMERInitStruct.TIMER_Period;\par
00043     TIMER1InitStruct.TIMER_Prescaler = timer_struct->TIMERInitStruct.TIMER_Prescaler;\par
00044      \par
00045     TIMER_CntInit(MDR_TIMER1, &TIMER1InitStruct);\par
00046     \par
00047   TIMER_BRGInit(MDR_TIMER1,TIMER_HCLKdiv1);\par
00048 \par
00049   TIMER_Cmd(MDR_TIMER1,ENABLE);\par
00050     TIMER_SetCounter(MDR_TIMER1, 0);\par
00051 \}\par
}
}
{\xe \v timer2_init\:timers.c}
{\xe \v timers.c\:timer2_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void timer2_init ({\b timer_n} *  {\i timer_struct})}}
\par
{\bkmkstart AAAAAAAALY}
{\bkmkend AAAAAAAALY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 Timer2. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00078 \{\par
00079     TIMER_CntInitTypeDef TIMER2InitStruct;\par
00080     TIMER_ChnInitTypeDef sTIM2_ChnInit;\par
00081 \par
00082     RST_CLK_PCLKcmd (RST_CLK_PCLK_TIMER2, ENABLE);\par
00083 \par
00084     TIMER_CntStructInit(&TIMER2InitStruct);\par
00085     TIMER2InitStruct.TIMER_Prescaler = timer_struct->TIMERInitStruct.TIMER_Prescaler;\par
00086     TIMER2InitStruct.TIMER_Period = timer_struct->TIMERInitStruct.TIMER_Period;\par
00087     TIMER2InitStruct.TIMER_CounterDirection = timer_struct->TIMERInitStruct.TIMER_CounterDirection;\par
00088     TIMER2InitStruct.TIMER_CounterMode = timer_struct->TIMERInitStruct.TIMER_CounterMode;\par
00089     TIMER2InitStruct.TIMER_EventSource = timer_struct->TIMERInitStruct.TIMER_EventSource;\par
00090     TIMER2InitStruct.TIMER_ARR_UpdateMode = timer_struct->TIMERInitStruct.TIMER_ARR_UpdateMode;\par
00091     TIMER2InitStruct.TIMER_FilterSampling = timer_struct->TIMERInitStruct.TIMER_FilterSampling;\par
00092     TIMER2InitStruct.TIMER_ETR_FilterConf = timer_struct->TIMERInitStruct.TIMER_ETR_FilterConf;\par
00093     TIMER2InitStruct.TIMER_ETR_Prescaler = timer_struct->TIMERInitStruct.TIMER_ETR_Prescaler;\par
00094     TIMER2InitStruct.TIMER_ETR_Polarity = timer_struct->TIMERInitStruct.TIMER_ETR_Polarity;\par
00095     TIMER2InitStruct.TIMER_BRK_Polarity = timer_struct->TIMERInitStruct.TIMER_BRK_Polarity;\par
00096     TIMER_CntInit (MDR_TIMER2, &TIMER2InitStruct);\par
00097     \par
00098     TIMER_ChnStructInit (&sTIM2_ChnInit);\par
00099     sTIM2_ChnInit.TIMER_CH_Number = timer_struct->sTIM_ChnInit.TIMER_CH_Number;\par
00100   sTIM2_ChnInit.TIMER_CH_Mode = timer_struct->sTIM_ChnInit.TIMER_CH_Mode;\par
00101   sTIM2_ChnInit.TIMER_CH_EventSource = timer_struct->sTIM_ChnInit.TIMER_CH_EventSource;\par
00102   TIMER_ChnInit (MDR_TIMER2, &sTIM2_ChnInit);\par
00103      \par
00104     TIMER_ChnCCR1_Cmd(MDR_TIMER2, sTIM2_ChnInit.TIMER_CH_Number, ENABLE);\par
00105 \par
00106     TIMER_ITConfig(MDR_TIMER2, timer_struct->TIMER_STATUS, ENABLE);\par
00107     TIMER_ClearITPendingBit(MDR_TIMER2, TIMER_STATUS_CNT_ARR);\par
00108     TIMER_ITConfig(MDR_TIMER2, TIMER_STATUS_CNT_ARR, DISABLE);\par
00109     NVIC_EnableIRQ(TIMER2_IRQn);\par
00110     {\cf20 //NVIC_SetPriority(timer_struct->IRQn, 0);}\par
00111 \par
00112   TIMER_BRGInit(MDR_TIMER2,TIMER_HCLKdiv1);\par
00113 \par
00114   TIMER_Cmd(MDR_TIMER2,ENABLE);\par
00115     TIMER_SetCounter(MDR_TIMER2, 0);\par
00116 \}\par
}
}
{\xe \v TIMER2_IRQHandler\:timers.c}
{\xe \v timers.c\:TIMER2_IRQHandler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void TIMER2_IRQHandler (void )}}
\par
{\bkmkstart AAAAAAAALZ}
{\bkmkend AAAAAAAALZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 Timer2 (\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'EA\'E0 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'EF\'F3\'F2\'E5\'EC \'EE\'E1\'F5\'EE\'E4\'E0 \'E4\'E2\'F3\'F1\'E2\'FF\'E7\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'F0\'E5\'E0\'EB\'E8\'E7\'EE\'E2\'E0\'ED\'E0 \'E0\'ED\'E0\'EB\'EE\'E3\'E8\'F7\'ED\'EE linux kernel) }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00140 \{\par
00141     timer_irq_list *ep;\par
00142     list_for_each_entry(ep, &tmr_handler_head[1], list)\par
00143     \{\par
00144         {\cf19 if} (TIMER_GetITStatus(timer_2.TIMERx, ep->event) == SET)\par
00145         \{\par
00146             ep->handler(ep->data);\par
00147         \}\par
00148     \}\par
00149 \}\par
}
}
{\xe \v timer3_init\:timers.c}
{\xe \v timers.c\:timer3_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void timer3_init ({\b timer_n} *  {\i timer_struct})}}
\par
{\bkmkstart AAAAAAAAMA}
{\bkmkend AAAAAAAAMA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 Timer3. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00057 \{\par
00058     TIMER_CntInitTypeDef TIMER3InitStruct;\par
00059     \par
00060   RST_CLK_PCLKcmd (RST_CLK_PCLK_TIMER3, ENABLE);\par
00061 \par
00062     TIMER_CntStructInit(&TIMER3InitStruct);\par
00063     TIMER3InitStruct.TIMER_Period = timer_struct->TIMERInitStruct.TIMER_Period;\par
00064     TIMER3InitStruct.TIMER_Prescaler = timer_struct->TIMERInitStruct.TIMER_Prescaler;\par
00065      \par
00066     TIMER_CntInit(MDR_TIMER3, &TIMER3InitStruct);\par
00067     \par
00068   TIMER_BRGInit(MDR_TIMER3, TIMER_HCLKdiv1);\par
00069 \par
00070   TIMER_Cmd(MDR_TIMER3, ENABLE);\par
00071     TIMER_SetCounter(MDR_TIMER3, 0);\par
00072 \}\par
}
}
{\xe \v timer_init\:timers.c}
{\xe \v timers.c\:timer_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void timer_init ({\b timer_n} *  {\i timer_struct})}}
\par
{\bkmkstart AAAAAAAAMB}
{\bkmkend AAAAAAAAMB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 Timer. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *timer_struct} \cell }{- \'D2\'E0\'E9\'EC\'E5\'F0 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00121 \{\par
00122     {\cf19 if} (timer_struct->TIMERx == MDR_TIMER1)\par
00123     \{\par
00124         timer1_init(timer_struct);\par
00125     \}\par
00126     {\cf19 else} {\cf19 if} (timer_struct->TIMERx == MDR_TIMER2)\par
00127     \{\par
00128         timer2_init(timer_struct);\par
00129     \}\par
00130     {\cf19 else} {\cf19 if} (timer_struct->TIMERx == MDR_TIMER3)\par
00131     \{\par
00132         timer3_init(timer_struct);\par
00133     \}\par
00134 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v adc_1\:timers.c}
{\xe \v timers.c\:adc_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b adc_n} adc_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAMC}
{\bkmkend AAAAAAAAMC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB \'C0\'D6\'CF }}\par
}
{\xe \v ram_space_pointer\:timers.c}
{\xe \v timers.c\:ram_space_pointer}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b ram_data}* ram_space_pointer{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAMD}
{\bkmkend AAAAAAAAMD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'E4\'EB\'FF \'EE\'E1\'F0\'E0\'F9\'E5\'ED\'E8\'FF \'EA \'E2\'ED\'E5\'F8\'ED\'E5\'EC\'F3 \'CE\'C7\'D3 }}\par
}
{\xe \v spi_1\:timers.c}
{\xe \v timers.c\:spi_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b spi_n} spi_1{\f2 [extern]}}}
\par
{\bkmkstart AAAAAAAAME}
{\bkmkend AAAAAAAAME}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI \'CC\'CA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 SPI \'CC\'CA\par
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 SPI \'CC\'CA \par
}}
{\xe \v timer_1\:timers.c}
{\xe \v timers.c\:timer_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_1}}
\par
{\bkmkstart AAAAAAAAMF}
{\bkmkend AAAAAAAAMF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer1 \'CC\'CA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \'CC\'CA \par
}}
{\xe \v timer_2\:timers.c}
{\xe \v timers.c\:timer_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_2}}
\par
{\bkmkstart AAAAAAAAMG}
{\bkmkend AAAAAAAAMG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer2 \'CC\'CA }}\par
}
{\xe \v timer_3\:timers.c}
{\xe \v timers.c\:timer_3}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b timer_n} timer_3}}
\par
{\bkmkstart AAAAAAAAMH}
{\bkmkend AAAAAAAAMH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 Timer3 \'CC\'CA }}\par
}
{\xe \v tmr_handler_head\:timers.c}
{\xe \v timers.c\:tmr_handler_head}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b list_head} tmr_handler_head[{\b TIMER_NUM}]}}
\par
{\bkmkstart AAAAAAAAMI}
{\bkmkend AAAAAAAAMI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'E8 \'ED\'E0 \'F1\'EF\'E8\'F1\'EA\'E8 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'F1\'F1\'E8\'E2 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'E5\'E9 \'ED\'E0 head \'F1\'EF\'E8\'F1\'EA\'EE\'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB timers.h\par \pard\plain 
{\tc\tcl2 \v timers.h}
{\xe \v timers.h}
{\bkmkstart AAAAAAAAMJ}
{\bkmkend AAAAAAAAMJ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'F2\'E0\'E9\'EC\'E5\'F0\'E0\'EC\'E8 }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
{\f2 #include <stdio.h>}\par
{\f2 #include "list.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF timers.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "timers_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "timers_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b timer_config_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'D2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b timer_irq_list_struct}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0-\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E4\'ED\'EE\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b timer_config_struct} {\b timer_n}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'D2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b timer_irq_list_struct} {\b timer_irq_list}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0-\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E4\'ED\'EE\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b timer_init} ({\b timer_n} *timer_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 Timer. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b delay_milli} (uint32_t time_milli)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'F3\'E5\'F2 \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'F3 \'E2 \'EC\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b delay_micro} (uint32_t time_micro)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'F3\'E5\'F2 \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'F3 \'E2 \'EC\'EA\'F1 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_tmr_handler_add_tail} (uint8_t tmr_num, void(*func_ptr)(void *), void *data, TIMER_Status_Flags_TypeDef event)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'E1\'E0\'E2\'EB\'FF\'E5\'F2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \'E2 \'F1\'EF\'E8\'F1\'EE\'EA \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b list_tmr_handler_init} (uint8_t tmr_num)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'F1\'EF\'E8\'F1\'EE\'EA \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 \'F2\'E0\'E9\'EC\'E5\'F0\'E0\'EC\'E8 \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v timer_irq_list\:timers.h}
{\xe \v timers.h\:timer_irq_list}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b timer_irq_list_struct} {\b timer_irq_list}}}
\par
{\bkmkstart AAAAAAAAMK}
{\bkmkend AAAAAAAAMK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0-\'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EE\'E4\'ED\'EE\'F1\'E2\'FF\'E7\'E0\'ED\'ED\'EE\'E3\'EE \'F1\'EF\'E8\'F1\'EA\'E0 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }}\par
}
{\xe \v timer_n\:timers.h}
{\xe \v timers.h\:timer_n}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b timer_config_struct} {\b timer_n}}}
\par
{\bkmkstart AAAAAAAAML}
{\bkmkend AAAAAAAAML}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'D2\'E0\'E9\'EC\'E5\'F0\'EE\'E2 }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v delay_micro\:timers.h}
{\xe \v timers.h\:delay_micro}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void delay_micro (uint32_t  {\i time_micro})}}
\par
{\bkmkstart AAAAAAAAMM}
{\bkmkend AAAAAAAAMM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'F3\'E5\'F2 \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'F3 \'E2 \'EC\'EA\'F1 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i time_micro} \cell }{- \'C7\'E0\'E4\'E5\'F0\'E6\'EA\'E0 \'E2 \'EC\'EA\'F1 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00162 \{ \par
00163     TIMER_SetCounter(MDR_TIMER1, 0);\par
00164     {\cf19 while} (TIMER_GetCounter(MDR_TIMER1) <= time_micro);\par
00165 \}\par
}
}
{\xe \v delay_milli\:timers.h}
{\xe \v timers.h\:delay_milli}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void delay_milli (uint32_t  {\i time_milli})}}
\par
{\bkmkstart AAAAAAAAMN}
{\bkmkend AAAAAAAAMN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E5\'E0\'EB\'E8\'E7\'F3\'E5\'F2 \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'F3 \'E2 \'EC\'F1 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i time_milli} \cell }{- \'C7\'E0\'E4\'E5\'F0\'E6\'EA\'E0 \'E2 \'EC\'F1 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00154 \{ \par
00155     TIMER_SetCounter(MDR_TIMER3, 0);\par
00156     {\cf19 while} (TIMER_GetCounter(MDR_TIMER3) <=(time_milli*50));\par
00157 \}\par
}
}
{\xe \v list_tmr_handler_add_tail\:timers.h}
{\xe \v timers.h\:list_tmr_handler_add_tail}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_tmr_handler_add_tail (uint8_t  {\i tmr_num}, void(*)(void *)  {\i func_ptr}, void *  {\i data}, TIMER_Status_Flags_TypeDef  {\i event})}}
\par
{\bkmkstart AAAAAAAAMO}
{\bkmkend AAAAAAAAMO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C4\'EE\'E1\'E0\'E2\'EB\'FF\'E5\'F2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \'E2 \'F1\'EF\'E8\'F1\'EE\'EA \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i tmr_num} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i func_ptr} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'F4\'F3\'ED\'EA\'F6\'E8\'FE-\'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E4\'E0\'ED\'ED\'FB\'E5 \'E2 \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'E5 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'FF \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i event} \cell }{- \'D1\'EE\'E1\'FB\'F2\'E8\'E5, \'EF\'EE \'EA\'EE\'F2\'EE\'F0\'EE\'EC\'F3 \'E2\'FB\'E7\'FB\'E2\'E0\'E5\'F2\'F1\'FF \'E4\'E0\'ED\'ED\'EE\'E5 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E5 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00170 \{\par
00171     {\cf20 // \'C2\'FB\'E4\'E5\'EB\'FF\'E5\'EC \'EF\'E0\'EC\'FF\'F2\'FC \'E4\'EB\'FF \'ED\'EE\'E2\'EE\'E3\'EE \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FF}\par
00172     timer_irq_list *ptr = (timer_irq_list*)malloc_ram_pages({\cf17 sizeof}(timer_irq_list));\par
00173     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'EC \'FD\'EB\'E5\'EC\'E5\'ED\'F2 \'F1\'EF\'E8\'F1\'EA\'E0}\par
00174     ptr->data = data;\par
00175     ptr->event = event;\par
00176     ptr->handler = func_ptr;\par
00177     \par
00178     list_add_tail(&ptr->list, &tmr_handler_head[tmr_num]);\par
00179 \}\par
}
}
{\xe \v list_tmr_handler_init\:timers.h}
{\xe \v timers.h\:list_tmr_handler_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void list_tmr_handler_init (uint8_t  {\i tmr_num})}}
\par
{\bkmkstart AAAAAAAAMP}
{\bkmkend AAAAAAAAMP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'F1\'EF\'E8\'F1\'EE\'EA \'EE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA\'EE\'E2 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 \'F2\'E0\'E9\'EC\'E5\'F0\'E0 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i tmr_num} \cell }{- \'CD\'EE\'EC\'E5\'F0 \'F2\'E0\'E9\'EC\'E5\'F0\'E0, \'E4\'EB\'FF \'EA\'EE\'F2\'EE\'F0\'EE\'E3\'EE \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2\'F1\'FF \'F1\'EF\'E8\'F1\'EE\'EA \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00184 \{\par
00185     init_list_head(&tmr_handler_head[tmr_num]);\par
00186 \}\par
}
}
{\xe \v timer_init\:timers.h}
{\xe \v timers.h\:timer_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void timer_init ({\b timer_n} *  {\i timer_struct})}}
\par
{\bkmkstart AAAAAAAAMQ}
{\bkmkend AAAAAAAAMQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 Timer. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *timer_struct} \cell }{- \'D2\'E0\'E9\'EC\'E5\'F0 \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00121 \{\par
00122     {\cf19 if} (timer_struct->TIMERx == MDR_TIMER1)\par
00123     \{\par
00124         timer1_init(timer_struct);\par
00125     \}\par
00126     {\cf19 else} {\cf19 if} (timer_struct->TIMERx == MDR_TIMER2)\par
00127     \{\par
00128         timer2_init(timer_struct);\par
00129     \}\par
00130     {\cf19 else} {\cf19 if} (timer_struct->TIMERx == MDR_TIMER3)\par
00131     \{\par
00132         timer3_init(timer_struct);\par
00133     \}\par
00134 \}\par
}
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB uart.c\par \pard\plain 
{\tc\tcl2 \v uart.c}
{\xe \v uart.c}
{\bkmkstart AAAAAAAAMR}
{\bkmkend AAAAAAAAMR}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 UART. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "uart.h"}\par
{\f2 #include "timers.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF uart.c:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "uart_8c__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b UART1_IRQHandler} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 UART1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b UART2_IRQHandler} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 UART2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b uart_gpio_config} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_errors} {\b uart_init} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_errors} {\b uart_write} ({\b uart_n} *uart_struct, uint8_t *data, uint32_t data_size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'E5\'F0\'E5\'E4\'E0\'B8\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'EF\'EE UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_errors} {\b uart_read} ({\b uart_n} *uart_struct, uint32_t len, uint8_t *data)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'E8\'E7 \'E1\'F3\'F4\'E5\'F0\'E0 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_errors} {\b uart_set_pos} ({\b uart_n} *uart_struct, uint32_t pos)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'EA\'F3\'F0\'F1\'EE\'F0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b uart_read_pos} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'F2\'E5\'EA\'F3\'F9\'F3\'FE \'EF\'EE\'E7\'E8\'F6\'E8\'FE \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b uart_get_buf_counter} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'EA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b uart_clean} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'E9 \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DMA_UART_RX_init} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 n-\'FB\'E9 \'EA\'E0\'ED\'E0\'EB DMA \'ED\'E0 \'E7\'E0\'EF\'F0\'EE\'F1 \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b uart_set_read_timeout} ({\b uart_n} *uart_struct, uint32_t read_timeout)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'E9\'EC\'E0\'F3\'F2 UARTn \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b uart_set_write_timeout} ({\b uart_n} *uart_struct, uint32_t write_timeout)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'E9\'EC\'E0\'F3\'F2 UARTn \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_n} {\b uart_1}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART1 \'CC\'CA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_n} {\b uart_2}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART2 \'CC\'CA }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D4\'E0\'E9\'EB \'F1 \'F0\'E5\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E5\'E9 API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 UART. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v DMA_UART_RX_init\:uart.c}
{\xe \v uart.c\:DMA_UART_RX_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DMA_UART_RX_init ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAMS}
{\bkmkend AAAAAAAAMS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 n-\'FB\'E9 \'EA\'E0\'ED\'E0\'EB DMA \'ED\'E0 \'E7\'E0\'EF\'F0\'EE\'F1 \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UARTn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00379 \{\par
00380 \par
00381     DMA_StructInit(&uart_struct->uart_dma_ch.DMA_Channel_UART_RX);\par
00382     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_SourceBaseAddr = (uint32_t)(&(uart_struct->UARTx->DR));\par
00383     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestBaseAddr = (uint32_t)(uart_struct->buffer);\par
00384     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_CycleSize = 1024;\par
00385     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_SourceIncSize = DMA_SourceIncNo;\par
00386     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestIncSize = DMA_DestIncByte;\par
00387     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;\par
00388     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_NumContinuous = DMA_Transfers_1;\par
00389     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_SourceProtCtrl = DMA_SourcePrivileged;\par
00390     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestProtCtrl = DMA_DestPrivileged;\par
00391     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_Mode = DMA_Mode_Basic;\par
00392     \par
00393     {\cf20 // \'C7\'E0\'E4\'E0\'F2\'FC \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'F3 \'EA\'E0\'ED\'E0\'EB\'E0}\par
00394     uart_struct->uart_dma_ch.DMA_Channel_UART_RX.DMA_PriCtrlData = &uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX;\par
00395     uart_struct->uart_dma_ch.DMA_Channel_UART_RX.DMA_Priority = DMA_Priority_High;\par
00396     uart_struct->uart_dma_ch.DMA_Channel_UART_RX.DMA_UseBurst = DMA_BurstClear;\par
00397     uart_struct->uart_dma_ch.DMA_Channel_UART_RX.DMA_SelectDataStructure = DMA_CTRL_DATA_PRIMARY;\par
00398     \par
00399     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'F2\'FC \'EA\'E0\'ED\'E0\'EB}\par
00400     DMA_Init(uart_struct->uart_dma_ch.dma_channel, &uart_struct->uart_dma_ch.DMA_Channel_UART_RX);\par
00401     \par
00402     MDR_DMA->CHNL_REQ_MASK_CLR = 1 << uart_struct->uart_dma_ch.dma_channel;\par
00403     MDR_DMA->CHNL_USEBURST_CLR = 1 << uart_struct->uart_dma_ch.dma_channel;\par
00404     \par
00405     UART_DMACmd(uart_struct->UARTx,UART_DMA_RXE, ENABLE);\par
00406     {\cf20 // \'D0\'E0\'E7\'F0\'E5\'F8\'E8\'F2\'FC \'F0\'E0\'E1\'EE\'F2\'F3 DMA \'F1 UART}\par
00407     DMA_Cmd (uart_struct->uart_dma_ch.dma_channel, ENABLE);\par
00408     \par
00409     NVIC_SetPriority (DMA_IRQn, 1);\par
00410     NVIC_EnableIRQ(DMA_IRQn);\par
00411 \}\par
}
}
{\xe \v UART1_IRQHandler\:uart.c}
{\xe \v uart.c\:UART1_IRQHandler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void UART1_IRQHandler (void )}}
\par
{\bkmkstart AAAAAAAAMT}
{\bkmkend AAAAAAAAMT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 UART1. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00026 \{\par
00027         uart_1.buffer_count &= BUFFER_MASK;\par
00028         {\cf19 while} (UART_GetFlagStatus(uart_1.UARTx, UART_FLAG_TXFE) != SET)\{\}\par
00029         uart_1.buffer_count++;\par
00030         UART_ReceiveData(uart_1.UARTx);\par
00031         UART_ClearITPendingBit(uart_1.UARTx, UART_IT_RX);\par
00032 \}\par
}
}
{\xe \v UART2_IRQHandler\:uart.c}
{\xe \v uart.c\:UART2_IRQHandler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void UART2_IRQHandler (void )}}
\par
{\bkmkstart AAAAAAAAMU}
{\bkmkend AAAAAAAAMU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'E1\'F0\'E0\'E1\'EE\'F2\'F7\'E8\'EA \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 UART2. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00038 \{\par
00039         uart_2.buffer_count &= BUFFER_MASK;\par
00040         {\cf19 while} (UART_GetFlagStatus(uart_2.UARTx, UART_FLAG_TXFE) != SET)\{\}\par
00041         uart_2.buffer_count++;\par
00042         UART_ReceiveData(uart_2.UARTx);\par
00043         UART_ClearITPendingBit(uart_2.UARTx, UART_IT_RX);\par
00044 \}\par
}
}
{\xe \v uart_clean\:uart.c}
{\xe \v uart.c\:uart_clean}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void uart_clean ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAMV}
{\bkmkend AAAAAAAAMV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'E9 \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00372 \{\par
00373     memset(uart_struct->buffer, 0, UART_BUFFER_SIZE);\par
00374 \}\par
}
}
{\xe \v uart_get_buf_counter\:uart.c}
{\xe \v uart.c\:uart_get_buf_counter}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_get_buf_counter ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAMW}
{\bkmkend AAAAAAAAMW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'EA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 UART. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 UART \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00365 \{\par
00366     {\cf19 return} uart_struct->buffer_count;\par
00367 \}\par
}
}
{\xe \v uart_gpio_config\:uart.c}
{\xe \v uart.c\:uart_gpio_config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void uart_gpio_config (void )}}
\par
{\bkmkstart AAAAAAAAMX}
{\bkmkend AAAAAAAAMX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E2\'EE\'E4\'FB \'CC\'CA \'E4\'EB\'FF UART. }}\par
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00076 \{\par
00077     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF \'EF\'EE\'F0\'F2\'EE\'E2}\par
00078     RST_CLK_PCLKcmd(RST_CLK_PCLK_RST_CLK|RST_CLK_PCLK_PORTD|RST_CLK_PCLK_PORTC, ENABLE);    \par
00079 \par
00080     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EF\'EE\'F0\'F2\'EE\'E2 UART1}\par
00081     PORT_InitTypeDef GPIO_init_structUART1;\par
00082 \par
00083     PORT_StructInit(&GPIO_init_structUART1);\par
00084     GPIO_init_structUART1.PORT_FUNC = PORT_FUNC_MAIN;\par
00085     GPIO_init_structUART1.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00086     GPIO_init_structUART1.PORT_MODE = PORT_MODE_DIGITAL;\par
00087     GPIO_init_structUART1.PORT_PULL_UP = PORT_PULL_UP_OFF;\par
00088     GPIO_init_structUART1.PORT_PULL_DOWN = PORT_PULL_DOWN_ON;\par
00089     GPIO_init_structUART1.PORT_PD_SHM = PORT_PD_SHM_OFF;\par
00090     GPIO_init_structUART1.PORT_PD = PORT_PD_DRIVER;\par
00091     GPIO_init_structUART1.PORT_GFEN = PORT_GFEN_OFF;\par
00092     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 PC3 \'EA\'E0\'EA UART_TX (\'EF\'E5\'F0\'E5\'E4\'E0\'F7\'E0)}\par
00093     GPIO_init_structUART1.PORT_Pin = PIN_UART1_TX;\par
00094     GPIO_init_structUART1.PORT_OE = PORT_OE_OUT;\par
00095     PORT_Init(PORT_UART1, &GPIO_init_structUART1);\par
00096     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 PC4 \'EA\'E0\'EA UART_RX (\'EF\'F0\'E8\'E5\'EC)}\par
00097     GPIO_init_structUART1.PORT_Pin = PIN_UART1_RX;\par
00098     GPIO_init_structUART1.PORT_OE = PORT_OE_IN;\par
00099     PORT_Init(PORT_UART1, &GPIO_init_structUART1);\par
00100 \par
00101     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'ED\'EE\'E6\'EA\'E8 \'F0\'E0\'E7\'F0\'E5\'F8\'E5\'ED\'E8\'FF \'E7\'E0\'EF\'E8\'F1\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'EF\'EE UART1 (\'E4\'EB\'FF \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB rs485)}\par
00102     GPIO_init_structUART1.PORT_Pin = PIN_UART1_EN;\par
00103     GPIO_init_structUART1.PORT_FUNC = PORT_FUNC_PORT;\par
00104     GPIO_init_structUART1.PORT_OE = PORT_OE_OUT;\par
00105     PORT_Init(PORT_UART1_EN, &GPIO_init_structUART1);\par
00106     {\cf20 // \'C4\'E5\'E7\'E0\'EA\'F2\'E8\'E2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'ED\'E0 \'E2\'FB\'E4\'E0\'F7\'F3 \'E4\'E0\'ED\'ED\'FB\'F5}\par
00107     PORT_WriteBit(PORT_UART1_EN, PIN_UART1_EN, 0);\par
00108 \par
00109 \par
00110     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'EF\'EE\'F0\'F2\'EE\'E2 UART2}\par
00111     PORT_InitTypeDef GPIO_init_structUART2;\par
00112     \par
00113     PORT_StructInit(&GPIO_init_structUART2);\par
00114     GPIO_init_structUART2.PORT_FUNC = PORT_FUNC_MAIN;\par
00115     GPIO_init_structUART2.PORT_SPEED = PORT_SPEED_MAXFAST;\par
00116     GPIO_init_structUART2.PORT_MODE = PORT_MODE_DIGITAL;\par
00117     GPIO_init_structUART2.PORT_PULL_UP = PORT_PULL_UP_OFF;\par
00118     GPIO_init_structUART2.PORT_PULL_DOWN = PORT_PULL_DOWN_ON;\par
00119     GPIO_init_structUART2.PORT_PD_SHM = PORT_PD_SHM_OFF;\par
00120     GPIO_init_structUART2.PORT_PD = PORT_PD_DRIVER;\par
00121     GPIO_init_structUART2.PORT_GFEN = PORT_GFEN_OFF;\par
00122     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 PD13 \'EA\'E0\'EA UART_TX (\'EF\'E5\'F0\'E5\'E4\'E0\'F7\'E0)}\par
00123     GPIO_init_structUART2.PORT_Pin = PIN_UART2_TX;\par
00124     GPIO_init_structUART2.PORT_OE = PORT_OE_OUT;\par
00125     PORT_Init(PORT_UART2, &GPIO_init_structUART2);\par
00126     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'E2\'FB\'E2\'EE\'E4\'E0 PD14 \'EA\'E0\'EA UART_RX (\'EF\'F0\'E8\'E5\'EC)}\par
00127     GPIO_init_structUART2.PORT_Pin = PIN_UART2_RX;\par
00128     GPIO_init_structUART2.PORT_OE = PORT_OE_IN;\par
00129     PORT_Init(PORT_UART2, &GPIO_init_structUART2);\par
00130 \par
00131     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF \'ED\'EE\'E6\'EA\'E8 \'F0\'E0\'E7\'F0\'E5\'F8\'E5\'ED\'E8\'FF \'E7\'E0\'EF\'E8\'F1\'E8 \'E4\'E0\'ED\'ED\'FB\'F5 \'EF\'EE UART2 (\'E4\'EB\'FF \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB rs485)}\par
00132     GPIO_init_structUART2.PORT_Pin = PIN_UART2_EN;\par
00133     GPIO_init_structUART2.PORT_FUNC = PORT_FUNC_PORT;\par
00134     GPIO_init_structUART2.PORT_OE = PORT_OE_OUT;\par
00135     PORT_Init(PORT_UART2_EN, &GPIO_init_structUART2);\par
00136     {\cf20 // \'C4\'E5\'E7\'E0\'EA\'F2\'E8\'E2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'ED\'E0 \'E2\'FB\'E4\'E0\'F7\'F3 \'E4\'E0\'ED\'ED\'FB\'F5}\par
00137     PORT_WriteBit(PORT_UART2_EN, PIN_UART2_EN, 0);\par
00138 \}\par
}
}
{\xe \v uart_init\:uart.c}
{\xe \v uart.c\:uart_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_errors} uart_init ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAMY}
{\bkmkend AAAAAAAAMY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UARTn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 uart_errors \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00143 \{ \par
00144     uart_gpio_config();\par
00145     \par
00146     uart_errors error;\par
00147     \par
00148     {\cf20 // \'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'E5 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'EB\'E5\'F0\'E0 UART}\par
00149     UART_InitTypeDef UART_InitStructure;\par
00150     uint8_t res = 0;\par
00151     \par
00152     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF UART}\par
00153     {\cf19 if}(uart_struct->UARTx == MDR_UART1)\par
00154     \{\par
00155         uart_struct->RST_CLK_PCLK_UARTn = RST_CLK_PCLK_UART1;\par
00156     \}\par
00157     {\cf19 else} {\cf19 if}(uart_struct->UARTx == MDR_UART2)\par
00158     \{\par
00159         uart_struct->RST_CLK_PCLK_UARTn = RST_CLK_PCLK_UART2;\par
00160     \}\par
00161     RST_CLK_PCLKcmd(uart_struct->RST_CLK_PCLK_UARTn, ENABLE);\par
00162 \par
00163     {\cf20 // \'C4\'E5\'EB\'E8\'F2\'E5\'EB\'FC \'F2\'E0\'EA\'F2\'EE\'E2\'EE\'E9 \'F7\'E0\'F1\'F2\'EE\'F2\'FB UART}\par
00164     uart_struct->UART_HCLKdiv = UART_HCLKdiv1;\par
00165     UART_BRGInit(uart_struct->UARTx, uart_struct->UART_HCLKdiv);\par
00166 \par
00167     NVIC_EnableIRQ(uart_struct->IRQn);\par
00168     \par
00169     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF UART}\par
00170     UART_InitStructure.UART_BaudRate = uart_struct->UART.UART_BaudRate;\par
00171     UART_InitStructure.UART_WordLength = uart_struct->UART.UART_WordLength;\par
00172     UART_InitStructure.UART_StopBits = uart_struct->UART.UART_StopBits;\par
00173     UART_InitStructure.UART_Parity = uart_struct->UART.UART_Parity;\par
00174     UART_InitStructure.UART_FIFOMode = uart_struct->UART.UART_FIFOMode;\par
00175     UART_InitStructure.UART_HardwareFlowControl = uart_struct->UART.UART_HardwareFlowControl;\par
00176 \par
00177     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF UART \'F1 \'E7\'E0\'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8}\par
00178     res = UART_Init(uart_struct->UARTx, &UART_InitStructure);\par
00179     {\cf19 if} (res != SUCCESS) \par
00180     \{\par
00181         error = INIT_ERROR;\par
00182         {\cf19 return} error;\par
00183     \}\par
00184 \par
00185     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 UART}\par
00186     NVIC_SetPriority (uart_struct->IRQn, 0);\par
00187     UART_ITConfig( uart_struct->UARTx, UART_IT_RX, ENABLE );\par
00188     \par
00189     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F1\'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'ED\'EE\'E3\'EE UART}\par
00190     UART_Cmd(uart_struct->UARTx, ENABLE);\par
00191     \par
00192     {\cf19 return} NO_ERRORS;\par
00193 \}\par
}
}
{\xe \v uart_read\:uart.c}
{\xe \v uart.c\:uart_read}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_errors} uart_read ({\b uart_n} *  {\i uart_struct}, uint32_t  {\i len}, uint8_t *  {\i data})}}
\par
{\bkmkstart AAAAAAAAMZ}
{\bkmkend AAAAAAAAMZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'E8\'E7 \'E1\'F3\'F4\'E5\'F0\'E0 UART. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i len} \cell }{- \'CA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E4\'EB\'FF \'F7\'F2\'E5\'ED\'E8\'FF \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2, \'EA\'F3\'E4\'E0 \'F1\'F7\'E8\'F2\'FB\'E2\'E0\'FE\'F2\'F1\'FF \'E1\'E0\'E9\'F2\'FB \'E8\'E7 \'E1\'F3\'F4\'E5\'F0\'E0 UART \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 uart_errors \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00255 \{\par
00256     uart_errors error;\par
00257     uint32_t timer_cnt = 0;\par
00258     \par
00259     {\cf20 // \'C5\'F1\'EB\'E8 \'E4\'EB\'E8\'ED\'E0 \'EF\'F0\'E5\'E2\'FB\'F8\'E0\'E5\'F2 \'F0\'E0\'E7\'EC\'E5\'F0 \'E1\'F3\'F4\'E5\'F0\'E0}\par
00260     {\cf19 if} (len > UART_BUFFER_SIZE)\par
00261     \{\par
00262         error = SIZE_ERROR;\par
00263         uart_struct->read_pos++;\par
00264         {\cf19 return} error;\par
00265     \}\par
00266     {\cf20 // \'C5\'F1\'EB\'E8 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'E9 \'E1\'E0\'E9\'F2 \'EF\'E5\'F0\'E5\'E2\'E0\'EB\'E8\'F2 \'E3\'F0\'E0\'ED\'E8\'F6\'F3 \'E1\'F3\'F4\'E5\'F0\'E0 \'E8 \'E1\'E0\'E9\'F2\'FB \'E1\'F3\'E4\'F3\'F2 \'EF\'E5\'F0\'E5\'E7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'F2\'FC\'F1\'FF \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'F1 \'F1\'E0\'EC\'EE\'E3\'EE \'ED\'E0\'F7\'E0\'EB\'E0}\par
00267     {\cf19 if} (((uart_struct->read_pos)+len) > UART_BUFFER_SIZE)\par
00268     \{\par
00269         {\cf20 // \'C5\'F1\'EB\'E8 \'E7\'E0\'E4\'E0\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2 }\par
00270         {\cf19 if} (uart_struct->uart_timeouts.read_timeout_flag == 1)\par
00271         \{\par
00272             TIMER_SetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx, 0);\par
00273             {\cf19 while} (({\cf18 int})((uart_struct->buffer_count) - (uart_struct->read_pos)) >= 0)\par
00274             \{\par
00275                 timer_cnt = TIMER_GetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx);\par
00276                 {\cf19 if} (timer_cnt >= (uart_struct->uart_timeouts.read_val_timeout*50))\par
00277                 \{\par
00278                     error = READ_TIMEOUT_ERROR;\par
00279                     {\cf19 return} error;\par
00280                 \}\par
00281             \}\par
00282             {\cf19 while} ((UART_BUFFER_SIZE - (uart_struct->read_pos) + (uart_struct->buffer_count)) < len)\par
00283             \{\par
00284                 timer_cnt = TIMER_GetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx);\par
00285                 {\cf19 if} (timer_cnt >= (uart_struct->uart_timeouts.read_val_timeout*50)) \par
00286                 \{\par
00287                     error = READ_TIMEOUT_ERROR;\par
00288                     {\cf19 return} error;\par
00289                 \}\par
00290             \}\par
00291         \}\par
00292         \par
00293         {\cf19 if} (({\cf18 int})((uart_struct->buffer_count) - (uart_struct->read_pos)) >= 0)\par
00294         \{\par
00295             error = SIZE_ERROR;\par
00296             {\cf19 return} error;\par
00297         \}\par
00298         {\cf19 else}\par
00299         \{\par
00300             {\cf19 if} ((UART_BUFFER_SIZE + (uart_struct->buffer_count) - (uart_struct->read_pos)) < len)\par
00301             \{\par
00302                 error = SIZE_ERROR;\par
00303                 {\cf19 return} error;\par
00304             \}\par
00305             memcpy(data, (uart_struct->buffer) + (uart_struct->read_pos), UART_BUFFER_SIZE-(uart_struct->read_pos));\par
00306             memcpy(data + UART_BUFFER_SIZE-(uart_struct->read_pos), uart_struct->buffer, len+(uart_struct->read_pos)-UART_BUFFER_SIZE);\par
00307             uart_struct->read_pos = (uart_struct->read_pos) + len-UART_BUFFER_SIZE;\par
00308         \}\par
00309     \}\par
00310     {\cf20 // \'C5\'F1\'EB\'E8 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'E9 \'E1\'E0\'E9\'F2 \'ED\'E5 \'EF\'E5\'F0\'E5\'E2\'E0\'EB\'E8\'F2 \'E3\'F0\'E0\'ED\'E8\'F6\'F3 \'E1\'F3\'F4\'E5\'F0\'E0}\par
00311     {\cf19 else}\par
00312     \{\par
00313         {\cf20 // \'C5\'F1\'EB\'E8 \'E7\'E0\'E4\'E0\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2 }\par
00314         {\cf19 if} (uart_struct->uart_timeouts.read_timeout_flag == 1)\par
00315         \{\par
00316             TIMER_SetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx, 0);\par
00317             {\cf19 while} (((uart_struct->buffer_count) - (uart_struct->read_pos)) < len)\par
00318             \{\par
00319                 timer_cnt = TIMER_GetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx);\par
00320                 {\cf19 if} (timer_cnt >= (uart_struct->uart_timeouts.read_val_timeout*50))\par
00321                 \{               \par
00322                     error = READ_TIMEOUT_ERROR;\par
00323                     {\cf19 return} error;\par
00324                 \}\par
00325             \}\par
00326         \}\par
00327         \par
00328         {\cf19 if} (((uart_struct->buffer_count) - (uart_struct->read_pos)) < len) \par
00329         \{\par
00330             error = SIZE_ERROR;\par
00331             {\cf19 return} error;\par
00332         \}\par
00333         memcpy(data, (uart_struct->buffer) + (uart_struct->read_pos), len);\par
00334         uart_struct->read_pos = (uart_struct->read_pos) + len;\par
00335     \}\par
00336     \par
00337     {\cf19 return} NO_ERRORS;\par
00338 \}\par
}
}
{\xe \v uart_read_pos\:uart.c}
{\xe \v uart.c\:uart_read_pos}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_read_pos ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAANA}
{\bkmkend AAAAAAAANA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'F2\'E5\'EA\'F3\'F9\'F3\'FE \'EF\'EE\'E7\'E8\'F6\'E8\'FE \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'D2\'E5\'EA\'F3\'F9\'E0\'FF \'EF\'EE\'E7\'E8\'F6\'E8\'FF \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00358 \{\par
00359     {\cf19 return} uart_struct->read_pos;\par
00360 \}\par
}
}
{\xe \v uart_set_pos\:uart.c}
{\xe \v uart.c\:uart_set_pos}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_errors} uart_set_pos ({\b uart_n} *  {\i uart_struct}, uint32_t  {\i pos})}}
\par
{\bkmkstart AAAAAAAANB}
{\bkmkend AAAAAAAANB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'EA\'F3\'F0\'F1\'EE\'F0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i pos} \cell }{- \'CF\'EE\'E7\'E8\'F6\'E8\'FF \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 uart_errors \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00343 \{\par
00344     uart_errors error;\par
00345     \par
00346     {\cf19 if} (pos > UART_BUFFER_SIZE)\par
00347     \{\par
00348         error = POSITION_ERROR;\par
00349         {\cf19 return} error;\par
00350     \}\par
00351     uart_struct->read_pos = pos;\par
00352     {\cf19 return} NO_ERRORS;\par
00353 \}\par
}
}
{\xe \v uart_set_read_timeout\:uart.c}
{\xe \v uart.c\:uart_set_read_timeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void uart_set_read_timeout ({\b uart_n} *  {\i uart_struct}, uint32_t  {\i read_timeout})}}
\par
{\bkmkstart AAAAAAAANC}
{\bkmkend AAAAAAAANC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'E9\'EC\'E0\'F3\'F2 UARTn \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i read_timeout} \cell }{- \'D2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 (\'E2 \'EC\'F1) \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00416 \{\par
00417     uart_struct->uart_timeouts.read_timeout_flag = 1;\par
00418     uart_struct->uart_timeouts.read_val_timeout = read_timeout;\par
00419 \}\par
}
}
{\xe \v uart_set_write_timeout\:uart.c}
{\xe \v uart.c\:uart_set_write_timeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void uart_set_write_timeout ({\b uart_n} *  {\i uart_struct}, uint32_t  {\i write_timeout})}}
\par
{\bkmkstart AAAAAAAAND}
{\bkmkend AAAAAAAAND}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'E9\'EC\'E0\'F3\'F2 UARTn \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i write_timeout} \cell }{- \'D2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC (\'E2 \'EC\'F1) \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00424 \{\par
00425     uart_struct->uart_timeouts.write_timeout_flag = 1;\par
00426     uart_struct->uart_timeouts.write_val_timeout = write_timeout;\par
00427 \}\par
}
}
{\xe \v uart_write\:uart.c}
{\xe \v uart.c\:uart_write}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_errors} uart_write ({\b uart_n} *  {\i uart_struct}, uint8_t *  {\i data}, uint32_t  {\i data_size})}}
\par
{\bkmkstart AAAAAAAANE}
{\bkmkend AAAAAAAANE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'E5\'F0\'E5\'E4\'E0\'B8\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'EF\'EE UART. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'E4\'E0\'ED\'ED\'FB\'F5 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i data_size} \cell }{- \'D0\'E0\'E7\'EC\'E5\'F0 \'E4\'E0\'ED\'ED\'FB\'F5 \'E2 \'E1\'E0\'E9\'F2\'E0\'F5 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 uart_errors \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00198 \{\par
00199     uart_errors error;\par
00200     uint32_t timer_cnt = 0;\par
00201     \par
00202     {\cf20 // \'C0\'EA\'F2\'E8\'E2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'ED\'E0 \'E2\'FB\'E4\'E0\'F7\'F3 \'E4\'E0\'ED\'ED\'FB\'F5}\par
00203     {\cf19 if} (uart_struct->UARTx == MDR_UART1)\par
00204     \{\par
00205         PORT_WriteBit(PORT_UART1_EN, PIN_UART1_EN, 1);\par
00206     \}\par
00207     {\cf19 else} {\cf19 if} (uart_struct->UARTx == MDR_UART2)\par
00208     \{\par
00209         PORT_WriteBit(PORT_UART2_EN, PIN_UART2_EN, 1);\par
00210     \}\par
00211     \par
00212     {\cf19 if} (uart_struct->uart_timeouts.write_timeout_flag == 1)\par
00213     \{\par
00214         TIMER_SetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx, 0);\par
00215     \}\par
00216     {\cf19 if} (data_size > UART_BUFFER_SIZE)\par
00217     \{\par
00218         error = SIZE_ERROR;\par
00219         {\cf19 return} error;\par
00220     \}\par
00221     {\cf19 for} ({\cf18 int} i = 0; i < data_size; i++)\par
00222     \{\par
00223         UART_SendData(uart_struct->UARTx, data[i]);\par
00224         {\cf19 while} (UART_GetFlagStatus(uart_struct->UARTx, UART_FLAG_TXFF) == SET)\par
00225         \{\par
00226             {\cf19 if} (uart_struct->uart_timeouts.write_timeout_flag == 1)\par
00227             \{\par
00228                 timer_cnt = TIMER_GetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx);\par
00229                 {\cf19 if} (timer_cnt >= (uart_struct->uart_timeouts.write_val_timeout*50)) \par
00230                 \{\par
00231                     error = WRITE_TIMEOUT_ERROR;\par
00232                     {\cf19 return} error;\par
00233                 \}\par
00234             \}\par
00235         \}\par
00236     \}\par
00237     {\cf20 // \'CD\'E5\'E1\'EE\'EB\'FC\'F8\'E0\'FF \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'E0 \'E4\'EB\'FF \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS-485 }\par
00238     delay_micro(10);\par
00239     {\cf20 // \'C4\'E5\'E7\'E0\'EA\'F2\'E8\'E2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'ED\'E0 \'EF\'F0\'E8\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00240     {\cf19 if} (uart_struct->UARTx == MDR_UART1)\par
00241     \{\par
00242         PORT_WriteBit(PORT_UART1_EN, PIN_UART1_EN, 0);\par
00243     \}\par
00244     {\cf19 else} {\cf19 if} (uart_struct->UARTx == MDR_UART2)\par
00245     \{\par
00246         PORT_WriteBit(PORT_UART2_EN, PIN_UART2_EN, 0);\par
00247     \}\par
00248     \par
00249     {\cf19 return} NO_ERRORS;\par
00250 \}\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'EC\'E5\'ED\'ED\'FB\'E5\par
\pard\plain 
{\xe \v uart_1\:uart.c}
{\xe \v uart.c\:uart_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_n} uart_1}}
\par
{\bkmkstart AAAAAAAANF}
{\bkmkend AAAAAAAANF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART1 \'CC\'CA }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'EE\'E2 UART \'CC\'CA \par
}}
{\xe \v uart_2\:uart.c}
{\xe \v uart.c\:uart_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_n} uart_2}}
\par
{\bkmkstart AAAAAAAANG}
{\bkmkend AAAAAAAANG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 \'E1\'EB\'EE\'EA\'E0 UART2 \'CC\'CA }}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\'D4\'E0\'E9\'EB uart.h\par \pard\plain 
{\tc\tcl2 \v uart.h}
{\xe \v uart.h}
{\bkmkstart AAAAAAAANH}
{\bkmkend AAAAAAAANH}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 UART. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "mdr32_drivers.h"}\par
{\f2 #include "timers.h"}\par
{\f2 #include "string.h"}\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'EC\'FB\'F5 \'E7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'F5 \'F4\'E0\'E9\'EB\'EE\'E2 \'E4\'EB\'FF uart.h:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "uart_8h__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid \'C3\'F0\'E0\'F4 \'F4\'E0\'E9\'EB\'EE\'E2, \'E2 \'EA\'EE\'F2\'EE\'F0\'FB\'E5 \'E2\'EA\'EB\'FE\'F7\'E0\'E5\'F2\'F1\'FF \'FD\'F2\'EE\'F2 \'F4\'E0\'E9\'EB:{
\pard\plain 
\par\pard \qc {\field\flddirty {\*\fldinst INCLUDEPICTURE "uart_8h__dep__incl.png" \\d \\*MERGEFORMAT}{\fldrslt IMAGE}}\par
}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CA\'EB\'E0\'F1\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b uart_timeouts}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0\'EC\'E8 UARTn. }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b uart_dma_params}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 UARTn. }}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b uart_config_data}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 UART \'E8 \'E1\'F3\'F4\'E5\'F0\'EE\'EC \'EF\'F0\'E8\'E5\'EC\'E0 }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_UART1}\~ MDR_PORTC\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 UART1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_UART1_RX}\~ PORT_Pin_4\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF RX \'EF\'EE\'F0\'F2\'E0 UART1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_UART1_TX}\~ PORT_Pin_3\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF TX \'EF\'EE\'F0\'F2\'E0 UART1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_UART2}\~ MDR_PORTD\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 UART2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_UART2_RX}\~ PORT_Pin_14\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF RX \'EF\'EE\'F0\'F2\'E0 UART2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_UART2_TX}\~ PORT_Pin_13\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF TX \'EF\'EE\'F0\'F2\'E0 UART2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_UART1_EN}\~ MDR_PORTD\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 EN \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'E4\'EB\'FF UART1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PORT_UART2_EN}\~ MDR_PORTD\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 EN \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'E4\'EB\'FF UART2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_UART1_EN}\~ PORT_Pin_10\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF EN \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'E4\'EB\'FF UART1. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PIN_UART2_EN}\~ PORT_Pin_12\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF EN \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'E4\'EB\'FF UART2. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b UART_BUFFER_SIZE}\~ 16384\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E0\'E7\'EC\'E5\'F0 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'E3\'EE \'E1\'F3\'F4\'E5\'F0\'E0 UARTn (\'E2 \'EA\'C1\'E0\'E9\'F2\'E0\'F5) }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b BUFFER_MASK}\~ ({\b UART_BUFFER_SIZE}-1)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'F1\'EA\'E0, \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0\'FF \'E4\'EB\'FF \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'E3\'EE \'E1\'F3\'F4\'E5\'F0\'E0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b RECOGNIZE_BUS}(ext_bus,  uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E4\'EB\'FF \'EE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'EF\'EE \'EA\'E0\'EA\'EE\'E9 \'F8\'E8\'ED\'E5 \'E8\'E4\'E5\'F2 \'EE\'E1\'EC\'E5\'ED \'E4\'E0\'ED\'ED\'FB\'EC\'E8 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b GET_UART_BUF_PTR}\~ uart_struct->buffer\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'FE\'F9\'E8\'E9 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E1\'F3\'F4\'E5\'F0 UART. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'F2\'E8\'EF\'EE\'E2\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef enum {\b errors} {\b uart_errors}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4\'FB \'EE\'F8\'E8\'E1\'EE\'EA \'F0\'E0\'E1\'EE\'F2\'FB UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b uart_timeouts} {\b uart_rx_tx_timeouts}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0\'EC\'E8 UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b uart_dma_params} {\b uart_dma_ch_params}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
typedef struct {\b uart_config_data} {\b uart_n}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 UART \'E8 \'E1\'F3\'F4\'E5\'F0\'EE\'EC \'EF\'F0\'E8\'E5\'EC\'E0 }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
enum {\b errors} \{ {\b NO_ERRORS}, 
{\b INIT_ERROR}, 
{\b WRITE_TIMEOUT_ERROR}, 
{\b READ_TIMEOUT_ERROR}, 
{\b SIZE_ERROR}, 
{\b POSITION_ERROR}
 \}\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4\'FB \'EE\'F8\'E8\'E1\'EE\'EA \'F0\'E0\'E1\'EE\'F2\'FB UART. }}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_errors} {\b uart_init} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_errors} {\b uart_write} ({\b uart_n} *uart_struct, uint8_t *data, uint32_t data_size)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'E5\'F0\'E5\'E4\'E0\'B8\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'EF\'EE UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_errors} {\b uart_read} ({\b uart_n} *uart_struct, uint32_t len, uint8_t *data)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'E8\'E7 \'E1\'F3\'F4\'E5\'F0\'E0 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b uart_clean} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'E9 \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b uart_errors} {\b uart_set_pos} ({\b uart_n} *uart_struct, uint32_t pos)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'EA\'F3\'F0\'F1\'EE\'F0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b uart_read_pos} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'F2\'E5\'EA\'F3\'F9\'F3\'FE \'EF\'EE\'E7\'E8\'F6\'E8\'FE \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint32_t {\b uart_get_buf_counter} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'EA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 UART. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b DMA_UART_RX_init} ({\b uart_n} *uart_struct)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 n-\'FB\'E9 \'EA\'E0\'ED\'E0\'EB DMA \'ED\'E0 \'E7\'E0\'EF\'F0\'EE\'F1 \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UARTn. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b uart_set_read_timeout} ({\b uart_n} *uart_struct, uint32_t read_timeout)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'E9\'EC\'E0\'F3\'F2 UARTn \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b uart_set_write_timeout} ({\b uart_n} *uart_struct, uint32_t write_timeout)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'E9\'EC\'E0\'F3\'F2 UARTn \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'EE\'E4\'F0\'EE\'E1\'ED\'EE\'E5 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C7\'E0\'E3\'EE\'EB\'EE\'E2\'EE\'F7\'ED\'FB\'E9 \'F4\'E0\'E9\'EB \'F1 \'EE\'EF\'E8\'F1\'E0\'ED\'E8\'E5\'EC API \'E4\'EB\'FF \'F0\'E0\'E1\'EE\'F2\'FB \'F1 UART. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1\'FB\par
\pard\plain 
{\xe \v BUFFER_MASK\:uart.h}
{\xe \v uart.h\:BUFFER_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define BUFFER_MASK\~ ({\b UART_BUFFER_SIZE}-1)}}
\par
{\bkmkstart AAAAAAAANI}
{\bkmkend AAAAAAAANI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'F1\'EA\'E0, \'ED\'E5\'EE\'E1\'F5\'EE\'E4\'E8\'EC\'E0\'FF \'E4\'EB\'FF \'EA\'EE\'F0\'F0\'E5\'EA\'F2\'ED\'EE\'E9 \'F0\'E0\'E1\'EE\'F2\'FB \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'E3\'EE \'E1\'F3\'F4\'E5\'F0\'E0 }}\par
}
{\xe \v GET_UART_BUF_PTR\:uart.h}
{\xe \v uart.h\:GET_UART_BUF_PTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define GET_UART_BUF_PTR\~ uart_struct->buffer}}
\par
{\bkmkstart AAAAAAAANJ}
{\bkmkend AAAAAAAANJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'FE\'F9\'E8\'E9 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'E1\'F3\'F4\'E5\'F0 UART. }}\par
}
{\xe \v PIN_UART1_EN\:uart.h}
{\xe \v uart.h\:PIN_UART1_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_UART1_EN\~ PORT_Pin_10}}
\par
{\bkmkstart AAAAAAAANK}
{\bkmkend AAAAAAAANK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF EN \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'E4\'EB\'FF UART1. }}\par
}
{\xe \v PIN_UART1_RX\:uart.h}
{\xe \v uart.h\:PIN_UART1_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_UART1_RX\~ PORT_Pin_4}}
\par
{\bkmkstart AAAAAAAANL}
{\bkmkend AAAAAAAANL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF RX \'EF\'EE\'F0\'F2\'E0 UART1. }}\par
}
{\xe \v PIN_UART1_TX\:uart.h}
{\xe \v uart.h\:PIN_UART1_TX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_UART1_TX\~ PORT_Pin_3}}
\par
{\bkmkstart AAAAAAAANM}
{\bkmkend AAAAAAAANM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF TX \'EF\'EE\'F0\'F2\'E0 UART1. }}\par
}
{\xe \v PIN_UART2_EN\:uart.h}
{\xe \v uart.h\:PIN_UART2_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_UART2_EN\~ PORT_Pin_12}}
\par
{\bkmkstart AAAAAAAANN}
{\bkmkend AAAAAAAANN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF EN \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'E4\'EB\'FF UART2. }}\par
}
{\xe \v PIN_UART2_RX\:uart.h}
{\xe \v uart.h\:PIN_UART2_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_UART2_RX\~ PORT_Pin_14}}
\par
{\bkmkstart AAAAAAAANO}
{\bkmkend AAAAAAAANO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF RX \'EF\'EE\'F0\'F2\'E0 UART2. }}\par
}
{\xe \v PIN_UART2_TX\:uart.h}
{\xe \v uart.h\:PIN_UART2_TX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PIN_UART2_TX\~ PORT_Pin_13}}
\par
{\bkmkstart AAAAAAAANP}
{\bkmkend AAAAAAAANP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CB\'E8\'ED\'E8\'FF TX \'EF\'EE\'F0\'F2\'E0 UART2. }}\par
}
{\xe \v PORT_UART1\:uart.h}
{\xe \v uart.h\:PORT_UART1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_UART1\~ MDR_PORTC}}
\par
{\bkmkstart AAAAAAAANQ}
{\bkmkend AAAAAAAANQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 UART1. }}\par
}
{\xe \v PORT_UART1_EN\:uart.h}
{\xe \v uart.h\:PORT_UART1_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_UART1_EN\~ MDR_PORTD}}
\par
{\bkmkstart AAAAAAAANR}
{\bkmkend AAAAAAAANR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 EN \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'E4\'EB\'FF UART1. }}\par
}
{\xe \v PORT_UART2\:uart.h}
{\xe \v uart.h\:PORT_UART2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_UART2\~ MDR_PORTD}}
\par
{\bkmkstart AAAAAAAANS}
{\bkmkend AAAAAAAANS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 UART2. }}\par
}
{\xe \v PORT_UART2_EN\:uart.h}
{\xe \v uart.h\:PORT_UART2_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PORT_UART2_EN\~ MDR_PORTD}}
\par
{\bkmkstart AAAAAAAANT}
{\bkmkend AAAAAAAANT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'EE\'F0\'F2 \'EB\'E8\'ED\'E8\'E8 EN \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'E4\'EB\'FF UART2. }}\par
}
{\xe \v RECOGNIZE_BUS\:uart.h}
{\xe \v uart.h\:RECOGNIZE_BUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define RECOGNIZE_BUS( ext_bus,  uart_struct)}}
\par
{\bkmkstart AAAAAAAANU}
{\bkmkend AAAAAAAANU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b \'CC\'E0\'EA\'F0\'EE\'EE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'E5:}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid     (\{\\\par
    if(uart_struct->UARTx == MDR_UART1) ext_bus = 1;\\\par
    else {\cf19 if}(uart_struct->UARTx == MDR_UART2) ext_bus = 2;\\\par
\})\par
}
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CC\'E0\'EA\'F0\'EE\'F1 \'E4\'EB\'FF \'EE\'EF\'F0\'E5\'E4\'E5\'EB\'E5\'ED\'E8\'FF \'EF\'EE \'EA\'E0\'EA\'EE\'E9 \'F8\'E8\'ED\'E5 \'E8\'E4\'E5\'F2 \'EE\'E1\'EC\'E5\'ED \'E4\'E0\'ED\'ED\'FB\'EC\'E8 }}\par
}
{\xe \v UART_BUFFER_SIZE\:uart.h}
{\xe \v uart.h\:UART_BUFFER_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define UART_BUFFER_SIZE\~ 16384}}
\par
{\bkmkstart AAAAAAAANV}
{\bkmkend AAAAAAAANV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'E0\'E7\'EC\'E5\'F0 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'E3\'EE \'E1\'F3\'F4\'E5\'F0\'E0 UARTn (\'E2 \'EA\'C1\'E0\'E9\'F2\'E0\'F5) }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D2\'E8\'EF\'FB\par
\pard\plain 
{\xe \v uart_dma_ch_params\:uart.h}
{\xe \v uart.h\:uart_dma_ch_params}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b uart_dma_params} {\b uart_dma_ch_params}}}
\par
{\bkmkstart AAAAAAAANW}
{\bkmkend AAAAAAAANW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 DMA \'EA\'E0\'ED\'E0\'EB\'E0 UARTn. }}\par
}
{\xe \v uart_errors\:uart.h}
{\xe \v uart.h\:uart_errors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef enum {\b errors} {\b uart_errors}}}
\par
{\bkmkstart AAAAAAAANX}
{\bkmkend AAAAAAAANX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4\'FB \'EE\'F8\'E8\'E1\'EE\'EA \'F0\'E0\'E1\'EE\'F2\'FB UART. }}\par
}
{\xe \v uart_n\:uart.h}
{\xe \v uart.h\:uart_n}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b uart_config_data} {\b uart_n}}}
\par
{\bkmkstart AAAAAAAANY}
{\bkmkend AAAAAAAANY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'EE\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8 UART \'E8 \'E1\'F3\'F4\'E5\'F0\'EE\'EC \'EF\'F0\'E8\'E5\'EC\'E0 }}\par
}
{\xe \v uart_rx_tx_timeouts\:uart.h}
{\xe \v uart.h\:uart_rx_tx_timeouts}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
typedef struct {\b uart_timeouts} {\b uart_rx_tx_timeouts}}}
\par
{\bkmkstart AAAAAAAANZ}
{\bkmkend AAAAAAAANZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'E0 \'F1 \'F2\'E0\'E9\'EC\'E0\'F3\'F2\'E0\'EC\'E8 UARTn. }}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'CF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'FF\par
\pard\plain 
{\xe \v errors\:uart.h}
{\xe \v uart.h\:errors}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
enum {\b errors}}}
\par
{\bkmkstart AAAAAAAAOA}
{\bkmkend AAAAAAAAOA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CA\'EE\'E4\'FB \'EE\'F8\'E8\'E1\'EE\'EA \'F0\'E0\'E1\'EE\'F2\'FB UART. }}\par
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'DD\'EB\'E5\'EC\'E5\'ED\'F2\'FB \'EF\'E5\'F0\'E5\'F7\'E8\'F1\'EB\'E5\'ED\'E8\'E9:\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{\xe \v NO_ERRORS\:uart.h}
{\xe \v uart.h\:NO_ERRORS}
{\qr NO_ERRORS{\bkmkstart AAAAAAAAOB}
{\bkmkend AAAAAAAAOB}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CD\'E5\'F2 \'EE\'F8\'E8\'E1\'EE\'EA \par
}\cell }{\row }
{\xe \v INIT_ERROR\:uart.h}
{\xe \v uart.h\:INIT_ERROR}
{\qr INIT_ERROR{\bkmkstart AAAAAAAAOC}
{\bkmkend AAAAAAAAOC}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 UART. \par
}\cell }{\row }
{\xe \v WRITE_TIMEOUT_ERROR\:uart.h}
{\xe \v uart.h\:WRITE_TIMEOUT_ERROR}
{\qr WRITE_TIMEOUT_ERROR{\bkmkstart AAAAAAAAOD}
{\bkmkend AAAAAAAAOD}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'F1\'E8\'E3\'ED\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EE \'F2\'EE\'EC, \'F7\'F2\'EE \'EF\'F0\'E5\'E2\'FB\'F8\'E5\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC \par
}\cell }{\row }
{\xe \v READ_TIMEOUT_ERROR\:uart.h}
{\xe \v uart.h\:READ_TIMEOUT_ERROR}
{\qr READ_TIMEOUT_ERROR{\bkmkstart AAAAAAAAOE}
{\bkmkend AAAAAAAAOE}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'F1\'E8\'E3\'ED\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EE \'F2\'EE\'EC, \'F7\'F2\'EE \'EF\'F0\'E5\'E2\'FB\'F8\'E5\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 \par
}\cell }{\row }
{\xe \v SIZE_ERROR\:uart.h}
{\xe \v uart.h\:SIZE_ERROR}
{\qr SIZE_ERROR{\bkmkstart AAAAAAAAOF}
{\bkmkend AAAAAAAAOF}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'F1\'E8\'E3\'ED\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 \'EE \'F2\'EE\'EC, \'F7\'F2\'EE \'EB\'E8\'E1\'EE \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'ED\'E5\'E4\'EE\'F1\'F2\'E0\'F2\'EE\'F7\'ED\'EE \'E4\'E0\'ED\'ED\'FB\'F5 \'E4\'EB\'FF \'F7\'F2\'E5\'ED\'E8\'FF, \'EB\'E8\'E1\'EE \'F0\'E0\'E7\'EC\'E5\'F0 \'E7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'E5\'EC\'FB\'F5/\'F1\'F7\'E8\'F2\'FB\'E2\'E0\'E5\'EC\'FB\'F5 \'E4\'E0\'ED\'ED\'FB\'F5 \'E1\'EE\'EB\'FC\'F8\'E5 \'F0\'E0\'E7\'EC\'E5\'F0\'E0 \'F1\'E0\'EC\'EE\'E3\'EE \'E1\'F3\'F4\'E5\'F0\'E0 \par
}\cell }{\row }
{\xe \v POSITION_ERROR\:uart.h}
{\xe \v uart.h\:POSITION_ERROR}
{\qr POSITION_ERROR{\bkmkstart AAAAAAAAOG}
{\bkmkend AAAAAAAAOG}
\cell }{{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F8\'E8\'E1\'EA\'E0 \'F3\'F1\'F2\'E0\'ED\'EE\'E2\'EA\'E8 \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'F7\'F2\'E5\'ED\'E8\'FF \par
}\cell }{\row }
}
{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00033 \{\par
00034     NO_ERRORS,                                                      \par
00035     INIT_ERROR,                                                     \par
00036     WRITE_TIMEOUT_ERROR,                                    \par
00037     READ_TIMEOUT_ERROR,                                     \par
00038     SIZE_ERROR,                                                     \par
00039     POSITION_ERROR                                              \par
00040 \} uart_errors;\par
}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
\'D4\'F3\'ED\'EA\'F6\'E8\'E8\par
\pard\plain 
{\xe \v DMA_UART_RX_init\:uart.h}
{\xe \v uart.h\:DMA_UART_RX_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void DMA_UART_RX_init ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAOH}
{\bkmkend AAAAAAAAOH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'F3\'E5\'F2 n-\'FB\'E9 \'EA\'E0\'ED\'E0\'EB DMA \'ED\'E0 \'E7\'E0\'EF\'F0\'EE\'F1 \'EE\'F2 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UARTn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00379 \{\par
00380 \par
00381     DMA_StructInit(&uart_struct->uart_dma_ch.DMA_Channel_UART_RX);\par
00382     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_SourceBaseAddr = (uint32_t)(&(uart_struct->UARTx->DR));\par
00383     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestBaseAddr = (uint32_t)(uart_struct->buffer);\par
00384     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_CycleSize = 1024;\par
00385     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_SourceIncSize = DMA_SourceIncNo;\par
00386     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestIncSize = DMA_DestIncByte;\par
00387     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;\par
00388     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_NumContinuous = DMA_Transfers_1;\par
00389     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_SourceProtCtrl = DMA_SourcePrivileged;\par
00390     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_DestProtCtrl = DMA_DestPrivileged;\par
00391     uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX.DMA_Mode = DMA_Mode_Basic;\par
00392     \par
00393     {\cf20 // \'C7\'E0\'E4\'E0\'F2\'FC \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'F3 \'EA\'E0\'ED\'E0\'EB\'E0}\par
00394     uart_struct->uart_dma_ch.DMA_Channel_UART_RX.DMA_PriCtrlData = &uart_struct->uart_dma_ch.DMA_InitStructure_UART_RX;\par
00395     uart_struct->uart_dma_ch.DMA_Channel_UART_RX.DMA_Priority = DMA_Priority_High;\par
00396     uart_struct->uart_dma_ch.DMA_Channel_UART_RX.DMA_UseBurst = DMA_BurstClear;\par
00397     uart_struct->uart_dma_ch.DMA_Channel_UART_RX.DMA_SelectDataStructure = DMA_CTRL_DATA_PRIMARY;\par
00398     \par
00399     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E8\'F0\'EE\'E2\'E0\'F2\'FC \'EA\'E0\'ED\'E0\'EB}\par
00400     DMA_Init(uart_struct->uart_dma_ch.dma_channel, &uart_struct->uart_dma_ch.DMA_Channel_UART_RX);\par
00401     \par
00402     MDR_DMA->CHNL_REQ_MASK_CLR = 1 << uart_struct->uart_dma_ch.dma_channel;\par
00403     MDR_DMA->CHNL_USEBURST_CLR = 1 << uart_struct->uart_dma_ch.dma_channel;\par
00404     \par
00405     UART_DMACmd(uart_struct->UARTx,UART_DMA_RXE, ENABLE);\par
00406     {\cf20 // \'D0\'E0\'E7\'F0\'E5\'F8\'E8\'F2\'FC \'F0\'E0\'E1\'EE\'F2\'F3 DMA \'F1 UART}\par
00407     DMA_Cmd (uart_struct->uart_dma_ch.dma_channel, ENABLE);\par
00408     \par
00409     NVIC_SetPriority (DMA_IRQn, 1);\par
00410     NVIC_EnableIRQ(DMA_IRQn);\par
00411 \}\par
}
}
{\xe \v uart_clean\:uart.h}
{\xe \v uart.h\:uart_clean}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void uart_clean ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAOI}
{\bkmkend AAAAAAAAOI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CE\'F7\'E8\'F9\'E0\'E5\'F2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'E9 \'E1\'F3\'F4\'E5\'F0 \'EF\'F0\'E8\'E5\'EC\'ED\'E8\'EA\'E0 UART. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00372 \{\par
00373     memset(uart_struct->buffer, 0, UART_BUFFER_SIZE);\par
00374 \}\par
}
}
{\xe \v uart_get_buf_counter\:uart.h}
{\xe \v uart.h\:uart_get_buf_counter}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_get_buf_counter ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAOJ}
{\bkmkend AAAAAAAAOJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'EA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 UART. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 UART \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00365 \{\par
00366     {\cf19 return} uart_struct->buffer_count;\par
00367 \}\par
}
}
{\xe \v uart_init\:uart.h}
{\xe \v uart.h\:uart_init}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_errors} uart_init ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAOK}
{\bkmkend AAAAAAAAOK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'F0\'F3\'E5\'F2 \'E2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UARTn. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 uart_errors \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00143 \{ \par
00144     uart_gpio_config();\par
00145     \par
00146     uart_errors error;\par
00147     \par
00148     {\cf20 // \'CE\'E1\'FA\'FF\'E2\'EB\'E5\'ED\'E8\'E5 \'F1\'F2\'F0\'F3\'EA\'F2\'F3\'F0\'FB \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \'EA\'EE\'ED\'F2\'F0\'EE\'EB\'EB\'E5\'F0\'E0 UART}\par
00149     UART_InitTypeDef UART_InitStructure;\par
00150     uint8_t res = 0;\par
00151     \par
00152     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F2\'E0\'EA\'F2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'FF UART}\par
00153     {\cf19 if}(uart_struct->UARTx == MDR_UART1)\par
00154     \{\par
00155         uart_struct->RST_CLK_PCLK_UARTn = RST_CLK_PCLK_UART1;\par
00156     \}\par
00157     {\cf19 else} {\cf19 if}(uart_struct->UARTx == MDR_UART2)\par
00158     \{\par
00159         uart_struct->RST_CLK_PCLK_UARTn = RST_CLK_PCLK_UART2;\par
00160     \}\par
00161     RST_CLK_PCLKcmd(uart_struct->RST_CLK_PCLK_UARTn, ENABLE);\par
00162 \par
00163     {\cf20 // \'C4\'E5\'EB\'E8\'F2\'E5\'EB\'FC \'F2\'E0\'EA\'F2\'EE\'E2\'EE\'E9 \'F7\'E0\'F1\'F2\'EE\'F2\'FB UART}\par
00164     uart_struct->UART_HCLKdiv = UART_HCLKdiv1;\par
00165     UART_BRGInit(uart_struct->UARTx, uart_struct->UART_HCLKdiv);\par
00166 \par
00167     NVIC_EnableIRQ(uart_struct->IRQn);\par
00168     \par
00169     {\cf20 // \'CA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E0\'F6\'E8\'FF UART}\par
00170     UART_InitStructure.UART_BaudRate = uart_struct->UART.UART_BaudRate;\par
00171     UART_InitStructure.UART_WordLength = uart_struct->UART.UART_WordLength;\par
00172     UART_InitStructure.UART_StopBits = uart_struct->UART.UART_StopBits;\par
00173     UART_InitStructure.UART_Parity = uart_struct->UART.UART_Parity;\par
00174     UART_InitStructure.UART_FIFOMode = uart_struct->UART.UART_FIFOMode;\par
00175     UART_InitStructure.UART_HardwareFlowControl = uart_struct->UART.UART_HardwareFlowControl;\par
00176 \par
00177     {\cf20 // \'C8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'FF UART \'F1 \'E7\'E0\'E4\'E0\'ED\'ED\'FB\'EC\'E8 \'EF\'E0\'F0\'E0\'EC\'E5\'F2\'F0\'E0\'EC\'E8}\par
00178     res = UART_Init(uart_struct->UARTx, &UART_InitStructure);\par
00179     {\cf19 if} (res != SUCCESS) \par
00180     \{\par
00181         error = INIT_ERROR;\par
00182         {\cf19 return} error;\par
00183     \}\par
00184 \par
00185     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'EF\'F0\'E5\'F0\'FB\'E2\'E0\'ED\'E8\'E9 UART}\par
00186     NVIC_SetPriority (uart_struct->IRQn, 0);\par
00187     UART_ITConfig( uart_struct->UARTx, UART_IT_RX, ENABLE );\par
00188     \par
00189     {\cf20 // \'C2\'EA\'EB\'FE\'F7\'E5\'ED\'E8\'E5 \'F1\'EA\'EE\'ED\'F4\'E8\'E3\'F3\'F0\'E8\'F0\'EE\'E2\'E0\'ED\'ED\'EE\'E3\'EE UART}\par
00190     UART_Cmd(uart_struct->UARTx, ENABLE);\par
00191     \par
00192     {\cf19 return} NO_ERRORS;\par
00193 \}\par
}
}
{\xe \v uart_read\:uart.h}
{\xe \v uart.h\:uart_read}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_errors} uart_read ({\b uart_n} *  {\i uart_struct}, uint32_t  {\i len}, uint8_t *  {\i data})}}
\par
{\bkmkstart AAAAAAAAOL}
{\bkmkend AAAAAAAAOL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'E8\'E7 \'E1\'F3\'F4\'E5\'F0\'E0 UART. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i len} \cell }{- \'CA\'EE\'EB-\'E2\'EE \'E1\'E0\'E9\'F2 \'E4\'EB\'FF \'F7\'F2\'E5\'ED\'E8\'FF \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2, \'EA\'F3\'E4\'E0 \'F1\'F7\'E8\'F2\'FB\'E2\'E0\'FE\'F2\'F1\'FF \'E1\'E0\'E9\'F2\'FB \'E8\'E7 \'E1\'F3\'F4\'E5\'F0\'E0 UART \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 uart_errors \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00255 \{\par
00256     uart_errors error;\par
00257     uint32_t timer_cnt = 0;\par
00258     \par
00259     {\cf20 // \'C5\'F1\'EB\'E8 \'E4\'EB\'E8\'ED\'E0 \'EF\'F0\'E5\'E2\'FB\'F8\'E0\'E5\'F2 \'F0\'E0\'E7\'EC\'E5\'F0 \'E1\'F3\'F4\'E5\'F0\'E0}\par
00260     {\cf19 if} (len > UART_BUFFER_SIZE)\par
00261     \{\par
00262         error = SIZE_ERROR;\par
00263         uart_struct->read_pos++;\par
00264         {\cf19 return} error;\par
00265     \}\par
00266     {\cf20 // \'C5\'F1\'EB\'E8 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'E9 \'E1\'E0\'E9\'F2 \'EF\'E5\'F0\'E5\'E2\'E0\'EB\'E8\'F2 \'E3\'F0\'E0\'ED\'E8\'F6\'F3 \'E1\'F3\'F4\'E5\'F0\'E0 \'E8 \'E1\'E0\'E9\'F2\'FB \'E1\'F3\'E4\'F3\'F2 \'EF\'E5\'F0\'E5\'E7\'E0\'EF\'E8\'F1\'FB\'E2\'E0\'F2\'FC\'F1\'FF \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \'F1 \'F1\'E0\'EC\'EE\'E3\'EE \'ED\'E0\'F7\'E0\'EB\'E0}\par
00267     {\cf19 if} (((uart_struct->read_pos)+len) > UART_BUFFER_SIZE)\par
00268     \{\par
00269         {\cf20 // \'C5\'F1\'EB\'E8 \'E7\'E0\'E4\'E0\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2 }\par
00270         {\cf19 if} (uart_struct->uart_timeouts.read_timeout_flag == 1)\par
00271         \{\par
00272             TIMER_SetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx, 0);\par
00273             {\cf19 while} (({\cf18 int})((uart_struct->buffer_count) - (uart_struct->read_pos)) >= 0)\par
00274             \{\par
00275                 timer_cnt = TIMER_GetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx);\par
00276                 {\cf19 if} (timer_cnt >= (uart_struct->uart_timeouts.read_val_timeout*50))\par
00277                 \{\par
00278                     error = READ_TIMEOUT_ERROR;\par
00279                     {\cf19 return} error;\par
00280                 \}\par
00281             \}\par
00282             {\cf19 while} ((UART_BUFFER_SIZE - (uart_struct->read_pos) + (uart_struct->buffer_count)) < len)\par
00283             \{\par
00284                 timer_cnt = TIMER_GetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx);\par
00285                 {\cf19 if} (timer_cnt >= (uart_struct->uart_timeouts.read_val_timeout*50)) \par
00286                 \{\par
00287                     error = READ_TIMEOUT_ERROR;\par
00288                     {\cf19 return} error;\par
00289                 \}\par
00290             \}\par
00291         \}\par
00292         \par
00293         {\cf19 if} (({\cf18 int})((uart_struct->buffer_count) - (uart_struct->read_pos)) >= 0)\par
00294         \{\par
00295             error = SIZE_ERROR;\par
00296             {\cf19 return} error;\par
00297         \}\par
00298         {\cf19 else}\par
00299         \{\par
00300             {\cf19 if} ((UART_BUFFER_SIZE + (uart_struct->buffer_count) - (uart_struct->read_pos)) < len)\par
00301             \{\par
00302                 error = SIZE_ERROR;\par
00303                 {\cf19 return} error;\par
00304             \}\par
00305             memcpy(data, (uart_struct->buffer) + (uart_struct->read_pos), UART_BUFFER_SIZE-(uart_struct->read_pos));\par
00306             memcpy(data + UART_BUFFER_SIZE-(uart_struct->read_pos), uart_struct->buffer, len+(uart_struct->read_pos)-UART_BUFFER_SIZE);\par
00307             uart_struct->read_pos = (uart_struct->read_pos) + len-UART_BUFFER_SIZE;\par
00308         \}\par
00309     \}\par
00310     {\cf20 // \'C5\'F1\'EB\'E8 \'EF\'EE\'F1\'EB\'E5\'E4\'ED\'E8\'E9 \'EF\'F0\'E8\'ED\'FF\'F2\'FB\'E9 \'E1\'E0\'E9\'F2 \'ED\'E5 \'EF\'E5\'F0\'E5\'E2\'E0\'EB\'E8\'F2 \'E3\'F0\'E0\'ED\'E8\'F6\'F3 \'E1\'F3\'F4\'E5\'F0\'E0}\par
00311     {\cf19 else}\par
00312     \{\par
00313         {\cf20 // \'C5\'F1\'EB\'E8 \'E7\'E0\'E4\'E0\'ED \'F2\'E0\'E9\'EC\'E0\'F3\'F2 }\par
00314         {\cf19 if} (uart_struct->uart_timeouts.read_timeout_flag == 1)\par
00315         \{\par
00316             TIMER_SetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx, 0);\par
00317             {\cf19 while} (((uart_struct->buffer_count) - (uart_struct->read_pos)) < len)\par
00318             \{\par
00319                 timer_cnt = TIMER_GetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx);\par
00320                 {\cf19 if} (timer_cnt >= (uart_struct->uart_timeouts.read_val_timeout*50))\par
00321                 \{               \par
00322                     error = READ_TIMEOUT_ERROR;\par
00323                     {\cf19 return} error;\par
00324                 \}\par
00325             \}\par
00326         \}\par
00327         \par
00328         {\cf19 if} (((uart_struct->buffer_count) - (uart_struct->read_pos)) < len) \par
00329         \{\par
00330             error = SIZE_ERROR;\par
00331             {\cf19 return} error;\par
00332         \}\par
00333         memcpy(data, (uart_struct->buffer) + (uart_struct->read_pos), len);\par
00334         uart_struct->read_pos = (uart_struct->read_pos) + len;\par
00335     \}\par
00336     \par
00337     {\cf19 return} NO_ERRORS;\par
00338 \}\par
}
}
{\xe \v uart_read_pos\:uart.h}
{\xe \v uart.h\:uart_read_pos}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint32_t uart_read_pos ({\b uart_n} *  {\i uart_struct})}}
\par
{\bkmkstart AAAAAAAAOM}
{\bkmkend AAAAAAAAOM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D7\'E8\'F2\'E0\'E5\'F2 \'F2\'E5\'EA\'F3\'F9\'F3\'FE \'EF\'EE\'E7\'E8\'F6\'E8\'FE \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'D2\'E5\'EA\'F3\'F9\'E0\'FF \'EF\'EE\'E7\'E8\'F6\'E8\'FF \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00358 \{\par
00359     {\cf19 return} uart_struct->read_pos;\par
00360 \}\par
}
}
{\xe \v uart_set_pos\:uart.h}
{\xe \v uart.h\:uart_set_pos}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_errors} uart_set_pos ({\b uart_n} *  {\i uart_struct}, uint32_t  {\i pos})}}
\par
{\bkmkstart AAAAAAAAON}
{\bkmkend AAAAAAAAON}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'EA\'F3\'F0\'F1\'EE\'F0 \'F7\'F2\'E5\'ED\'E8\'FF \'E2 \'EA\'EE\'EB\'FC\'F6\'E5\'E2\'EE\'EC \'E1\'F3\'F4\'E5\'F0\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i pos} \cell }{- \'CF\'EE\'E7\'E8\'F6\'E8\'FF \'EA\'F3\'F0\'F1\'EE\'F0\'E0 \'E2 \'E1\'F3\'F4\'E5\'F0\'E5 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 uart_errors \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00343 \{\par
00344     uart_errors error;\par
00345     \par
00346     {\cf19 if} (pos > UART_BUFFER_SIZE)\par
00347     \{\par
00348         error = POSITION_ERROR;\par
00349         {\cf19 return} error;\par
00350     \}\par
00351     uart_struct->read_pos = pos;\par
00352     {\cf19 return} NO_ERRORS;\par
00353 \}\par
}
}
{\xe \v uart_set_read_timeout\:uart.h}
{\xe \v uart.h\:uart_set_read_timeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void uart_set_read_timeout ({\b uart_n} *  {\i uart_struct}, uint32_t  {\i read_timeout})}}
\par
{\bkmkstart AAAAAAAAOO}
{\bkmkend AAAAAAAAOO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'E9\'EC\'E0\'F3\'F2 UARTn \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i read_timeout} \cell }{- \'D2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'F7\'F2\'E5\'ED\'E8\'E5 (\'E2 \'EC\'F1) \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00416 \{\par
00417     uart_struct->uart_timeouts.read_timeout_flag = 1;\par
00418     uart_struct->uart_timeouts.read_val_timeout = read_timeout;\par
00419 \}\par
}
}
{\xe \v uart_set_write_timeout\:uart.h}
{\xe \v uart.h\:uart_set_write_timeout}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void uart_set_write_timeout ({\b uart_n} *  {\i uart_struct}, uint32_t  {\i write_timeout})}}
\par
{\bkmkstart AAAAAAAAOP}
{\bkmkend AAAAAAAAOP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D3\'F1\'F2\'E0\'ED\'E0\'E2\'EB\'E8\'E2\'E0\'E5\'F2 \'F2\'E0\'E9\'EC\'E0\'F3\'F2 UARTn \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i write_timeout} \cell }{- \'D2\'E0\'E9\'EC\'E0\'F3\'F2 \'ED\'E0 \'E7\'E0\'EF\'E8\'F1\'FC (\'E2 \'EC\'F1) \cell }
{\row }
}
}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00424 \{\par
00425     uart_struct->uart_timeouts.write_timeout_flag = 1;\par
00426     uart_struct->uart_timeouts.write_val_timeout = write_timeout;\par
00427 \}\par
}
}
{\xe \v uart_write\:uart.h}
{\xe \v uart.h\:uart_write}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
{\b uart_errors} uart_write ({\b uart_n} *  {\i uart_struct}, uint8_t *  {\i data}, uint32_t  {\i data_size})}}
\par
{\bkmkstart AAAAAAAAOQ}
{\bkmkend AAAAAAAAOQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'CF\'E5\'F0\'E5\'E4\'E0\'B8\'F2 \'E4\'E0\'ED\'ED\'FB\'E5 \'EF\'EE UART. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C0\'F0\'E3\'F3\'EC\'E5\'ED\'F2\'FB\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *uart_struct} \cell }{- \'C2\'FB\'E1\'F0\'E0\'ED\'ED\'FB\'E9 UART \'E4\'EB\'FF \'E8\'ED\'E8\'F6\'E8\'E0\'EB\'E8\'E7\'E0\'F6\'E8\'E8 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *data} \cell }{- \'D3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC \'ED\'E0 \'EC\'E0\'F1\'F1\'E8\'E2 \'E4\'E0\'ED\'ED\'FB\'F5 \cell }
{\row }
\trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i data_size} \cell }{- \'D0\'E0\'E7\'EC\'E5\'F0 \'E4\'E0\'ED\'ED\'FB\'F5 \'E2 \'E1\'E0\'E9\'F2\'E0\'F5 \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
\'C2\'EE\'E7\'E2\'F0\'E0\'F9\'E0\'E5\'F2\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\'CA\'EE\'E4 \'EE\'F8\'E8\'E1\'EA\'E8 uart_errors \par
}}}{
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00198 \{\par
00199     uart_errors error;\par
00200     uint32_t timer_cnt = 0;\par
00201     \par
00202     {\cf20 // \'C0\'EA\'F2\'E8\'E2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'ED\'E0 \'E2\'FB\'E4\'E0\'F7\'F3 \'E4\'E0\'ED\'ED\'FB\'F5}\par
00203     {\cf19 if} (uart_struct->UARTx == MDR_UART1)\par
00204     \{\par
00205         PORT_WriteBit(PORT_UART1_EN, PIN_UART1_EN, 1);\par
00206     \}\par
00207     {\cf19 else} {\cf19 if} (uart_struct->UARTx == MDR_UART2)\par
00208     \{\par
00209         PORT_WriteBit(PORT_UART2_EN, PIN_UART2_EN, 1);\par
00210     \}\par
00211     \par
00212     {\cf19 if} (uart_struct->uart_timeouts.write_timeout_flag == 1)\par
00213     \{\par
00214         TIMER_SetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx, 0);\par
00215     \}\par
00216     {\cf19 if} (data_size > UART_BUFFER_SIZE)\par
00217     \{\par
00218         error = SIZE_ERROR;\par
00219         {\cf19 return} error;\par
00220     \}\par
00221     {\cf19 for} ({\cf18 int} i = 0; i < data_size; i++)\par
00222     \{\par
00223         UART_SendData(uart_struct->UARTx, data[i]);\par
00224         {\cf19 while} (UART_GetFlagStatus(uart_struct->UARTx, UART_FLAG_TXFF) == SET)\par
00225         \{\par
00226             {\cf19 if} (uart_struct->uart_timeouts.write_timeout_flag == 1)\par
00227             \{\par
00228                 timer_cnt = TIMER_GetCounter(uart_struct->uart_timeouts.timer_n_timeout->TIMERx);\par
00229                 {\cf19 if} (timer_cnt >= (uart_struct->uart_timeouts.write_val_timeout*50)) \par
00230                 \{\par
00231                     error = WRITE_TIMEOUT_ERROR;\par
00232                     {\cf19 return} error;\par
00233                 \}\par
00234             \}\par
00235         \}\par
00236     \}\par
00237     {\cf20 // \'CD\'E5\'E1\'EE\'EB\'FC\'F8\'E0\'FF \'E7\'E0\'E4\'E5\'F0\'E6\'EA\'E0 \'E4\'EB\'FF \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS-485 }\par
00238     delay_micro(10);\par
00239     {\cf20 // \'C4\'E5\'E7\'E0\'EA\'F2\'E8\'E2\'E8\'F0\'EE\'E2\'E0\'ED\'E8\'E5 \'EC\'E8\'EA\'F0\'EE\'F1\'F5\'E5\'EC\'FB RS485 \'ED\'E0 \'EF\'F0\'E8\'E5\'EC \'E4\'E0\'ED\'ED\'FB\'F5}\par
00240     {\cf19 if} (uart_struct->UARTx == MDR_UART1)\par
00241     \{\par
00242         PORT_WriteBit(PORT_UART1_EN, PIN_UART1_EN, 0);\par
00243     \}\par
00244     {\cf19 else} {\cf19 if} (uart_struct->UARTx == MDR_UART2)\par
00245     \{\par
00246         PORT_WriteBit(PORT_UART2_EN, PIN_UART2_EN, 0);\par
00247     \}\par
00248     \par
00249     {\cf19 return} NO_ERRORS;\par
00250 \}\par
}
}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \'C0\'EB\'F4\'E0\'E2\'E8\'F2\'ED\'FB\'E9 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC\par 
\pard\plain 
{\tc \v \'C0\'EB\'F4\'E0\'E2\'E8\'F2\'ED\'FB\'E9 \'F3\'EA\'E0\'E7\'E0\'F2\'E5\'EB\'FC}
{\field\fldedit {\*\fldinst INDEX \\c2 \\*MERGEFORMAT}{\fldrslt INDEX}}
}