- ðŸ‘‹ Hi, Iâ€™m @asjyotsna
- ðŸ‘€ Iâ€™m interested in vlsi verification domain and learning how to implement UVM/SV testbenches and verify the designs.
- ðŸŒ± Iâ€™m currently learning on applying my theoritical knowledge and solving hands-on practical problems i come across through in this field.

<!---
asjyotsna/asjyotsna is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
