
---------- Begin Simulation Statistics ----------
final_tick                               238077278311                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 385512                       # Simulator instruction rate (inst/s)
host_mem_usage                               16965264                       # Number of bytes of host memory used
host_op_rate                                   424660                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.59                       # Real time elapsed on the host
host_tick_rate                               65627775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000033                       # Number of instructions simulated
sim_ops                                       1101603                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000170                       # Number of seconds simulated
sim_ticks                                   170244711                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          26                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    30                       # Number of integer alu accesses
system.cpu.num_int_insts                           30                       # number of integer instructions
system.cpu.num_int_register_reads                  34                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 25                       # number of times the integer registers were written
system.cpu.num_load_insts                          17                       # Number of load instructions
system.cpu.num_mem_refs                            22                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     26.67%     26.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     26.67% # Class of executed instruction
system.cpu.op_class::MemRead                       17     56.67%     83.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     16.67%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            205770                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           207117                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1101573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.527038                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.527038                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    5288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2747                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           130490                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3802                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.372507                       # Inst execution rate
system.switch_cpus.iew.exec_refs               560614                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             201376                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           26145                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        368934                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       219332                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1316266                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        359238                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         5634                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1250411                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              9                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         12668                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2871                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         12670                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          173                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1247485                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1229394                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.671460                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            837636                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.332630                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1230363                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1576457                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          959573                       # number of integer regfile writes
system.switch_cpus.ipc                       1.897395                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.897395                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        650868     51.82%     51.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        40814      3.25%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       361638     28.79%     83.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       202719     16.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1256046                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               14824                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011802                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              32      0.22%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          10155     68.50%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4637     31.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1270863                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3048724                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1229394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1523460                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1312464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1256046                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       210836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           55                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       132122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       521754                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.407353                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.814239                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        89420     17.14%     17.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        93050     17.83%     34.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       113390     21.73%     56.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        83944     16.09%     72.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        68901     13.21%     86.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        42266      8.10%     94.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        21001      4.03%     98.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         6812      1.31%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2970      0.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       521754                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.383199                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       149798                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        39350                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       368934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       219332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2731211                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   527042                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          170                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           17                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       361512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           361529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           17                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       361512                       # number of overall hits
system.cpu.dcache.overall_hits::total          361529                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data          357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            362                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data          357                       # number of overall misses
system.cpu.dcache.overall_misses::total           362                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     23511493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23511493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     23511493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23511493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           22                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       361869                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       361891                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           22                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       361869                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       361891                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.227273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.227273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65858.523810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64948.875691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65858.523810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64948.875691                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      7740695                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7740695                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      7740695                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7740695                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000334                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000334                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63972.685950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63972.685950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63972.685950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63972.685950                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data           13                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       185599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     21187831                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21187831                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           17                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       185913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.235294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67477.168790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66628.399371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      6563037                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6563037                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000532                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66293.303030                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66293.303030                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       175913                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         175917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      2323662                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2323662                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       175956                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54038.651163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52810.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1177658                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1177658                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53529.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53529.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            66.862799                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      237907034055                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     4.999894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    61.862905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.019531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.241652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.261183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2895254                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2895254                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       180860                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           180881                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       180860                       # number of overall hits
system.cpu.icache.overall_hits::total          180881                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            88                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5266515                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5266515                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5266515                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5266515                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       180943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       180969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       180943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       180969                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.192308                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000459                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000486                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.192308                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000459                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000486                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 63451.987952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59846.761364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 63451.987952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59846.761364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2750022                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2750022                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2750022                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2750022                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000216                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000216                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000216                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000216                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70513.384615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70513.384615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70513.384615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70513.384615                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       180860                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          180881                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5266515                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5266515                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       180943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       180969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.192308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000459                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000486                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 63451.987952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59846.761364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2750022                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2750022                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70513.384615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70513.384615                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            43.690918                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      237907034055                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     4.999861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    38.691056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.009765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.075568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.085334                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1447796                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1447796                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 237907043600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    170234711                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data           24                       # number of demand (read+write) hits
system.l2.demand_hits::total                       24                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data           24                       # number of overall hits
system.l2.overall_hits::total                      24                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           97                       # number of demand (read+write) misses
system.l2.demand_misses::total                    146                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 5                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           97                       # number of overall misses
system.l2.overall_misses::total                   146                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2712231                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      7460654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         10172885                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2712231                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      7460654                       # number of overall miss cycles
system.l2.overall_miss_latency::total        10172885                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  170                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 170                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.801653                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858824                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.801653                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858824                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 69544.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76913.958763                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69677.294521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 69544.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76913.958763                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69677.294521                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              161                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2453420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      6819420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      9272840                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1768990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2453420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      6819420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     11041830                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.801653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.800000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.801653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947059                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 62908.205128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70303.298969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68182.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70759.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 62908.205128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70303.298969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68582.795031                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           25                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             25                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1768990                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1768990                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70759.600000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70759.600000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  13                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1088510                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1088510                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.545455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90709.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83731.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1008877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1008877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.521739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84073.083333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84073.083333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2712231                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2712231                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 69544.384615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61641.613636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2453420                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2453420                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 62908.205128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62908.205128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              89                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      6372144                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6372144                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.858586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.864078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74966.400000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71597.123596                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           85                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           85                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      5810543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5810543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.858586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.825243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68359.329412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68359.329412                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      25                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  25                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     3                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   112.101483                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              237907034055                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.999861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.999894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.440598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    38.692651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    49.968479                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.006100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.013684                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003052                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.017822                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2891                       # Number of tag accesses
system.l2.tags.data_accesses                     2891                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000398390                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       322                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   322                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   20608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    121.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     168839529                       # Total gap between requests
system.mem_ctrls.avgGap                    1048692.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         3200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        12416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 18796472.332112565637                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 29322496.838095601648                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 72930312.648596748710                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher           50                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          194                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      1748496                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      1798234                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data      5873356                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34969.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     23054.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30275.03                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         3200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        12416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         21888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher           25                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data           97                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            171                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3759294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3759294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     18796472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     29322497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     72930313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        128567871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3759294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     29322497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33081791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3759294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3759294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     18796472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     29322497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     72930313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       128567871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  322                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 3996962                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               1208144                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat            9420086                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12412.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29254.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 275                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.40                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples           46                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   436.869565                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   343.982706                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.582306                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           13     28.26%     28.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            6     13.04%     41.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            5     10.87%     52.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           11     23.91%     76.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      8.70%     84.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      2.17%     86.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      2.17%     89.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            5     10.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total           46                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 20608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              121.049282                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    358210.944000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    171608.976000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1800239.616000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13536780.768000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 77158169.088000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 10676676.192000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  103701685.584000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   609.133082                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     23568584                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    141206127                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    136963.008000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    67603.536000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   330926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13536780.768000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 29523182.304000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 50535128.952000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  94130584.968000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.913417                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    113916462                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      5460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     50858249                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                158                       # Transaction distribution
system.membus.trans_dist::ReadExReq                13                       # Transaction distribution
system.membus.trans_dist::ReadExResp               13                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           158                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          342                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    342                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        21888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   21888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 171                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              228228                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1496925                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          144585                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        71856                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         2791                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       110238                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          109948                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.736933                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           30452                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       210894                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         2733                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       493105                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.241559                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.717095                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       135923     27.56%     27.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       185787     37.68%     65.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        32620      6.62%     71.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        20469      4.15%     76.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        23707      4.81%     80.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5         9200      1.87%     82.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6         4827      0.98%     83.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        21476      4.36%     88.02% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        59096     11.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       493105                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1003758                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1105324                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              486154                       # Number of memory references committed
system.switch_cpus.commit.loads                310194                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             116131                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             1037610                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         26084                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       580537     52.52%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        38633      3.50%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       310194     28.06%     84.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       175960     15.92%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1105324                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        59096                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           131086                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        153945                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            198289                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         35560                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           2871                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       107591                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            65                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1345553                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           253                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       183757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1232399                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              144585                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       140400                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                335004                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            5872                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           51                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines            180943                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1021                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       521754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.627156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.065190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           246180     47.18%     47.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            23851      4.57%     51.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            32541      6.24%     57.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            29401      5.64%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            57724     11.06%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            10344      1.98%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            26828      5.14%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             9071      1.74%     83.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            85814     16.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       521754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.274333                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.338332                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              154215                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           58721                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          173                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          43364                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        19275                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    170244711                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           2871                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           144052                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles           43489                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           17                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            220615                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        110707                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1329944                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             3                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25457                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          76242                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           5785                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands      1250787                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1913161                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1689937                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1051412                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           199312                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               4                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            152215                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1750214                       # The number of ROB reads
system.switch_cpus.rob.writes                 2661178                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000007                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1101573                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp               147                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              23                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           88                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          252                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   340                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        16128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  21760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              43                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    213    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                213                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 238077278311                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              51680                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             62985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            195415                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               240485182587                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 479352                       # Simulator instruction rate (inst/s)
host_mem_usage                               16967312                       # Number of bytes of host memory used
host_op_rate                                   489362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.95                       # Real time elapsed on the host
host_tick_rate                              104929833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11229747                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002408                       # Number of seconds simulated
sim_ticks                                  2407904276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           2091999                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2092914                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999994                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10128144                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.745482                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.745482                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    6369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3267                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1467045                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4768                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.382280                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4486508                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1104981                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           28666                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3388080                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1121846                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10364362                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3381527                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6463                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10304636                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        590952                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3453                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        590988                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          230                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2074                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           9955606                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10282534                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.745125                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7418169                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.379315                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10283780                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11400277                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8133642                       # number of integer regfile writes
system.switch_cpus.ipc                       1.341415                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.341415                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            3      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5768739     55.95%     55.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        51346      0.50%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     56.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            7      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3383959     32.82%     89.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1107040     10.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10311099                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               74956                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007269                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3589      4.79%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          53526     71.41%     76.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17841     23.80%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10386012                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     28145768                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10282501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10591160                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10359592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10311099                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            2                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       231437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          251                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       122850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7448443                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.384329                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.716905                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3470773     46.60%     46.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1376821     18.48%     65.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       715816      9.61%     74.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       784980     10.54%     85.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       581554      7.81%     93.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       349118      4.69%     97.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       119658      1.61%     99.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        39832      0.53%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         9891      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7448443                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.383147                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             40                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           80                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           33                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           98                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1252511                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       215391                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3388080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1121846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23849791                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  7454812                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               23                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              28                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       104615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           95                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       209408                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             95                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2613584                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2613584                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2613584                       # number of overall hits
system.cpu.dcache.overall_hits::total         2613584                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       181712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         181712                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       181712                       # number of overall misses
system.cpu.dcache.overall_misses::total        181712                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5547131586                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5547131586                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5547131586                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5547131586                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2795296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2795296                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2795296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2795296                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.065006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.065006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 30527.051521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30527.051521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 30527.051521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30527.051521                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          609                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                79                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.708861                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        82825                       # number of writebacks
system.cpu.dcache.writebacks::total             82825                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        76966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        76966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76966                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104746                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104746                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1655870159                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1655870159                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1655870159                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1655870159                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.037472                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037472                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.037472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037472                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15808.433344                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15808.433344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15808.433344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15808.433344                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104615                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1548773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1548773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       173179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        173179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5181153852                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5181153852                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1721952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1721952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.100571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.100571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29917.910670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29917.910670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        69489                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        69489                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       103690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       103690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1611033883                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1611033883                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.060217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.060217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15537.022693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15537.022693                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1064811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1064811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    365977734                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    365977734                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1073344                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1073344                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42889.691082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42889.691082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     44836276                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44836276                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42458.594697                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42458.594697                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           249.726784                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3079984                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.369263                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.848563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   248.878221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.972181                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22467113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22467113                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1813244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1813244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1813244                       # number of overall hits
system.cpu.icache.overall_hits::total         1813244                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.cpu.icache.overall_misses::total            61                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4401844                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4401844                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4401844                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4401844                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1813305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1813305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1813305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1813305                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72161.377049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72161.377049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72161.377049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72161.377049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3580455                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3580455                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3580455                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3580455                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76179.893617                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76179.893617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76179.893617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76179.893617                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1813244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1813244                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           61                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4401844                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4401844                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1813305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1813305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72161.377049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72161.377049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3580455                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3580455                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76179.893617                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76179.893617                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            75.214026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1994216                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                91                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21914.461538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            5                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    70.214026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.009766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.137137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.146902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.177734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14506487                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14506487                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2407904276                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        93434                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93434                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        93434                       # number of overall hits
system.l2.overall_hits::total                   93434                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        11312                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11359                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           47                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        11312                       # number of overall misses
system.l2.overall_misses::total                 11359                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3534266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    915723411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        919257677                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3534266                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    915723411                       # number of overall miss cycles
system.l2.overall_miss_latency::total       919257677                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       104746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       104746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.107995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.107995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75197.148936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80951.503801                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80927.694075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75197.148936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80951.503801                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80927.694075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  55                       # number of writebacks
system.l2.writebacks::total                        55                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  28                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 28                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        11284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11331                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        11485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        11284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22816                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3222989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    839862157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    843085146                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    781509920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3222989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    839862157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1624595066                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.107727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108127                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.107727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217724                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68574.234043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74429.471553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74405.184538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68046.140183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68574.234043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74429.471553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71204.201701                       # average overall mshr miss latency
system.l2.replacements                          14796                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        82825                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            82825                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        82825                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        82825                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        11485                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          11485                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    781509920                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    781509920                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68046.140183                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68046.140183                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   628                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 428                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     39506453                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39506453                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.405303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.405303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92304.796729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92304.796729                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     35556869                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35556869                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.378788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.378788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88892.172500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88892.172500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3534266                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3534266                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75197.148936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75197.148936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3222989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3222989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68574.234043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68574.234043                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        92806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        10884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    876216958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    876216958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       103690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        103690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.104967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80505.049430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80505.049430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        10884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    804305288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    804305288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.104967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73897.950018                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73897.950018                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   11823                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               11823                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   369                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6497.354899                       # Cycle average of tags in use
system.l2.tags.total_refs                      221060                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.616322                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.381556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.625993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.767047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  3274.735911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    28.377211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3190.467182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.399748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.389461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          4225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         3199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          642                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515747                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484253                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3373345                       # Number of tag accesses
system.l2.tags.data_accesses                  3373345                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     22954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        94.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     22553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002491339914                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 86                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         55                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45632                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      110                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       6.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45632                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  110                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    8211.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    313.873210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  11512.005959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            3     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.200000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.910780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.898718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     20.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2920448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1212.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2408603248                       # Total gap between requests
system.mem_ctrls.avgGap                     105312.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1469056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         6016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1443392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 610097342.590540766716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 2498438.189575273544                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 599439111.590331315994                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2418700.800546275452                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        22970                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           94                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        22568                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          110                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    739017470                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2699986                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    754901570                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  20304285606                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     32173.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     28723.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33450.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 184584414.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1470080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         6016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1444352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2920448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         7040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         7040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        11485                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        11284                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22816                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           55                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            55                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    610522609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      2498438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    599837799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1212858845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      2498438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2498438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2923704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2923704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2923704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    610522609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      2498438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    599837799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1215782550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45601                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  91                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               728606984                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             171094952                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1496619026                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15977.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32819.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               42515                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 82                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   944.801292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   877.245337                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.003604                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          161      5.20%      5.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           38      1.23%      6.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           40      1.29%      7.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            7      0.23%      7.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           41      1.32%      9.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           35      1.13%     10.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          141      4.56%     14.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2632     85.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2918464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               5824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1212.034892                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.418701                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    16098421.248000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7951215.888000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   150359719.104000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 199828668.480001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 555687198.527998                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 601827028.319999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1531752251.567999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   636.135027                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1339412941                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    987891335                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    16509310.272000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    8143625.952000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   151451776.224000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  462981.792000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 199828668.480001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 554703604.223999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 602654141.711999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1533754108.656000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   636.966396                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1341023723                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    986280553                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           55                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14646                       # Transaction distribution
system.membus.trans_dist::ReadExReq               400                       # Transaction distribution
system.membus.trans_dist::ReadExResp              400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        60333                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  60333                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2927488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2927488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22816                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22816    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22816                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            49622183                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          209728173                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1481667                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       700212                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         3254                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       867639                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          867489                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.982712                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          384020                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            2                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            2                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       229480                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         3219                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      7416669                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.366230                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.607269                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4940802     66.62%     66.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       929472     12.53%     79.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       168276      2.27%     81.42% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       177895      2.40%     83.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       248436      3.35%     87.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        42310      0.57%     87.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        18761      0.25%     87.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       110426      1.49%     89.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       780291     10.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      7416669                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10004729                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10132879                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4395344                       # Number of memory references committed
system.switch_cpus.commit.loads               3322002                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1449642                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9437013                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        379251                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5688838     56.14%     56.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        48689      0.48%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3322002     32.78%     89.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1073342     10.59%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10132879                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       780291                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1243115                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4369112                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1628851                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        203912                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           3453                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       865261                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            38                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       10398624                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           126                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1816348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10263106                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1481667                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1251509                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5628577                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            6982                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines           1813305                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1426                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7448443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.400233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.538077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5292362     71.05%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           334820      4.50%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           136578      1.83%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           166260      2.23%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           234926      3.15%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           273914      3.68%     86.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           467548      6.28%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           128045      1.72%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           413990      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7448443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.198753                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.376709                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1640188                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           66073                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          230                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          48503                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        19563                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2407904276                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           3453                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1312609                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          623737                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          142                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1762163                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       3746339                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10381871                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          25624                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        3608473                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          59688                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     10309393                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            13618933                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11509086                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               49                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      10087960                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           221416                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               9                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            2                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1117356                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16998282                       # The number of ROB reads
system.switch_cpus.rob.writes                20756579                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999994                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10128144                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            103736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        82880                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           36531                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            19997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            47                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       103690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           94                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       314106                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                314200                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24008960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               24014976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           34793                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           139586                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000681                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 139491     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     95      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             139586                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2407904276                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          174648684                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             75905                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         169163175                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
