
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : lcd1
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 22
FID:  path (prevtimestamp, timestamp)
0        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl (N/A, 2019-09-02 09:35:20)
1        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\osc00.vhd (N/A, 2019-08-29 09:30:16)
2        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\packagediv00.vhdl (N/A, 2019-09-02 09:37:23)
3        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (N/A, 2019-09-02 09:46:27)
4        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcdconfig00.vhdl (N/A, 2019-10-20 17:06:41)
5        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcdcontconfig00.vhdl (N/A, 2019-10-20 17:07:26)
6        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcdcontdata.vhdl (N/A, 2019-10-20 17:10:17)
7        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcddata00.vhdl (N/A, 2019-10-20 17:09:41)
8        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcdmux00.vhdl (N/A, 2019-10-20 17:10:46)
9        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\packagelcd00.vhdl (N/A, 2019-10-20 17:11:24)
10       C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35)
11       C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd (N/A, 2018-11-15 00:32:12)
12       C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd (N/A, 2019-04-01 08:08:08)
13       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\arith.vhd (N/A, 2019-04-01 08:07:44)
14       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\hyperents.vhd (N/A, 2019-04-01 08:07:44)
15       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\location.map (N/A, 2019-04-01 15:01:20)
16       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\numeric.vhd (N/A, 2019-04-01 08:07:44)
17       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2019-04-01 08:07:44)
18       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std.vhd (N/A, 2019-04-01 08:07:44)
19       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std1164.vhd (N/A, 2019-04-01 08:07:44)
20       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\umr_capim.vhd (N/A, 2019-04-01 08:07:44)
21       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\unsigned.vhd (N/A, 2019-04-01 08:07:44)

*******************************************************************
Modules that may have changed as a result of file changes: 9
MID:  lib.cell.view
0        work.div00.div0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl (N/A, 2019-09-02 09:35:20) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (N/A, 2019-09-02 09:46:27) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (may instantiate this module)
2        work.lcdconfig00.lcdconfig0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcdconfig00.vhdl (N/A, 2019-10-20 17:06:41) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (may instantiate this module)
4        work.lcdcontconfig00.lcdcontconfig0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcdcontconfig00.vhdl (N/A, 2019-10-20 17:07:26) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (may instantiate this module)
6        work.lcdcontdata00.lcdcontdata0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcdcontdata.vhdl (N/A, 2019-10-20 17:10:17) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (may instantiate this module)
8        work.lcddata00.lcddata0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcddata00.vhdl (N/A, 2019-10-20 17:09:41) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (may instantiate this module)
10       work.lcdmux00.lcdmux0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\lcdmux00.vhdl (N/A, 2019-10-20 17:10:46) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (may instantiate this module)
12       work.osc00.osc0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\osc00.vhd (N/A, 2019-08-29 09:30:16) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (N/A, 2019-09-02 09:46:27) <-- (may instantiate this module)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (may instantiate this module)
14       work.topdiv00.topdiv0 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl (N/A, 2019-09-02 09:46:27) <-- (architecture and entity definition)
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (may instantiate this module)
16       work.toplcd01.toplcd1 may have changed because the following files changed:
                        C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd01\toplcd01.vhdl (N/A, 2019-10-20 17:12:35) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
