// Seed: 2906916192
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    input tri0 id_6,
    output wor id_7,
    output wor id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri id_11,
    output supply1 id_12,
    input tri id_13,
    output supply0 id_14,
    input uwire id_15,
    input supply0 id_16,
    input wor id_17,
    input supply0 module_0,
    input tri1 id_19,
    output supply0 id_20,
    input tri0 id_21,
    input wand id_22,
    input wire id_23,
    input wire id_24
    , id_26
);
  wire id_27;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input tri1 id_8,
    input tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12,
    output wire id_13
);
  wire id_15;
  id_16(
      id_9, 1
  );
  assign id_3 = 1;
  module_0(
      id_6,
      id_10,
      id_10,
      id_10,
      id_1,
      id_3,
      id_11,
      id_0,
      id_0,
      id_3,
      id_12,
      id_0,
      id_13,
      id_11,
      id_3,
      id_11,
      id_12,
      id_6,
      id_8,
      id_7,
      id_3,
      id_7,
      id_8,
      id_7,
      id_7
  );
endmodule
