

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Dec 29 20:34:53 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 21/07/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F45K50 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           	psect	smallconst
    50   000800                     __psmallconst:
    51                           	callstack 0
    52   000800  00                 	db	0
    53   000801                     _bit6:
    54                           	callstack 0
    55   000801  0001               	dw	1
    56   000803  0011               	dw	17
    57   000805  0012               	dw	18
    58   000807  0004               	dw	4
    59   000809  0018               	dw	24
    60   00080B  0000               	dw	0
    61   00080D  0000               	dw	0
    62   00080F  0000               	dw	0
    63   000811                     __end_of_bit6:
    64                           	callstack 0
    65   000811                     _bit5:
    66                           	callstack 0
    67   000811  0000               	dw	0
    68   000813  0004               	dw	4
    69   000815  001F               	dw	31
    70   000817  0000               	dw	0
    71   000819  001F               	dw	31
    72   00081B  0000               	dw	0
    73   00081D  0000               	dw	0
    74   00081F  0000               	dw	0
    75   000821                     __end_of_bit5:
    76                           	callstack 0
    77   000821                     _bit4:
    78                           	callstack 0
    79   000821  0010               	dw	16
    80   000823  0011               	dw	17
    81   000825  0009               	dw	9
    82   000827  0004               	dw	4
    83   000829  0003               	dw	3
    84   00082B  0000               	dw	0
    85   00082D  0000               	dw	0
    86   00082F  0000               	dw	0
    87   000831                     __end_of_bit4:
    88                           	callstack 0
    89   000831                     _bit3:
    90                           	callstack 0
    91   000831  000C               	dw	12
    92   000833  0012               	dw	18
    93   000835  0002               	dw	2
    94   000837  0002               	dw	2
    95   000839  0002               	dw	2
    96   00083B  001F               	dw	31
    97   00083D  001D               	dw	29
    98   00083F  0019               	dw	25
    99   000841                     __end_of_bit3:
   100                           	callstack 0
   101   000841                     _bit2:
   102                           	callstack 0
   103   000841  0000               	dw	0
   104   000843  0000               	dw	0
   105   000845  0011               	dw	17
   106   000847  000E               	dw	14
   107   000849  0000               	dw	0
   108   00084B  001F               	dw	31
   109   00084D  0019               	dw	25
   110   00084F  0012               	dw	18
   111   000851                     __end_of_bit2:
   112                           	callstack 0
   113   000851                     _bit1:
   114                           	callstack 0
   115   000851  0006               	dw	6
   116   000853  0009               	dw	9
   117   000855  0008               	dw	8
   118   000857  0008               	dw	8
   119   000859  0008               	dw	8
   120   00085B  001F               	dw	31
   121   00085D  0017               	dw	23
   122   00085F  0013               	dw	19
   123   000861                     __end_of_bit1:
   124                           	callstack 0
   125   000000                     _SSPCON2bits	set	4037
   126   000000                     _LATDbits	set	3980
   127   000000                     _LATD0	set	31840
   128   000000                     _LATD2	set	31842
   129   000000                     _LATD	set	3980
   130   000000                     _TRISBbits	set	3987
   131   000000                     _PIR1bits	set	3998
   132   000000                     _SSPCON2	set	4037
   133   000000                     _SSPCON1bits	set	4038
   134   000000                     _SSPSTATbits	set	4039
   135   000000                     _SSPBUF	set	4041
   136   000000                     _SSPADD	set	4040
   137   000861  00                 	db	0	; dummy byte at the end
   138   000000                     
   139                           ; #config settings
   140                           
   141                           	psect	cinit
   142   000862                     __pcinit:
   143                           	callstack 0
   144   000862                     start_initialization:
   145                           	callstack 0
   146   000862                     __initialization:
   147                           	callstack 0
   148                           
   149                           ; Clear objects allocated to COMRAM (1 bytes)
   150   000862  6A01               	clrf	__pbssCOMRAM& (0+255),c
   151   000864                     end_of_initialization:
   152                           	callstack 0
   153   000864                     __end_of__initialization:
   154                           	callstack 0
   155   000864  0E00               	movlw	low (__Lmediumconst shr (0+16))
   156   000866  6EF8               	movwf	tblptru,c
   157   000868  0100               	movlb	0
   158   00086A  EF37  F004         	goto	_main	;jump to C main() function
   159                           
   160                           	psect	bssCOMRAM
   161   000001                     __pbssCOMRAM:
   162                           	callstack 0
   163   000001                     _dispctrl:
   164                           	callstack 0
   165   000001                     	ds	1
   166                           
   167                           	psect	cstackCOMRAM
   168   000000                     __pcstackCOMRAM:
   169                           	callstack 0
   170   000000                     
   171                           ; 1 bytes @ 0x0
   172 ;;
   173 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   174 ;;
   175 ;; *************** function _main *****************
   176 ;; Defined at:
   177 ;;		line 4 in file "principal.c"
   178 ;; Parameters:    Size  Location     Type
   179 ;;		None
   180 ;; Auto vars:     Size  Location     Type
   181 ;;		None
   182 ;; Return value:  Size  Location     Type
   183 ;;                  1    wreg      void 
   184 ;; Registers used:
   185 ;;		None
   186 ;; Tracked objects:
   187 ;;		On entry : 0/0
   188 ;;		On exit  : 0/0
   189 ;;		Unchanged: 0/0
   190 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK5   BANK6   BANK7   BANK3   BANK4
   191 ;;      Params:         0       0       0       0       0       0       0       0       0
   192 ;;      Locals:         0       0       0       0       0       0       0       0       0
   193 ;;      Temps:          0       0       0       0       0       0       0       0       0
   194 ;;      Totals:         0       0       0       0       0       0       0       0       0
   195 ;;Total ram usage:        0 bytes
   196 ;; This function calls:
   197 ;;		Nothing
   198 ;; This function is called by:
   199 ;;		Startup code after reset
   200 ;; This function uses a non-reentrant model
   201 ;;
   202                           
   203                           	psect	text0
   204   00086E                     __ptext0:
   205                           	callstack 0
   206   00086E                     _main:
   207                           	callstack 31
   208   00086E  EF01  F000         	goto	start
   209   000872                     __end_of_main:
   210                           	callstack 0
   211                           
   212                           	psect	rparam
   213   000000                     
   214                           	psect	config
   215                           
   216                           ;Config register CONFIG1L @ 0x300000
   217                           ;	PLL Selection
   218                           ;	PLLSEL = PLL4X, 4x clock multiplier
   219                           ;	PLL Enable Configuration bit
   220                           ;	CFGPLLEN = OFF, PLL Disabled (firmware controlled)
   221                           ;	CPU System Clock Postscaler
   222                           ;	CPUDIV = NOCLKDIV, CPU uses system clock (no divide)
   223                           ;	Low Speed USB mode with 48 MHz system clock
   224                           ;	LS48MHZ = SYS24X4, System clock at 24 MHz, USB clock divider is set to 4
   225   300000                     	org	3145728
   226   300000  00                 	db	0
   227                           
   228                           ;Config register CONFIG1H @ 0x300001
   229                           ;	Oscillator Selection
   230                           ;	FOSC = INTOSCCLKO, Internal oscillator, clock output on OSC2
   231                           ;	Primary Oscillator Shutdown
   232                           ;	PCLKEN = OFF, Primary oscillator shutdown firmware controlled
   233                           ;	Fail-Safe Clock Monitor
   234                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   235                           ;	Internal/External Oscillator Switchover
   236                           ;	IESO = OFF, Oscillator Switchover mode disabled
   237   300001                     	org	3145729
   238   300001  09                 	db	9
   239                           
   240                           ;Config register CONFIG2L @ 0x300002
   241                           ;	Power-up Timer Enable
   242                           ;	nPWRTEN = ON, Power up timer enabled
   243                           ;	Brown-out Reset Enable
   244                           ;	BOREN = OFF, BOR disabled in hardware (SBOREN is ignored)
   245                           ;	Brown-out Reset Voltage
   246                           ;	BORV = 190, BOR set to 1.9V nominal
   247                           ;	Low-Power Brown-out Reset
   248                           ;	nLPBOR = OFF, Low-Power Brown-out Reset disabled
   249   300002                     	org	3145730
   250   300002  58                 	db	88
   251                           
   252                           ;Config register CONFIG2H @ 0x300003
   253                           ;	Watchdog Timer Enable bits
   254                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   255                           ;	Watchdog Timer Postscaler
   256                           ;	WDTPS = 32768, 1:32768
   257   300003                     	org	3145731
   258   300003  3C                 	db	60
   259                           
   260                           ; Padding undefined space
   261   300004                     	org	3145732
   262   300004  FF                 	db	255
   263                           
   264                           ;Config register CONFIG3H @ 0x300005
   265                           ;	CCP2 MUX bit
   266                           ;	CCP2MX = RC1, CCP2 input/output is multiplexed with RC1
   267                           ;	PORTB A/D Enable bit
   268                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   269                           ;	Timer3 Clock Input MUX bit
   270                           ;	T3CMX = RC0, T3CKI function is on RC0
   271                           ;	SDO Output MUX bit
   272                           ;	SDOMX = RB3, SDO function is on RB3
   273                           ;	Master Clear Reset Pin Enable
   274                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   275   300005                     	org	3145733
   276   300005  D1                 	db	209
   277                           
   278                           ;Config register CONFIG4L @ 0x300006
   279                           ;	Stack Full/Underflow Reset
   280                           ;	STVREN = ON, Stack full/underflow will cause Reset
   281                           ;	Single-Supply ICSP Enable bit
   282                           ;	LVP = OFF, Single-Supply ICSP disabled
   283                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   284                           ;	ICPRT = OFF, ICPORT disabled
   285                           ;	Extended Instruction Set Enable bit
   286                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled
   287                           ;	Background Debugger Enable bit
   288                           ;	DEBUG = 0x1, unprogrammed default
   289   300006                     	org	3145734
   290   300006  81                 	db	129
   291                           
   292                           ; Padding undefined space
   293   300007                     	org	3145735
   294   300007  FF                 	db	255
   295                           
   296                           ;Config register CONFIG5L @ 0x300008
   297                           ;	Block 0 Code Protect
   298                           ;	CP0 = OFF, Block 0 is not code-protected
   299                           ;	Block 1 Code Protect
   300                           ;	CP1 = OFF, Block 1 is not code-protected
   301                           ;	Block 2 Code Protect
   302                           ;	CP2 = OFF, Block 2 is not code-protected
   303                           ;	Block 3 Code Protect
   304                           ;	CP3 = OFF, Block 3 is not code-protected
   305   300008                     	org	3145736
   306   300008  0F                 	db	15
   307                           
   308                           ;Config register CONFIG5H @ 0x300009
   309                           ;	Boot Block Code Protect
   310                           ;	CPB = OFF, Boot block is not code-protected
   311                           ;	Data EEPROM Code Protect
   312                           ;	CPD = OFF, Data EEPROM is not code-protected
   313   300009                     	org	3145737
   314   300009  C0                 	db	192
   315                           
   316                           ;Config register CONFIG6L @ 0x30000A
   317                           ;	Block 0 Write Protect
   318                           ;	WRT0 = OFF, Block 0 (0800-1FFFh) is not write-protected
   319                           ;	Block 1 Write Protect
   320                           ;	WRT1 = OFF, Block 1 (2000-3FFFh) is not write-protected
   321                           ;	Block 2 Write Protect
   322                           ;	WRT2 = OFF, Block 2 (04000-5FFFh) is not write-protected
   323                           ;	Block 3 Write Protect
   324                           ;	WRT3 = OFF, Block 3 (06000-7FFFh) is not write-protected
   325   30000A                     	org	3145738
   326   30000A  0F                 	db	15
   327                           
   328                           ;Config register CONFIG6H @ 0x30000B
   329                           ;	Configuration Registers Write Protect
   330                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   331                           ;	Boot Block Write Protect
   332                           ;	WRTB = OFF, Boot block (0000-7FFh) is not write-protected
   333                           ;	Data EEPROM Write Protect
   334                           ;	WRTD = OFF, Data EEPROM is not write-protected
   335   30000B                     	org	3145739
   336   30000B  E0                 	db	224
   337                           
   338                           ;Config register CONFIG7L @ 0x30000C
   339                           ;	Block 0 Table Read Protect
   340                           ;	EBTR0 = OFF, Block 0 is not protected from table reads executed in other blocks
   341                           ;	Block 1 Table Read Protect
   342                           ;	EBTR1 = OFF, Block 1 is not protected from table reads executed in other blocks
   343                           ;	Block 2 Table Read Protect
   344                           ;	EBTR2 = OFF, Block 2 is not protected from table reads executed in other blocks
   345                           ;	Block 3 Table Read Protect
   346                           ;	EBTR3 = OFF, Block 3 is not protected from table reads executed in other blocks
   347   30000C                     	org	3145740
   348   30000C  0F                 	db	15
   349                           
   350                           ;Config register CONFIG7H @ 0x30000D
   351                           ;	Boot Block Table Read Protect
   352                           ;	EBTRB = OFF, Boot block is not protected from table reads executed in other blocks
   353   30000D                     	org	3145741
   354   30000D  40                 	db	64
   355                           tosu	equ	0xFFF
   356                           tosh	equ	0xFFE
   357                           tosl	equ	0xFFD
   358                           stkptr	equ	0xFFC
   359                           pclatu	equ	0xFFB
   360                           pclath	equ	0xFFA
   361                           pcl	equ	0xFF9
   362                           tblptru	equ	0xFF8
   363                           tblptrh	equ	0xFF7
   364                           tblptrl	equ	0xFF6
   365                           tablat	equ	0xFF5
   366                           prodh	equ	0xFF4
   367                           prodl	equ	0xFF3
   368                           indf0	equ	0xFEF
   369                           postinc0	equ	0xFEE
   370                           postdec0	equ	0xFED
   371                           preinc0	equ	0xFEC
   372                           plusw0	equ	0xFEB
   373                           fsr0h	equ	0xFEA
   374                           fsr0l	equ	0xFE9
   375                           wreg	equ	0xFE8
   376                           indf1	equ	0xFE7
   377                           postinc1	equ	0xFE6
   378                           postdec1	equ	0xFE5
   379                           preinc1	equ	0xFE4
   380                           plusw1	equ	0xFE3
   381                           fsr1h	equ	0xFE2
   382                           fsr1l	equ	0xFE1
   383                           bsr	equ	0xFE0
   384                           indf2	equ	0xFDF
   385                           postinc2	equ	0xFDE
   386                           postdec2	equ	0xFDD
   387                           preinc2	equ	0xFDC
   388                           plusw2	equ	0xFDB
   389                           fsr2h	equ	0xFDA
   390                           fsr2l	equ	0xFD9
   391                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    96
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      26        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      12        0.0%
BITBANK6           100      0       0      18        0.0%
BANK6              100      0       0      11        0.0%
BITBANK5           100      0       0      17        0.0%
BANK5              100      0       0      10        0.0%
BITBANK4           100      0       0      15        0.0%
BANK4              100      0       0      16        0.0%
BITBANK3           100      0       0      13        0.0%
BANK3              100      0       0      14        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      0       1       1        1.1%
BITBIGSFRl          39      0       0      24        0.0%
BITBIGSFRhhh        33      0       0      20        0.0%
BITBIGSFRhhlh       26      0       0      21        0.0%
BITBIGSFRhhll        A      0       0      22        0.0%
BITBIGSFRhl          6      0       0      23        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       1      25        0.0%
DATA                 0      0       1       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Dec 29 20:34:53 2023

            _SSPSTATbits 0FC7                       l17 086E                     _LATD 0F8C  
                   _bit1 0851                     _bit2 0841                     _bit3 0831  
                   _bit4 0821                     _bit5 0811                     _bit6 0801  
                   _main 086E                     start 0002             ___param_bank 0000  
                  ?_main 0000                    _LATD0 7C60                    _LATD2 7C62  
        __initialization 0862             __end_of_bit1 0861             __end_of_bit2 0851  
           __end_of_bit3 0841             __end_of_bit4 0831             __end_of_bit5 0821  
           __end_of_bit6 0811             __end_of_main 0872                   ??_main 0000  
          __activetblptr 0002                   _SSPADD 0FC8                   _SSPBUF 0FC9  
                 isa$std 0001             __mediumconst 0000                   tblptru 0FF8  
             __accesstop 0060  __end_of__initialization 0864            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  _SSPCON2 0FC5                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 0862  
                __ramtop 0800                  __ptext0 086E     end_of_initialization 0864  
          __Lmediumconst 0000                _TRISBbits 0F93      start_initialization 0862  
            __pbssCOMRAM 0001              __smallconst 0800                 _LATDbits 0F8C  
               _PIR1bits 0F9E                 __Hrparam 0000                 __Lrparam 0000  
               _dispctrl 0001                 isa$xinst 0000              _SSPCON1bits 0FC6  
            _SSPCON2bits 0FC5  
