$date
	Sun Oct 23 08:24:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#686044
b1000 !
1"
#686046
b1000 &
b1000 %
1$
#686047
0"
#686050
b100 &
b100 %
#686054
b10 &
b10 %
#686058
b1 &
b1 %
1#
#686062
b0 &
0#
b0 %
0$
#1680489
b101 !
1"
#1680490
b101 &
b101 %
1$
#1680491
0"
#1680494
b10000 &
b10000 %
#1680498
b1000 &
b1000 %
#1680502
b100 &
b100 %
#1680506
b10 &
b10 %
#1680510
b1 &
1#
b1 %
#1680514
b0 &
b0 %
0#
0$
#2681050
b1110 &
b1110 %
1$
b1110 !
1"
#2681051
0"
#2681054
b111 &
b111 %
#2681058
b10110 &
b10110 %
#2681062
b1011 &
b1011 %
#2681066
b100010 &
b100010 %
#2681070
b10001 &
b10001 %
#2681074
b110100 &
b110100 %
#2681078
b11010 &
b11010 %
#2681082
b1101 &
b1101 %
#2681086
b101000 &
b101000 %
#2681090
b10100 &
b10100 %
#2681094
b1010 &
b1010 %
#2681098
b101 &
b101 %
#2681102
b10000 &
b10000 %
#2681106
b1000 &
b1000 %
#2681110
b100 &
b100 %
#2681114
b10 &
b10 %
#2681118
b1 &
1#
b1 %
#2681122
b0 &
b0 %
0#
0$
#4500012
