//==================================================================================
// Verilog module generated by Clarity Designer    03/17/2019    11:26:36       
// Filename: csi2_4to1_1_arbiter_fsm.v                                                         
// Filename: 4:1 CSI-2 to CSI-2 1.1                                    
// Copyright(c) 2016 Lattice Semiconductor Corporation. All rights reserved.        
//==================================================================================

module csi2_4to1_1_arbiter_fsm 
(
 input 		   clk_i,
 input 		   rst_n_i,

// from cmos2dphy
 input 		   c2d_rdy,

// from header buffers
 
 input 		   hdr0_req,
 input [15:0] 	   hdr0_wdcnt,
 input [5:0] 	   hdr0_dtype,
 input [1:0] 	   hdr0_chID,
 input 		   hdr0_SPtype,

 input             hdr0_rd_lbfr_en,
 input 		   hdr0_xfrdone,

 input 		   hdr1_req,
 input [15:0] 	   hdr1_wdcnt,
 input [5:0] 	   hdr1_dtype,
 input [1:0] 	   hdr1_chID,
 input 		   hdr1_SPtype,

 input             hdr1_rd_lbfr_en,
 input 		   hdr1_xfrdone,

// output to cmos2dphy ( tx clk domain)
 output  	   arb_sp_req,
 output [15:0]     arb_wdcnt,
 output [5:0]      arb_dtype,
 output [1:0]      arb_chID,
 output  	   arb_SPtype, // short packet = 1, long packet = 0

 output            arb_lp_start,

// output to header buffers
 output  	   arb_gnt0,
 output  	   arb_gnt1,
 output  	   arb_rdy, //idle

 output  	   arb_c2dreq_o
 
);



arbiter_fsm arbiter_fsm(
.clk_i             (clk_i),
.rst_n_i           (rst_n_i),
.c2d_rdy           (c2d_rdy),
.hdr0_req          (hdr0_req),
.hdr0_wdcnt        (hdr0_wdcnt),
.hdr0_dtype        (hdr0_dtype),
.hdr0_chID         (hdr0_chID),
.hdr0_SPtype       (hdr0_SPtype),
.hdr0_rd_lbfr_en   (hdr0_rd_lbfr_en),
.hdr0_xfrdone      (hdr0_xfrdone),
.hdr1_req          (hdr1_req),
.hdr1_wdcnt        (hdr1_wdcnt),
.hdr1_dtype        (hdr1_dtype),
.hdr1_chID         (hdr1_chID),
.hdr1_SPtype       (hdr1_SPtype),
.hdr1_rd_lbfr_en   (hdr1_rd_lbfr_en),
.hdr1_xfrdone      (hdr1_xfrdone),

.arb_lp_start      (arb_lp_start),
.arb_sp_req        (arb_sp_req),
.arb_wdcnt         (arb_wdcnt),
.arb_dtype         (arb_dtype),
.arb_chID          (arb_chID),
.arb_SPtype        (arb_SPtype),
.arb_gnt0          (arb_gnt0),
.arb_gnt1          (arb_gnt1),
.arb_rdy           (arb_rdy),
.arb_c2dreq_o      (arb_c2dreq_o)

);

endmodule
