#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 17 00:08:21 2026
# Process ID: 3995047
# Current directory: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1
# Command line: vivado -log minitpu_tpu_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source minitpu_tpu_0_0.tcl
# Log file: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1/minitpu_tpu_0_0.vds
# Journal file: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1/vivado.jou
# Running On: brg-zhang-xcel.ece.cornell.edu, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 21, Host memory: 235732 MB
#-----------------------------------------------------------
source minitpu_tpu_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.668 ; gain = 37.836 ; free physical = 69892 ; free virtual = 163192
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: minitpu_tpu_0_0
Command: synth_design -top minitpu_tpu_0_0 -part xczu3eg-sbva484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3995610
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.312 ; gain = 290.691 ; free physical = 63882 ; free virtual = 157197
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dma_dram_din', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:167]
INFO: [Synth 8-11241] undeclared symbol 'dma_iram_din', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:168]
INFO: [Synth 8-11241] undeclared symbol 'write_pointer', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:169]
INFO: [Synth 8-11241] undeclared symbol 'write_bram_done', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:170]
INFO: [Synth 8-11241] undeclared symbol 'data_write_en', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:171]
INFO: [Synth 8-11241] undeclared symbol 'instr_write_en', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:171]
INFO: [Synth 8-11241] undeclared symbol 'dma_dout', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:188]
INFO: [Synth 8-11241] undeclared symbol 'start_stream', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:190]
INFO: [Synth 8-11241] undeclared symbol 'read_bram_done', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:191]
INFO: [Synth 8-11241] undeclared symbol 'read_pointer', assumed default net type 'wire' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:192]
WARNING: [Synth 8-8895] 'dma_dram_din' is already implicitly declared on line 167 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:199]
WARNING: [Synth 8-8895] 'dma_dout' is already implicitly declared on line 188 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:199]
WARNING: [Synth 8-8895] 'dma_iram_din' is already implicitly declared on line 168 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:200]
WARNING: [Synth 8-8895] 'data_write_en' is already implicitly declared on line 171 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:202]
WARNING: [Synth 8-8895] 'instr_write_en' is already implicitly declared on line 171 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:202]
WARNING: [Synth 8-8895] 'start_stream' is already implicitly declared on line 190 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:202]
WARNING: [Synth 8-8895] 'write_bram_done' is already implicitly declared on line 170 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:203]
WARNING: [Synth 8-8895] 'read_bram_done' is already implicitly declared on line 191 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:203]
WARNING: [Synth 8-8895] 'write_pointer' is already implicitly declared on line 169 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:204]
WARNING: [Synth 8-8895] 'read_pointer' is already implicitly declared on line 192 [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:205]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'tpu_master_axi_stream' with formal parameter declaration list [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_master_axi_stream.v:66]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'tpu_master_axi_stream' with formal parameter declaration list [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_master_axi_stream.v:68]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'tpu_master_axi_stream' with formal parameter declaration list [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_master_axi_stream.v:71]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'tpu_slave_axi_stream' with formal parameter declaration list [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_slave_axi_stream.v:61]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'tpu_slave_axi_stream' with formal parameter declaration list [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_slave_axi_stream.v:63]
INFO: [Synth 8-6157] synthesizing module 'minitpu_tpu_0_0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/synth/minitpu_tpu_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'tpu' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tpu_slave_axi_lite' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_slave_axi_lite.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_slave_axi_lite.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_slave_axi_lite.v:386]
INFO: [Synth 8-6155] done synthesizing module 'tpu_slave_axi_lite' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_slave_axi_lite.v:4]
INFO: [Synth 8-6157] synthesizing module 'tpu_slave_axi_stream' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_slave_axi_stream.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tpu_slave_axi_stream' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_slave_axi_stream.v:4]
INFO: [Synth 8-6157] synthesizing module 'tpu_master_axi_stream' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_master_axi_stream.v:4]
INFO: [Synth 8-6157] synthesizing module 'fifo4' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/fifo4.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo4' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/fifo4.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_master_axi_stream.v:182]
INFO: [Synth 8-6155] done synthesizing module 'tpu_master_axi_stream' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu_master_axi_stream.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:256]
INFO: [Synth 8-6157] synthesizing module 'scratchpad' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/scratchpad.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mem_wrapper' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/mem_wrapper.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'mem_wrapper' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/mem_wrapper.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'scratchpad' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/scratchpad.sv:11]
INFO: [Synth 8-6157] synthesizing module 'compute_core' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/compute_core.sv:8]
INFO: [Synth 8-6157] synthesizing module 'dummy_unit' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/dummy_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'vadd' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vadd.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'vadd' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vadd.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/dummy_unit.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'dummy_unit' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/dummy_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mxu' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/mxu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'systolic' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/systolic.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pe' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/pe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fp32_mul' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/fp32_mul.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fp32_mul' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/fp32_mul.sv:1]
INFO: [Synth 8-6157] synthesizing module 'fp32_add' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/fp32_add.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fp32_add' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/fp32_add.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pe' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/pe.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'systolic' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/systolic.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mxu' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/mxu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vpu_simd' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu_simd.sv:17]
INFO: [Synth 8-6157] synthesizing module 'vpu_op' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu_op.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vpu_op' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu_op.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vpu' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vpu_op__parameterized0' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu_op.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vpu_op__parameterized0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu_op.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vpu' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vec_regfile' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vec_regfile.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vec_regfile' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vec_regfile.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vpu_simd' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu_simd.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'compute_core' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/compute_core.sv:8]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/pc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/pc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/decoder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/decoder.sv:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/src/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:76]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     8.476303 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_7' declared at '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/src/blk_mem_gen_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_7' [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/src/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/src/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:76]
INFO: [Synth 8-6155] done synthesizing module 'tpu' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'minitpu_tpu_0_0' (0#1) [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/synth/minitpu_tpu_0_0.sv:53]
WARNING: [Synth 8-6014] Unused sequential element all_done_reg was removed.  [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/mxu.sv:379]
WARNING: [Synth 8-6014] Unused sequential element saved_vreg_a_reg was removed.  [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu_simd.sv:204]
WARNING: [Synth 8-6014] Unused sequential element saved_vreg_b_reg was removed.  [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/vpu_simd.sv:205]
WARNING: [Synth 8-6014] Unused sequential element start_compute_reg was removed.  [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:238]
WARNING: [Synth 8-7137] Register start_vadd_reg in module tpu has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ipshared/98bc/src/tpu.sv:252]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA[0] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEA[7] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEA[6] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEA[5] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEA[4] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEA[3] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEA[2] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEA[1] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTB[0] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[7] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[6] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[5] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[4] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[3] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[2] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[1] in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_generic_cstr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTB in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_input_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AClk in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[1] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[0] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[1] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[0] in module blk_mem_gen_v8_4_7_synth is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.758 ; gain = 560.137 ; free physical = 62945 ; free virtual = 156269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.758 ; gain = 560.137 ; free physical = 62958 ; free virtual = 156282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.758 ; gain = 560.137 ; free physical = 62958 ; free virtual = 156282
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3009.758 ; gain = 0.000 ; free physical = 62959 ; free virtual = 156283
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.602 ; gain = 0.000 ; free physical = 62926 ; free virtual = 156253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3112.637 ; gain = 0.000 ; free physical = 62903 ; free virtual = 156228
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3112.637 ; gain = 663.016 ; free physical = 62661 ; free virtual = 155988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3112.637 ; gain = 663.016 ; free physical = 62661 ; free virtual = 155988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/I_bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3112.637 ; gain = 663.016 ; free physical = 62661 ; free virtual = 155988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'tpu_slave_axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'tpu_slave_axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'tpu_master_axi_stream'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dummy_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vpu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vpu_simd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'tpu_slave_axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'tpu_slave_axi_lite'
INFO: [Synth 8-6904] The RAM "fifo4:/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'tpu_master_axi_stream'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "mem_wrapper:/mem_reg"
INFO: [Synth 8-3971] The signal "mem_wrapper:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                            00000
                  READ_A |                              001 |                            00001
                  READ_B |                              010 |                            00010
                  WAIT_1 |                              011 |                            00011
                  WAIT_2 |                              100 |                            00100
                  WAIT_3 |                              101 |                            00101
               WRITE_OUT |                              110 |                            00110
                    DONE |                              111 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dummy_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                            00000
                  READ_A |                              001 |                            00001
                  READ_B |                              010 |                            00010
                  WAIT_1 |                              011 |                            00011
                  WAIT_2 |                              100 |                            00100
                  WAIT_3 |                              101 |                            00101
               WRITE_OUT |                              110 |                            00110
                    DONE |                              111 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                     000000000001 |                             0000
               VLOAD_REQ |                     000000000010 |                             0001
                VLOAD_W1 |                     000000000100 |                             0010
                VLOAD_W2 |                     000000001000 |                             0011
                VLOAD_W3 |                     000000010000 |                             0100
           VLOAD_CAPTURE |                     000000100000 |                             0101
                VLOAD_WB |                     000001000000 |                             0110
             VSTORE_WAIT |                     000010000000 |                             0111
              VSTORE_REQ |                     000100000000 |                             1000
           VCOMPUTE_READ |                     001000000000 |                             1001
           VCOMPUTE_EXEC |                     010000000000 |                             1010
                 DONE_ST |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'vpu_simd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                             0000
              EXEC_WRITE |                        000000010 |                             0001
               EXEC_READ |                        000000100 |                             0010
            EXEC_COMPUTE |                        000001000 |                             0011
               WAIT_DONE |                        000010000 |                             1000
            WAIT_COMPUTE |                        000100000 |                             0100
                 FETCH_1 |                        001000000 |                             0101
                 FETCH_2 |                        010000000 |                             0110
                 FETCH_3 |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'tpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3112.637 ; gain = 663.016 ; free physical = 62598 ; free virtual = 155927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 31    
	   3 Input   25 Bit       Adders := 25    
	   2 Input   24 Bit       Adders := 25    
	   2 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 675   
	   5 Input   10 Bit       Adders := 75    
	   6 Input   10 Bit       Adders := 25    
	   3 Input    9 Bit       Adders := 50    
	   2 Input    8 Bit       Adders := 27    
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 254   
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 10    
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 82    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 8     
	              256 Bit	(8 X 32 bit)          RAMs := 1     
+---Muxes : 
	  11 Input  256 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 2     
	   4 Input  256 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1403  
	  11 Input   32 Bit        Muxes := 8     
	  12 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 13    
	   2 Input   30 Bit        Muxes := 9     
	   2 Input   25 Bit        Muxes := 675   
	   2 Input   24 Bit        Muxes := 275   
	  11 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   8 Input   13 Bit        Muxes := 2     
	  12 Input   13 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 150   
	   9 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 28    
	   4 Input    8 Bit        Muxes := 1     
	  11 Input    6 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	  11 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 784   
	  11 Input    1 Bit        Muxes := 48    
	   5 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 9     
	  12 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 19    
	   9 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mult/z_e2, operation Mode is: A*B.
DSP Report: operator mult/z_e2 is absorbed into DSP mult/z_e2.
DSP Report: operator mult/z_e2 is absorbed into DSP mult/z_e2.
DSP Report: Generating DSP mult/z_e2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult/z_e2 is absorbed into DSP mult/z_e2.
DSP Report: operator mult/z_e2 is absorbed into DSP mult/z_e2.
DSP Report: Generating DSP fp32_multiplier/z_e2, operation Mode is: A*B.
DSP Report: operator fp32_multiplier/z_e2 is absorbed into DSP fp32_multiplier/z_e2.
DSP Report: operator fp32_multiplier/z_e2 is absorbed into DSP fp32_multiplier/z_e2.
DSP Report: Generating DSP fp32_multiplier/z_e2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fp32_multiplier/z_e2 is absorbed into DSP fp32_multiplier/z_e2.
DSP Report: operator fp32_multiplier/z_e2 is absorbed into DSP fp32_multiplier/z_e2.
DSP Report: Generating DSP op_1/fp32_multiplier/z_e2, operation Mode is: A*B.
DSP Report: operator op_1/fp32_multiplier/z_e2 is absorbed into DSP op_1/fp32_multiplier/z_e2.
DSP Report: operator op_1/fp32_multiplier/z_e2 is absorbed into DSP op_1/fp32_multiplier/z_e2.
DSP Report: Generating DSP op_1/fp32_multiplier/z_e2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator op_1/fp32_multiplier/z_e2 is absorbed into DSP op_1/fp32_multiplier/z_e2.
DSP Report: operator op_1/fp32_multiplier/z_e2 is absorbed into DSP op_1/fp32_multiplier/z_e2.
INFO: [Synth 8-6904] The RAM "minitpu_tpu_0_0/tpu_master_axi_stream_inst/u_fifo4/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "minitpu_tpu_0_0/u_scratchpad/BANKS[0].u_bank/mem_reg"
INFO: [Synth 8-3971] The signal "minitpu_tpu_0_0/u_scratchpad/BANKS[0].u_bank/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "minitpu_tpu_0_0/u_scratchpad/BANKS[1].u_bank/mem_reg"
INFO: [Synth 8-3971] The signal "minitpu_tpu_0_0/u_scratchpad/BANKS[1].u_bank/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "minitpu_tpu_0_0/u_scratchpad/BANKS[2].u_bank/mem_reg"
INFO: [Synth 8-3971] The signal "minitpu_tpu_0_0/u_scratchpad/BANKS[2].u_bank/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "minitpu_tpu_0_0/u_scratchpad/BANKS[3].u_bank/mem_reg"
INFO: [Synth 8-3971] The signal "minitpu_tpu_0_0/u_scratchpad/BANKS[3].u_bank/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "minitpu_tpu_0_0/u_scratchpad/BANKS[4].u_bank/mem_reg"
INFO: [Synth 8-3971] The signal "minitpu_tpu_0_0/u_scratchpad/BANKS[4].u_bank/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "minitpu_tpu_0_0/u_scratchpad/BANKS[5].u_bank/mem_reg"
INFO: [Synth 8-3971] The signal "minitpu_tpu_0_0/u_scratchpad/BANKS[5].u_bank/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "minitpu_tpu_0_0/u_scratchpad/BANKS[6].u_bank/mem_reg"
INFO: [Synth 8-3971] The signal "minitpu_tpu_0_0/u_scratchpad/BANKS[6].u_bank/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "minitpu_tpu_0_0/u_scratchpad/BANKS[7].u_bank/mem_reg"
INFO: [Synth 8-3971] The signal "minitpu_tpu_0_0/u_scratchpad/BANKS[7].u_bank/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "minitpu_tpu_0_0/tpu_master_axi_stream_inst/u_fifo4/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[31] with 1st driver pin 'u_compute_corei_2/i_5/out0[31]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[31] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[31] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[30] with 1st driver pin 'u_compute_corei_2/i_5/out0[30]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[30] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[30] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[29] with 1st driver pin 'u_compute_corei_2/i_5/out0[29]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[29] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[29] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[28] with 1st driver pin 'u_compute_corei_2/i_5/out0[28]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[28] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[28] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[27] with 1st driver pin 'u_compute_corei_2/i_5/out0[27]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[27] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[27] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[26] with 1st driver pin 'u_compute_corei_2/i_5/out0[26]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[26] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[26] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[25] with 1st driver pin 'u_compute_corei_2/i_5/out0[25]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[25] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[25] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[24] with 1st driver pin 'u_compute_corei_2/i_5/out0[24]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[24] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[24] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[23] with 1st driver pin 'u_compute_corei_2/i_5/out0[23]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[23] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[23] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[22] with 1st driver pin 'u_compute_corei_2/i_5/out0[22]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[22] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[22] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[21] with 1st driver pin 'u_compute_corei_2/i_5/out0[21]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[21] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[21] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[20] with 1st driver pin 'u_compute_corei_2/i_5/out0[20]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[20] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[20] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[19] with 1st driver pin 'u_compute_corei_2/i_5/out0[19]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[19] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[19] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[18] with 1st driver pin 'u_compute_corei_2/i_5/out0[18]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[18] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[18] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[17] with 1st driver pin 'u_compute_corei_2/i_5/out0[17]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[17] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[17] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[16] with 1st driver pin 'u_compute_corei_2/i_5/out0[16]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[16] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[16] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[15] with 1st driver pin 'u_compute_corei_2/i_5/out0[15]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[15] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[15] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[14] with 1st driver pin 'u_compute_corei_2/i_5/out0[14]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[14] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[14] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[13] with 1st driver pin 'u_compute_corei_2/i_5/out0[13]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[13] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[13] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[12] with 1st driver pin 'u_compute_corei_2/i_5/out0[12]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[12] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[12] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[11] with 1st driver pin 'u_compute_corei_2/i_5/out0[11]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[11] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[11] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[10] with 1st driver pin 'u_compute_corei_2/i_5/out0[10]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[10] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[10] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[9] with 1st driver pin 'u_compute_corei_2/i_5/out0[9]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[9] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[9] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[8] with 1st driver pin 'u_compute_corei_2/i_5/out0[8]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[8] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[8] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[7] with 1st driver pin 'u_compute_corei_2/i_5/out0[7]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[7] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[7] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[6] with 1st driver pin 'u_compute_corei_2/i_5/out0[6]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[6] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[6] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[5] with 1st driver pin 'u_compute_corei_2/i_5/out0[5]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[5] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[5] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[4] with 1st driver pin 'u_compute_corei_2/i_5/out0[4]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[4] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[4] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[3] with 1st driver pin 'u_compute_corei_2/i_5/out0[3]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[3] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[3] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[2] with 1st driver pin 'u_compute_corei_2/i_5/out0[2]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[2] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[2] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[1] with 1st driver pin 'u_compute_corei_2/i_5/out0[1]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[1] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[1] is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[0] with 1st driver pin 'u_compute_corei_2/i_5/out0[0]'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[0] with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[0] is connected to at least one constant driver which has been preserved, other driver is ignored
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:10 ; elapsed = 00:04:10 . Memory (MB): peak = 3279.859 ; gain = 830.238 ; free physical = 69257 ; free virtual = 162625
---------------------------------------------------------------------------------
 Sort Area is vpu_op fp32_multiplier/z_e2_3 : 0 0 : 3446 4760 : Used 8 time 0
 Sort Area is vpu_op fp32_multiplier/z_e2_3 : 0 1 : 1314 4760 : Used 8 time 0
 Sort Area is pe mult/z_e2_0 : 0 0 : 3446 4760 : Used 16 time 0
 Sort Area is pe mult/z_e2_0 : 0 1 : 1314 4760 : Used 16 time 0
 Sort Area is vpu_simd__GC0 op_1/fp32_multiplier/z_e2_4 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is vpu_simd__GC0 op_1/fp32_multiplier/z_e2_4 : 0 1 : 1314 4760 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|minitpu_tpu_0_0 | u_scratchpad/BANKS[0].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[1].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[2].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[3].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[4].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[5].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[6].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[7].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
+----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------+--------------------------------------------+-----------+----------------------+---------------+
|Module Name     | RTL Object                                 | Inference | Size (Depth x Width) | Primitives    | 
+----------------+--------------------------------------------+-----------+----------------------+---------------+
|minitpu_tpu_0_0 | tpu_master_axi_stream_inst/u_fifo4/mem_reg | Implied   | 8 x 32               | RAM32M16 x 3  | 
+----------------+--------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fp32_mul    | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:19 ; elapsed = 00:04:19 . Memory (MB): peak = 3455.375 ; gain = 1005.754 ; free physical = 69142 ; free virtual = 162510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:19 ; elapsed = 00:04:19 . Memory (MB): peak = 3455.375 ; gain = 1005.754 ; free physical = 69142 ; free virtual = 162510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|minitpu_tpu_0_0 | u_scratchpad/BANKS[0].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[1].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[2].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[3].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[4].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[5].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[6].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|minitpu_tpu_0_0 | u_scratchpad/BANKS[7].u_bank/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
+----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------+--------------------------------------------+-----------+----------------------+---------------+
|Module Name     | RTL Object                                 | Inference | Size (Depth x Width) | Primitives    | 
+----------------+--------------------------------------------+-----------+----------------------+---------------+
|minitpu_tpu_0_0 | tpu_master_axi_stream_inst/u_fifo4/mem_reg | Implied   | 8 x 32               | RAM32M16 x 3  | 
+----------------+--------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[0].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[0].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[1].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[1].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[2].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[2].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[3].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[3].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[4].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[4].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[5].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[5].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[6].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[6].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[7].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_scratchpad/BANKS[7].u_bank/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:26 ; elapsed = 00:04:26 . Memory (MB): peak = 3531.383 ; gain = 1081.762 ; free physical = 69080 ; free virtual = 162448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:32 ; elapsed = 00:04:33 . Memory (MB): peak = 3544.406 ; gain = 1094.785 ; free physical = 69070 ; free virtual = 162438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:32 ; elapsed = 00:04:33 . Memory (MB): peak = 3544.406 ; gain = 1094.785 ; free physical = 69069 ; free virtual = 162437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:35 ; elapsed = 00:04:36 . Memory (MB): peak = 3544.406 ; gain = 1094.785 ; free physical = 69060 ; free virtual = 162427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:36 ; elapsed = 00:04:36 . Memory (MB): peak = 3544.406 ; gain = 1094.785 ; free physical = 69050 ; free virtual = 162417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:04:38 . Memory (MB): peak = 3544.406 ; gain = 1094.785 ; free physical = 69041 ; free virtual = 162409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:04:38 . Memory (MB): peak = 3544.406 ; gain = 1094.785 ; free physical = 69054 ; free virtual = 162422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp32_mul    | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   548|
|2     |DSP_ALU         |    50|
|3     |DSP_A_B_DATA    |    50|
|4     |DSP_C_DATA      |    50|
|5     |DSP_MULTIPLIER  |    50|
|6     |DSP_M_DATA      |    50|
|7     |DSP_OUTPUT      |    50|
|8     |DSP_PREADD      |    50|
|9     |DSP_PREADD_DATA |    50|
|10    |LUT1            |   570|
|11    |LUT2            |  3539|
|12    |LUT3            |  6058|
|13    |LUT4            |  5336|
|14    |LUT5            |  7009|
|15    |LUT6            | 15538|
|16    |MUXF7           |   322|
|17    |MUXF8           |     1|
|18    |RAM32M          |     1|
|19    |RAM32M16        |     2|
|20    |RAMB36E2        |    10|
|22    |FDCE            |  7564|
|23    |FDPE            |     4|
|24    |FDRE            |   700|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:37 ; elapsed = 00:04:38 . Memory (MB): peak = 3544.406 ; gain = 1094.785 ; free physical = 69054 ; free virtual = 162422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:29 ; elapsed = 00:04:32 . Memory (MB): peak = 3544.406 ; gain = 991.906 ; free physical = 69054 ; free virtual = 162422
Synthesis Optimization Complete : Time (s): cpu = 00:04:37 ; elapsed = 00:04:38 . Memory (MB): peak = 3544.414 ; gain = 1094.785 ; free physical = 69053 ; free virtual = 162421
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3544.414 ; gain = 0.000 ; free physical = 69348 ; free virtual = 162716
INFO: [Netlist 29-17] Analyzing 924 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/I_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/I_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3636.391 ; gain = 0.000 ; free physical = 69301 ; free virtual = 162669
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances

Synth Design complete | Checksum: 117df70
INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 121 Warnings, 96 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:53 ; elapsed = 00:04:49 . Memory (MB): peak = 3636.426 ; gain = 2031.219 ; free physical = 69284 ; free virtual = 162652
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2944.246; main = 2664.324; forked = 387.726
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5157.660; main = 3636.395; forked = 1613.250
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3660.402 ; gain = 0.000 ; free physical = 69287 ; free virtual = 162656
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1/minitpu_tpu_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 82 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3660.402 ; gain = 0.000 ; free physical = 69235 ; free virtual = 162645
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/minitpu_tpu_0_0_synth_1/minitpu_tpu_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minitpu_tpu_0_0_utilization_synth.rpt -pb minitpu_tpu_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:13:36 2026...
