INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Soft_Processor/Soft_Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Artix_MPU/Artix_MPU.srcs/sources_1/new/Artix_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Artix_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Soft_Processor/Soft_Processor.srcs/sources_1/new/DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Soft_Processor/Soft_Processor.srcs/sources_1/new/MPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Soft_Processor/Soft_Processor.srcs/sources_1/new/PC_HANDLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_HANDLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Soft_Processor/Soft_Processor.srcs/sources_1/new/R_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Artix_MPU/Artix_MPU.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Soft_Processor/Soft_Processor.srcs/sources_1/imports/Downloads/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Soft_Processor/Soft_Processor.srcs/sources_1/imports/Downloads/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab08/Soft_Processor/Soft_Processor.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
