// Seed: 2436541158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  assign module_1.id_4 = 0;
  output wand id_2;
  output wire id_1;
  assign id_2 = -1;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd14
) (
    input wire id_0,
    input tri id_1,
    output wor id_2,
    output logic id_3,
    input tri1 id_4,
    input supply1 _id_5,
    input wor id_6,
    output logic id_7,
    input wire id_8,
    input supply0 id_9
);
  always @(negedge -1 or 1 or id_0) begin : LABEL_0
    if (1) id_7 <= -1'b0;
    else begin : LABEL_1
      case ((-1'b0))
        -1'b0 - id_0: id_3 = id_5 - id_5;
        {
          -1 == {(id_0 - id_5) == -1'b0{id_0}}, -1
        } : begin : LABEL_2
          `define pp_11 0
        end
      endcase
      id_3 = 1'b0;
      id_3 <= id_8 && id_1;
    end
  end
  wire [id_5 : -1] id_12;
  assign id_3 = (id_6);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
