set ::env(PROJECT_NAME) copyblaze
set ::env(DESIGN_TOP) cp_copyBlaze
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/copyblaze/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/copyblaze/rtl/cp_copyBlaze.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
