// Seed: 452009372
module module_0 (
    input  uwire id_0,
    output tri0  id_1
);
  assign id_1 = 1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input tri id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    input logic id_10,
    output logic id_11,
    output uwire id_12,
    output tri id_13,
    input supply1 id_14,
    input tri id_15
);
  always_comb @(id_1 or negedge id_7) id_11 <= id_10;
  module_0 modCall_1 (
      id_6,
      id_12
  );
endmodule
