<stg><name>bubble_sort</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="5" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="15" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="19" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="0"/>
<literal name="targetBlock2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="0"/>
<literal name="targetBlock2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %indvars_iv33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv33"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %errorFlag

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %errorFlag, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln0 = store i5 1, i5 %indvars_iv33

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:8 %store_ln39 = store i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln9 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body:0 %i = load i5 %k

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body:1 %indvars_iv33_load = load i5 %indvars_iv33

]]></Node>
<StgValue><ssdm name="indvars_iv33_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body:2 %icmp_ln9 = icmp_ult  i5 %i, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body:3 %add_ln14 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln9 = br i1 %icmp_ln9, void %for.end126, void %for.body.split

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
for.body.split:0 %zext_ln9 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:3 %M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="M_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
for.body.split:4 %A = load i5 %M_addr

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end126:0 %errorFlag_read = read i32 @_ssdm_op_Read.ap_none.i32P0A, i32 %errorFlag

]]></Node>
<StgValue><ssdm name="errorFlag_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end126:1 %icmp_ln57 = icmp_eq  i32 %errorFlag_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end126:2 %br_ln57 = br i1 %icmp_ln57, void %if.then130, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.body.i.preheader:0 %targetBlock1 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_61_1, i32 %M

]]></Node>
<StgValue><ssdm name="targetBlock1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 19, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln9"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
for.body.split:4 %A = load i5 %M_addr

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:5 %br_ln14 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body6:0 %j = phi i5 %add_ln14_1, void %for.cond3, i5 %indvars_iv33_load, void %for.body.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body6:1 %A_2 = phi i32 %A_1, void %for.cond3, i32 %A, void %for.body.split

]]></Node>
<StgValue><ssdm name="A_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body6:2 %icmp_ln14 = icmp_ult  i5 %j, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6:3 %br_ln14 = br i1 %icmp_ln14, void %for.cond, void %for.body6.split

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
for.body6.split:3 %M_load = load i5 %M_addr

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.cond:0 %add_ln9 = add i5 %indvars_iv33_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond:1 %store_ln9 = store i5 %add_ln9, i5 %indvars_iv33

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond:2 %store_ln39 = store i5 %add_ln14, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
for.cond:3 %br_ln9 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5">
<![CDATA[
for.body6.split:0 %zext_ln14 = zext i5 %j

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body6.split:1 %speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 19, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln14"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body6.split:2 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
for.body6.split:3 %M_load = load i5 %M_addr

]]></Node>
<StgValue><ssdm name="M_load"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body6.split:4 %icmp_ln17 = icmp_eq  i32 %A_2, i32 %M_load

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6.split:5 %br_ln17 = br i1 %icmp_ln17, void %if.then13, void %VITIS_LOOP_18_3

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_18_3:0 %icmp_ln18 = icmp_ult  i5 %i, i5 %j

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_18_3:1 %br_ln18 = br i1 %icmp_ln18, void %for.end47, void %for.body18.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.body18.preheader:0 %br_ln18 = br void %for.body18

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then13:0 %write_ln17 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 104

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
if.then13:1 %br_ln17 = br void %cleanup124

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body18:0 %k_1 = phi i5 %add_ln18, void %for.cond15, i5 %i, void %for.body18.preheader

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body18:1 %icmp_ln18_1 = icmp_ult  i5 %k_1, i5 %j

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body18:2 %br_ln18 = br i1 %icmp_ln18_1, void %for.end47.loopexit, void %for.body18.split

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="5">
<![CDATA[
for.body18.split:0 %zext_ln18 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body18.split:3 %M_addr_2 = getelementptr i32 %M, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="M_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
for.body18.split:4 %M_load_3 = load i5 %M_addr_2

]]></Node>
<StgValue><ssdm name="M_load_3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.end47.loopexit:0 %br_ln0 = br void %for.end47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end47:0 %M_addr_3 = getelementptr i32 %M, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="M_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
for.end47:1 %B = load i5 %M_addr_3

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body18.split:1 %speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 37, i64 18

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln18"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body18.split:2 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
for.body18.split:4 %M_load_3 = load i5 %M_addr_2

]]></Node>
<StgValue><ssdm name="M_load_3"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body18.split:5 %icmp_ln19 = icmp_ugt  i32 %A_2, i32 %M_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body18.split:6 %br_ln19 = br i1 %icmp_ln19, void %if.end25, void %cleanup45.thread

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end25:0 %add_ln18 = add i5 %k_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end25:1 %targetBlock = call i1 @bubble_sort_Pipeline_VITIS_LOOP_21_4, i5 %i, i5 %j, i32 %M, i32 %A_2

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end25:1 %targetBlock = call i1 @bubble_sort_Pipeline_VITIS_LOOP_21_4, i5 %i, i5 %j, i32 %M, i32 %A_2

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end25:2 %br_ln14 = br i1 %targetBlock, void %cleanup45.thread, void %for.cond15

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.cond15:0 %br_ln18 = br void %for.body18

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
cleanup45.thread:0 %storemerge2 = phi i6 43, void %if.end25, i6 41, void %for.body18.split

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="6">
<![CDATA[
cleanup45.thread:1 %sext_ln19 = sext i6 %storemerge2

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
cleanup45.thread:2 %zext_ln19 = zext i7 %sext_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup45.thread:3 %write_ln19 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 %zext_ln19

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
cleanup45.thread:4 %br_ln0 = br void %cleanup124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="5">
<![CDATA[
for.end47:1 %B = load i5 %M_addr_3

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end47:2 %icmp_ln27 = icmp_sgt  i32 %A_2, i32 %B

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end47:3 %br_ln27 = br i1 %icmp_ln27, void %if.end62, void %if.then53

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then53:0 %store_ln28 = store i32 %B, i5 %M_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then53:1 %store_ln29 = store i32 %A_2, i5 %M_addr_3

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
if.then53:2 %br_ln31 = br void %if.end62

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end62:3 %add_ln14_1 = add i5 %j, i5 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end62:0 %A_1 = phi i32 %B, void %if.then53, i32 %A_2, void %for.end47

]]></Node>
<StgValue><ssdm name="A_1"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end62:1 %M_load_5 = load i5 %M_addr

]]></Node>
<StgValue><ssdm name="M_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="100" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end62:1 %M_load_5 = load i5 %M_addr

]]></Node>
<StgValue><ssdm name="M_load_5"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end62:2 %icmp_ln35 = icmp_eq  i32 %A_1, i32 %M_load_5

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end62:4 %br_ln35 = br i1 %icmp_ln35, void %cleanup107.thread.loopexit45, void %VITIS_LOOP_36_5

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_36_5:0 %br_ln36 = br i1 %icmp_ln18, void %for.cond3, void %for.body72.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
for.body72.preheader:0 %br_ln36 = br void %for.body72

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
cleanup107.thread.loopexit45:0 %br_ln0 = br void %cleanup107.thread

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.body72:0 %k_3 = phi i5 %add_ln36, void %for.cond69, i5 %i, void %for.body72.preheader

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body72:1 %icmp_ln36 = icmp_ult  i5 %k_3, i5 %j

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body72:2 %br_ln36 = br i1 %icmp_ln36, void %for.cond3.loopexit, void %for.body72.split

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
for.body72.split:0 %zext_ln36 = zext i5 %k_3

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body72.split:3 %M_addr_4 = getelementptr i32 %M, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="M_addr_4"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
for.body72.split:4 %M_load_6 = load i5 %M_addr_4

]]></Node>
<StgValue><ssdm name="M_load_6"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
for.cond3.loopexit:0 %br_ln0 = br void %for.cond3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
for.cond3:0 %br_ln14 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body72.split:1 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 37, i64 18

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body72.split:2 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
for.body72.split:4 %M_load_6 = load i5 %M_addr_4

]]></Node>
<StgValue><ssdm name="M_load_6"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body72.split:5 %icmp_ln37 = icmp_ugt  i32 %A_1, i32 %M_load_6

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body72.split:6 %br_ln37 = br i1 %icmp_ln37, void %if.end79, void %cleanup107.thread.loopexit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end79:0 %add_ln36 = add i5 %k_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end79:1 %targetBlock2 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_39_6, i5 %i, i5 %j, i32 %M, i32 %A_1

]]></Node>
<StgValue><ssdm name="targetBlock2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="121" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end79:1 %targetBlock2 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_39_6, i5 %i, i5 %j, i32 %M, i32 %A_1

]]></Node>
<StgValue><ssdm name="targetBlock2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end79:2 %br_ln14 = br i1 %targetBlock2, void %cleanup107.thread.loopexit, void %for.cond69

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="0"/>
<literal name="targetBlock2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="0"/>
<literal name="targetBlock2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
for.cond69:0 %br_ln36 = br void %for.body72

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
cleanup107.thread.loopexit:0 %storemerge1_ph = phi i6 46, void %for.body72.split, i6 48, void %if.end79

]]></Node>
<StgValue><ssdm name="storemerge1_ph"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
cleanup107.thread.loopexit:1 %br_ln0 = br void %cleanup107.thread

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
cleanup107.thread:0 %storemerge1 = phi i6 %storemerge1_ph, void %cleanup107.thread.loopexit, i6 45, void %cleanup107.thread.loopexit45

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="6">
<![CDATA[
cleanup107.thread:1 %sext_ln35 = sext i6 %storemerge1

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="7">
<![CDATA[
cleanup107.thread:2 %zext_ln35 = zext i7 %sext_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup107.thread:3 %write_ln35 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 %zext_ln35

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
cleanup107.thread:4 %br_ln0 = br void %cleanup124

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln35" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
cleanup124:0 %br_ln0 = br void %if.end131

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0">
<![CDATA[
if.end131:0 %ret_ln52 = ret

]]></Node>
<StgValue><ssdm name="ret_ln52"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="133" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.body.i.preheader:0 %targetBlock1 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_61_1, i32 %M

]]></Node>
<StgValue><ssdm name="targetBlock1"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.preheader:1 %br_ln0 = br i1 %targetBlock1, void %if.then130, void %if.end131

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then130:0 %write_ln50 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 114

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
if.then130:1 %br_ln51 = br void %if.end131

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
