Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate H:\DSD_Material\ip\cordic\cordic_block.qsys --block-symbol-file --output-directory=H:\DSD_Material\ip\cordic\cordic_block --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading cordic/cordic_block.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 18.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate H:\DSD_Material\ip\cordic\cordic_block.qsys --synthesis=VERILOG --output-directory=H:\DSD_Material\ip\cordic\cordic_block\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading cordic/cordic_block.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 18.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cordic_block: Generating cordic_block "cordic_block" for QUARTUS_SYNTH
Info: CORDIC_0: C:/intelfpga/18.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneV -frequency 50 -name cordic_block_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 6 FXPSinCosCordic 35 32 1 32
Info: CORDIC_0: Latency on Cyclone V is 9 cycles
Info: CORDIC_0: DSP Blocks Used: 0
Info: CORDIC_0: LUTs Used: 7097
Info: CORDIC_0: Memory Bits Used: 0
Info: CORDIC_0: Memory Blocks Used: 0
Info: CORDIC_0: "cordic_block" instantiated altera_CORDIC "CORDIC_0"
Info: cordic_block: Done "cordic_block" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
