SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] Removing directory '/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/tests2_feb2022/test7_formal_verification_timer_restructured_formalTests_thatDelayWorks'.
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] Writing 'test7_formal_verification_timer_restructured_formalTests_thatDelayWorks/src/top.il'.
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: smtbmc
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] base: starting process "cd test7_formal_verification_timer_restructured_formalTests_thatDelayWorks/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] base: finished (returncode=0)
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] smt2: starting process "cd test7_formal_verification_timer_restructured_formalTests_thatDelayWorks/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] smt2: finished (returncode=0)
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: starting process "cd test7_formal_verification_timer_restructured_formalTests_thatDelayWorks; yosys-smtbmc --presat --unroll --noprogress -t 48  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Solver: yices
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 2..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 2..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 3..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 3..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 4..
SBY 11:54:06 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 4..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 5..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 5..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 6..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 6..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 7..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 7..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 8..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 8..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 9..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 9..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  BMC failed!
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Assert failed in top: test7_formal_verification_timer_restructured.py:244
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace.smtc
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: ##   0:00:00  Status: failed
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: finished (returncode=1)
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] engine_0: Status returned by engine: FAIL
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] summary: engine_0 (smtbmc) returned FAIL
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] summary: counterexample trace: test7_formal_verification_timer_restructured_formalTests_thatDelayWorks/engine_0/trace.vcd
SBY 11:54:07 [test7_formal_verification_timer_restructured_formalTests_thatDelayWorks] DONE (FAIL, rc=2)
