# ðŸ” UVM-Based Verification of UART Transmitter and Receiver


---

This project demonstrates the **UVM-based verification** of a **UART (Universal Asynchronous Receiver Transmitter)** module using **SystemVerilog** and **QuestaSim**. It includes a full-featured UVM testbench that validates UART transmitter and receiver logic by simulating UART frames, verifying protocol compliance, and tracking data correctness.

---

## ðŸŽ¯ Objectives

- Verify UART TX and RX behavior for correctness and completeness.
- Develop reusable UVM components following modular design.
- Achieve protocol-level checks: start bit, data bits, stop bit, and parity (if any).
- Use **scoreboarding** and **functional simulation** to ensure data integrity.

---

## ðŸ§± Project Structure

```
UVM_Based_UART_Protocol_Verification/
â”‚
â”œâ”€â”€ rtl/                  # UART RTL Design
â”‚   â”œâ”€â”€ uart_top.v
â”‚   â”œâ”€â”€ uart_receiver.v
â”‚   â”œâ”€â”€ uart_transmitter.v
â”‚   â”œâ”€â”€ uart_tfifo.v
â”‚   â”œâ”€â”€ uart_rfifo.v
â”‚   â”œâ”€â”€ uart_regs.v
â”‚   â”œâ”€â”€ uart_sync_flops.v
â”‚   â””â”€â”€ uart_defines.v
â”‚
â”œâ”€â”€ agent/                # UVM Agent Components
â”‚   â”œâ”€â”€ driver.sv
â”‚   â”œâ”€â”€ monitor.sv
â”‚   â”œâ”€â”€ sequencer.sv
â”‚   â”œâ”€â”€ sequence.sv
â”‚   â”œâ”€â”€ xtn.sv
â”‚   â”œâ”€â”€ agent.sv
â”‚   â””â”€â”€ agent_config.sv
â”‚
â”œâ”€â”€ env/                  # UVM Environment & Scoreboard
â”‚   â”œâ”€â”€ env.sv
â”‚   â”œâ”€â”€ scoreboard.sv
â”‚   â”œâ”€â”€ env_config.sv
â”‚   â”œâ”€â”€ virtual_sequence.sv
â”‚   â””â”€â”€ virtual_sequencer.sv
â”‚
â”œâ”€â”€ test/                 # UVM Test Layer
â”‚   â””â”€â”€ test.sv
â”‚
â”œâ”€â”€ sim/                  # Simulation Files
â”‚   â”œâ”€â”€ Makefile
â”‚   â””â”€â”€ sim.py            # Optional simulation automation
â”‚
â”œâ”€â”€ top/                  # Docs & Metadata
â”‚   â”œâ”€â”€ UART_16550.pdf
â”‚   â”œâ”€â”€ arch.png
â”‚   â”œâ”€â”€ LICENSE
â”‚   â””â”€â”€ README.md
```

---

## ðŸ”§ Tools & Technologies

| Tool             | Purpose                            |
|------------------|-------------------------------------|
| **SystemVerilog** | Testbench & RTL design              |
| **UVM**           | Universal Verification Methodology |
| **QuestaSim**     | Simulation & waveform debugging     |
| **Makefile**      | Build & compile automation         |

---

## ðŸš¦ UVM Components Implemented

- âœ… **Transaction (`xtn.sv`)** â€“ UART stimulus object  
- âœ… **Sequence** â€“ Drives randomized or directed UART operations  
- âœ… **Sequencer** â€“ Manages item flow to the driver  
- âœ… **Driver** â€“ Applies data to UART TX interface  
- âœ… **Monitor** â€“ Samples and forwards RX data  
- âœ… **Scoreboard** â€“ Checks received vs expected data  
- âœ… **Agent** â€“ Wraps driver, monitor, sequencer  
- âœ… **Environment** â€“ Integrates agent and scoreboard  
- âœ… **Test** â€“ Runs sequences and applies configs  

---

## â–¶ï¸ How to Run the Simulation (QuestaSim)

> **Step 1: Setup Project in QuestaSim**
```sh
vlib work
vlog +acc rtl/*.v agent/*.sv env/*.sv test/*.sv
vsim -c top_tb -do "run -all; quit"
```

> **Step 2 (Optional): Use Makefile**
```sh
cd sim/
make
```

> **Step 3: View Waveform**
- Open `dump.vcd` in **QuestaSim GUI** or **GTKWave**

---

## ðŸ“š References

- [UART 16550 Specification (PDF)](top/UART_16550.pdf)
- UVM User Guide â€“ [Accellera UVM 1.2](https://accellera.org/downloads/standards/uvm)

---

## ðŸ“œ License

This project is licensed under the **MIT License** â€“ see [LICENSE](./LICENSE) for details.

---

## ðŸ‘¤ Author

**Rahul R**  
[GitHub: @RahulkannaR](https://github.com/RahulkannaR)

> Feel free to fork, use, and extend this project for your learning or professional work!
