

================================================================
== Synthesis Summary Report of 'hyperspectral_hw_wrapped'
================================================================
+ General Information: 
    * Date:           Mon Jul  8 10:50:23 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        Hyperspectral
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+---------+-----------+-----------+-----+
    |                                        Modules                                       | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |           |         |           |           |     |
    |                                        & Loops                                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM    |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+---------+-----------+-----------+-----+
    |+ hyperspectral_hw_wrapped                                                            |     -|  0.10|  2099244|  2.099e+07|         -|  2099245|       -|        no|  340 (78%)|   9 (2%)|  2297 (1%)|  4114 (5%)|    -|
    | + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s  |     -|  0.98|   184324|  1.843e+06|         -|   184324|       -|        no|          -|  1 (~0%)|  297 (~0%)|  430 (~0%)|    -|
    |  o VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_3                                   |     -|  7.30|   184322|  1.843e+06|         4|        1|  184320|       yes|          -|        -|          -|          -|    -|
    | + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5                                  |     -|  2.23|        4|     40.000|         -|        4|       -|        no|          -|        -|   68 (~0%)|   743 (1%)|    -|
    |  o VITIS_LOOP_98_5                                                                   |     -|  7.30|        2|     20.000|         1|        1|       2|       yes|          -|        -|          -|          -|    -|
    | + hyperspectral_hw_wrapped_Pipeline_L1_L2_L3                                         |     -|  1.66|   368646|  3.686e+06|         -|   368646|       -|        no|          -|  1 (~0%)|  746 (~0%)|  1041 (1%)|    -|
    |  o L1_L2_L3                                                                          |     -|  7.30|   368644|  3.686e+06|         5|        1|  368640|       yes|          -|        -|          -|          -|    -|
    | + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6                                 |     -|  0.10|        6|     60.000|         -|        6|       -|        no|          -|        -|    9 (~0%)|   98 (~0%)|    -|
    |  o VITIS_LOOP_113_6                                                                  |     -|  7.30|        4|     40.000|         4|        1|       2|       yes|          -|        -|          -|          -|    -|
    | + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7                                 |     -|  0.10|        6|     60.000|         -|        6|       -|        no|          -|        -|   74 (~0%)|  138 (~0%)|    -|
    |  o VITIS_LOOP_148_7                                                                  |     -|  7.30|        4|     40.000|         4|        1|       2|       yes|          -|        -|          -|          -|    -|
    | o L1_L2                                                                              |     -|  7.30|  1546240|  1.546e+07|       755|        -|    2048|        no|          -|        -|          -|          -|    -|
    |  + hyperspectral_hw_wrapped_Pipeline_L3                                              |     -|  0.62|      738|  7.380e+03|         -|      738|       -|        no|          -|   5 (1%)|  628 (~0%)|  648 (~0%)|    -|
    |   o L3                                                                               |    II|  7.30|      736|  7.360e+03|        21|        4|     180|       yes|          -|        -|          -|          -|    -|
    +--------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------------+------------+---------------+
| Interface         | Data Width | Address Width |
+-------------------+------------+---------------+
| s_axi_CONTROL_BUS | 32         | 4             |
+-------------------+------------+---------------+

* S_AXILITE Registers
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface  | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| in_stream  | both          | 32    | 5     | 5   | 4     | 1     | 1      | 4     | 4     | 1      |
| out_stream | both          | 32    | 5     | 5   | 4     | 1     | 1      | 4     | 4     | 1      |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------------+
| Argument   | Direction | Datatype                                    |
+------------+-----------+---------------------------------------------+
| in_stream  | in        | stream<hls::axis<ap_uint<32>, 4, 5, 5>, 0>& |
| out_stream | out       | stream<hls::axis<ap_uint<32>, 4, 5, 5>, 0>& |
+------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| in_stream  | in_stream    | interface |
| out_stream | out_stream   | interface |
+------------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------------------------+-----+--------+---------------------+-------+---------+---------+
| Name                                                                                 | DSP | Pragma | Variable            | Op    | Impl    | Latency |
+--------------------------------------------------------------------------------------+-----+--------+---------------------+-------+---------+---------+
| + hyperspectral_hw_wrapped                                                           | 9   |        |                     |       |         |         |
|   grp_fu_685_p0                                                                      | -   |        | add_ln19            | add   | fabric  | 0       |
|   mul_mul_19s_8ns_19_4_1_U57                                                         | 1   |        | mul_ln19            | mul   | dsp48   | 3       |
|   add_ln15_1_fu_388_p2                                                               | -   |        | add_ln15_1          | add   | fabric  | 0       |
|   add_ln15_fu_400_p2                                                                 | -   |        | add_ln15            | add   | fabric  | 0       |
|   am_addmul_12ns_11ns_8ns_19_4_1_U58                                                 | 1   |        | add_ln19_1          | add   | dsp48   | 3       |
|   am_addmul_12ns_11ns_8ns_19_4_1_U58                                                 | 1   |        | mul_ln16            | mul   | dsp48   | 3       |
|   fsqrt_32ns_32ns_32_10_no_dsp_1_U56                                                 | -   |        | distance            | fsqrt | fabric  | 9       |
|   add_ln16_fu_457_p2                                                                 | -   |        | add_ln16            | add   | fabric  | 0       |
|  + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s | 1   |        |                     |       |         |         |
|    add_ln83_1_fu_181_p2                                                              | -   |        | add_ln83_1          | add   | fabric  | 0       |
|    add_ln83_fu_199_p2                                                                | -   |        | add_ln83            | add   | fabric  | 0       |
|    add_ln84_fu_259_p2                                                                | -   |        | add_ln84            | add   | fabric  | 0       |
|    am_addmul_12ns_11ns_8ns_19_4_1_U1                                                 | 1   |        | add_ln89            | add   | dsp48   | 3       |
|    am_addmul_12ns_11ns_8ns_19_4_1_U1                                                 | 1   |        | mul_ln84            | mul   | dsp48   | 3       |
|    add_ln89_1_fu_351_p2                                                              | -   |        | add_ln89_1          | add   | fabric  | 0       |
|    add_ln89_2_fu_370_p2                                                              | -   |        | add_ln89_2          | add   | fabric  | 0       |
|    add_ln85_fu_303_p2                                                                | -   |        | add_ln85            | add   | fabric  | 0       |
|    add_ln84_1_fu_309_p2                                                              | -   |        | add_ln84_1          | add   | fabric  | 0       |
|  + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5                                 | 0   |        |                     |       |         |         |
|    add_ln98_fu_144_p2                                                                | -   |        | add_ln98            | add   | fabric  | 0       |
|    add_ln346_fu_200_p2                                                               | -   |        | add_ln346           | add   | fabric  | 0       |
|    sub_ln1512_fu_214_p2                                                              | -   |        | sub_ln1512          | sub   | fabric  | 0       |
|    result_V_2_fu_282_p2                                                              | -   |        | result_V_2          | sub   | fabric  | 0       |
|  + hyperspectral_hw_wrapped_Pipeline_L1_L2_L3                                        | 1   |        |                     |       |         |         |
|    add_ln37_1_fu_185_p2                                                              | -   |        | add_ln37_1          | add   | fabric  | 0       |
|    add_ln37_fu_197_p2                                                                | -   |        | add_ln37            | add   | fabric  | 0       |
|    add_ln38_fu_255_p2                                                                | -   |        | add_ln38            | add   | fabric  | 0       |
|    ama_addmuladd_12ns_11ns_8ns_8ns_19_4_1_U30                                        | 1   |        | add_ln41            | add   | dsp48   | 3       |
|    ama_addmuladd_12ns_11ns_8ns_8ns_19_4_1_U30                                        | 1   |        | mul_ln41            | mul   | dsp48   | 3       |
|    ama_addmuladd_12ns_11ns_8ns_8ns_19_4_1_U30                                        | 1   |        | add_ln41_1          | add   | dsp48   | 3       |
|    currentBrightness_3_fu_507_p2                                                     | -   |        | currentBrightness_3 | add   | fabric  | 0       |
|    add_ln40_fu_287_p2                                                                | -   |        | add_ln40            | add   | fabric  | 0       |
|    add_ln38_1_fu_293_p2                                                              | -   |        | add_ln38_1          | add   | fabric  | 0       |
|  + hyperspectral_hw_wrapped_Pipeline_L3                                              | 5   |        |                     |       |         |         |
|    add_ln18_fu_122_p2                                                                | -   |        | add_ln18            | add   | fabric  | 0       |
|    add_ln19_fu_132_p2                                                                | -   |        | add_ln19            | add   | fabric  | 0       |
|    add_ln19_1_fu_143_p2                                                              | -   |        | add_ln19_1          | add   | fabric  | 0       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U20                                            | 2   |        | diff                | fsub  | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U21                                                 | 3   |        | mul_i_i             | fmul  | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U20                                            | 2   |        | sum_1               | fsub  | fulldsp | 4       |
|  + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6                                | 0   |        |                     |       |         |         |
|    add_ln113_fu_126_p2                                                               | -   |        | add_ln113           | add   | fabric  | 0       |
|  + hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7                                | 0   |        |                     |       |         |         |
|    add_ln148_fu_125_p2                                                               | -   |        | add_ln148           | add   | fabric  | 0       |
+--------------------------------------------------------------------------------------+-----+--------+---------------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------+------+------+--------+----------+---------+------+---------+
| Name                       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------------------------+------+------+--------+----------+---------+------+---------+
| + hyperspectral_hw_wrapped | 340  | 0    |        |          |         |      |         |
|   image_U                  | 340  | -    |        | image    | ram_t2p | auto | 1       |
+----------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+-----------------------------------------------------------------------------------------------------+
| Type      | Options                                  | Location                                                                                            |
+-----------+------------------------------------------+-----------------------------------------------------------------------------------------------------+
| interface | s_axilite port=return bundle=CONTROL_BUS | ../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:67 in hyperspectral_hw_wrapped, return     |
| interface | axis port=in_stream                      | ../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:68 in hyperspectral_hw_wrapped, in_stream  |
| interface | axis port=out_stream                     | ../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:69 in hyperspectral_hw_wrapped, out_stream |
| pipeline  | II=1                                     | ../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:86 in hyperspectral_hw_wrapped             |
| pipeline  | II=1                                     | ../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:114 in hyperspectral_hw_wrapped            |
+-----------+------------------------------------------+-----------------------------------------------------------------------------------------------------+


