# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do fifo_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/fifo/fifo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fifo
# -- Compiling architecture arc of fifo
# 
vcom -reportprogress 300 -work work C:/altera/fifo/fifo_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fifo_tb
# -- Compiling architecture x of fifo_tb
vsim work.fifo_tb(x)
# vsim work.fifo_tb(x) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fifo_tb(x)
# Loading work.fifo(arc)
add wave -position insertpoint  \
sim:/fifo_tb/clk \
sim:/fifo_tb/wr_en \
sim:/fifo_tb/rd_en \
sim:/fifo_tb/count \
sim:/fifo_tb/entra \
sim:/fifo_tb/sai
run 200 ns
run 200 ns
# Unrecognized paper size (Letter), using Custom
