/* Generated by Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

module circ(a, b, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire \U0.U1.new_n29 ;
  wire \U0.U1.new_n45 ;
  wire \U0.U1.new_n51 ;
  wire \U0.po00 ;
  wire \U0.po03 ;
  wire \U0.po07 ;
  input [9:0] a;
  input [9:0] b;
  output [9:0] r;
  assign _00_ = ~(a[3] ^ b[3]);
  assign _01_ = b[6] & ~(a[6]);
  assign _02_ = a[6] & ~(b[6]);
  assign _03_ = _02_ | _01_;
  assign _04_ = _00_ & ~(_03_);
  assign _05_ = a[9] | ~(b[9]);
  assign _06_ = a[7] & ~(b[7]);
  assign _07_ = ~(_06_ | _02_);
  assign _08_ = b[8] & ~(a[8]);
  assign _09_ = b[7] & ~(a[7]);
  assign _10_ = _09_ | _08_;
  assign _11_ = _10_ | _07_;
  assign _12_ = a[9] & ~(b[9]);
  assign _13_ = a[8] & ~(b[8]);
  assign _14_ = _13_ | _12_;
  assign _15_ = _11_ & ~(_14_);
  assign _16_ = _15_ | ~(_05_);
  assign _17_ = _16_ ? _01_ : _02_;
  assign _18_ = _17_ | _04_;
  assign _19_ = _09_ | _06_;
  assign \U0.po07  = ~(_19_ ^ _18_);
  assign \U0.po03  = ~_00_;
  assign \U0.po00  = a[0] ^ b[0];
  assign \U0.U1.new_n29  = _03_ ^ \U0.po03 ;
  assign _20_ = ~(_13_ | _08_);
  assign _21_ = _19_ | _18_;
  assign _22_ = _16_ ? _06_ : _09_;
  assign _23_ = _21_ & ~(_22_);
  assign \U0.U1.new_n45  = _23_ ^ _20_;
  assign _24_ = _12_ | ~(_05_);
  assign _25_ = ~(_23_ & _20_);
  assign _26_ = _16_ & _08_;
  assign _27_ = _13_ & _05_;
  assign _28_ = _27_ | _26_;
  assign _29_ = _25_ & ~(_28_);
  assign \U0.U1.new_n51  = _24_ & ~(_29_);
  assign r = { \U0.U1.new_n51 , \U0.U1.new_n45 , \U0.po07 , \U0.U1.new_n29 , 2'h2, \U0.po03 , 2'h1, \U0.po00  };
endmodule
