
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters
 - **References**: V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_wce_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul8u_pwr_0_391_wce_00_0000_gen.v) [Verilog PDK45](mul8u_pwr_0_391_wce_00_0000_pdk45.v)  [C](mul8u_pwr_0_391_wce_00_0000.c) |
| mul8u_pwr_0_386_wce_00_0046 | 1.0 | 3 | 64.0625 | 0.051855476 |  [Verilog generic](mul8u_pwr_0_386_wce_00_0046_gen.v) [Verilog PDK45](mul8u_pwr_0_386_wce_00_0046_pdk45.v)  [C](mul8u_pwr_0_386_wce_00_0046.c) |
| mul8u_pwr_0_370_wce_00_0168 | 3.03906 | 11 | 75.0 | 0.1768299427 |  [Verilog generic](mul8u_pwr_0_370_wce_00_0168_gen.v) [Verilog PDK45](mul8u_pwr_0_370_wce_00_0168_pdk45.v)  [C](mul8u_pwr_0_370_wce_00_0168.c) |
| mul8u_pwr_0_345_wce_00_0610 | 11.37048 | 40 | 87.5366210938 | 0.5857104349 |  [Verilog generic](mul8u_pwr_0_345_wce_00_0610_gen.v) [Verilog PDK45](mul8u_pwr_0_345_wce_00_0610_pdk45.v)  [C](mul8u_pwr_0_345_wce_00_0610.c) |
| mul8u_pwr_0_302_wce_00_1755 | 37.07153 | 115 | 97.7172851562 | 2.5572909608 |  [Verilog generic](mul8u_pwr_0_302_wce_00_1755_gen.v) [Verilog PDK45](mul8u_pwr_0_302_wce_00_1755_pdk45.v)  [C](mul8u_pwr_0_302_wce_00_1755.c) |
| mul8u_pwr_0_206_wce_00_6577 | 119.02472 | 431 | 98.3749389648 | 4.4198009365 |  [Verilog generic](mul8u_pwr_0_206_wce_00_6577_gen.v) [Verilog PDK45](mul8u_pwr_0_206_wce_00_6577_pdk45.v)  [C](mul8u_pwr_0_206_wce_00_6577.c) |
| mul8u_pwr_0_104_wce_02_4063 | 370.04544 | 1577 | 98.9883422852 | 10.8496765028 |  [Verilog generic](mul8u_pwr_0_104_wce_02_4063_gen.v) [Verilog PDK45](mul8u_pwr_0_104_wce_02_4063_pdk45.v)  [C](mul8u_pwr_0_104_wce_02_4063.c) |
| mul8u_pwr_0_034_wce_08_2092 | 1409.41644 | 5380 | 99.1638183594 | 39.7773282667 |  [Verilog generic](mul8u_pwr_0_034_wce_08_2092_gen.v) [Verilog PDK45](mul8u_pwr_0_034_wce_08_2092_pdk45.v)  [C](mul8u_pwr_0_034_wce_08_2092.c) |
| mul8u_pwr_0_002_wce_27_2415 | 5249.48837 | 17853 | 99.2202758789 | 59.6884747576 |  [Verilog generic](mul8u_pwr_0_002_wce_27_2415_gen.v) [Verilog PDK45](mul8u_pwr_0_002_wce_27_2415_pdk45.v)  [C](mul8u_pwr_0_002_wce_27_2415.c) |
| mul8u_pwr_0_000_wce_99_2203 | 16256.25 | 65025 | 99.2202758789 | 100.0 |  [Verilog generic](mul8u_pwr_0_000_wce_99_2203_gen.v) [Verilog PDK45](mul8u_pwr_0_000_wce_99_2203_pdk45.v)  [C](mul8u_pwr_0_000_wce_99_2203.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             