

================================================================
== Vitis HLS Report for 'v_csc'
================================================================
* Date:           Mon Aug 29 12:25:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+------+------------+----------+
    |   Latency (cycles)   |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |     max    |    min    |    max    |  min |     max    |   Type   |
    +---------+------------+-----------+-----------+------+------------+----------+
    |     4743|  1073971208|  26.679 us|  6.041 sec|  4743|  1073971195|  dataflow|
    +---------+------------+-----------+-----------+------+------------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |                            |                         |   Latency (cycles)   |   Latency (absolute)  |      Interval     | Pipeline|
        |          Instance          |          Module         |   min   |     max    |    min    |    max    |  min |     max    |   Type  |
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |Block_entry3_proc_U0        |Block_entry3_proc        |        0|           0|       0 ns|       0 ns|     0|           0|       no|
        |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |     4742|     2084406|  26.674 us|  11.725 ms|  4742|     2084406|       no|
        |v_hcresampler_core_U0       |v_hcresampler_core       |        2|  1073971194|  11.250 ns|  6.041 sec|     2|  1073971194|       no|
        |v_csc_core_U0               |v_csc_core               |        1|     4216821|   5.625 ns|  23.720 ms|     1|     4216821|       no|
        |v_hcresampler_core_1_U0     |v_hcresampler_core_1     |        2|  1073971194|  11.250 ns|  6.041 sec|     2|  1073971194|       no|
        |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |     4547|     2081163|  25.577 us|  11.707 ms|  4547|     2081163|       no|
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    160|    -|
|FIFO             |        -|    -|    4950|   3398|    -|
|Instance         |        0|    9|    3535|   4679|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    342|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    8523|   8579|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       8|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |        0|   0|  143|   424|    0|
    |Block_entry3_proc_U0        |Block_entry3_proc        |        0|   0|  486|   401|    0|
    |CTRL_s_axi_U                |CTRL_s_axi               |        0|   0|  744|  1024|    0|
    |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |        0|   0|  139|   292|    0|
    |v_csc_core_U0               |v_csc_core               |        0|   9|  789|  1032|    0|
    |v_hcresampler_core_U0       |v_hcresampler_core       |        0|   0|  584|   725|    0|
    |v_hcresampler_core_1_U0     |v_hcresampler_core_1     |        0|   0|  650|   781|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+
    |Total                       |                         |        0|   9| 3535|  4679|    0|
    +----------------------------+-------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |                  Name                  | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |HwReg_BOffset_2_V_channel_U             |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_BOffset_V_channel_U               |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_ClampMin_2_V_channel_U            |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ClampMin_V_channel_U              |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ClipMax_2_V_channel_U             |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ClipMax_V_channel_U               |        0|  99|   0|    -|     4|    8|       32|
    |HwReg_ColEnd_channel_U                  |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_ColStart_channel_U                |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_GOffset_2_V_channel_U             |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_GOffset_V_channel_U               |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_InVideoFormat_channel_U           |        0|  99|   0|    -|     2|    8|       16|
    |HwReg_K11_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K11_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K12_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K12_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K13_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K13_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K21_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K21_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K22_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K22_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K23_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K23_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K31_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K31_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K32_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K32_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K33_2_channel_U                   |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_K33_channel_U                     |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_OutVideoFormat_channel_U          |        0|  99|   0|    -|     6|    8|       48|
    |HwReg_ROffset_2_V_channel_U             |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_ROffset_V_channel_U               |        0|  99|   0|    -|     4|   10|       40|
    |HwReg_RowEnd_channel_U                  |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_RowStart_channel_U                |        0|  99|   0|    -|     4|   16|       64|
    |HwReg_height_c19_U                      |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_height_c20_U                      |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_height_c21_U                      |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_height_c22_channel_U              |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_height_c_U                        |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c15_U                       |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c16_U                       |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c17_U                       |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c18_channel_U               |        0|  99|   0|    -|     2|   11|       22|
    |HwReg_width_c_U                         |        0|  99|   0|    -|     2|   11|       22|
    |bPassThru_422_or_420_In_loc_channel_U   |        0|  99|   0|    -|     3|    1|        3|
    |bPassThru_422_or_420_Out_loc_channel_U  |        0|  99|   0|    -|     5|    1|        5|
    |stream_csc_U                            |        0|  99|   0|    -|    16|   24|      384|
    |stream_in_U                             |        0|  99|   0|    -|    16|   24|      384|
    |stream_in_hresampled_U                  |        0|  99|   0|    -|    16|   24|      384|
    |stream_out_hresampled_U                 |        0|  99|   0|    -|    16|   24|      384|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                   |        0|4950|   0|    0|   228|  668|     3604|
    +----------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |AXIvideo2MultiPixStream_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |Block_entry3_proc_U0_ap_continue                            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_BOffset_2_V_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_BOffset_V_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClampMin_2_V_channel                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClampMin_V_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClipMax_2_V_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ClipMax_V_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ColEnd_channel                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ColStart_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_GOffset_2_V_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_GOffset_V_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_InVideoFormat_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K11_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K11_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K12_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K12_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K13_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K13_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K21_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K21_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K22_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K22_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K23_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K23_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K31_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K31_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K32_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K32_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K33_2_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_K33_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_OutVideoFormat_channel                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ROffset_2_V_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_ROffset_V_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_RowEnd_channel                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_RowStart_channel                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_height_c22_channel                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_HwReg_width_c18_channel                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_bPassThru_422_or_420_In_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_bPassThru_422_or_420_Out_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                     |       and|   0|  0|   2|           1|           1|
    |v_csc_core_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_BOffset_2_V_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_BOffset_V_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClampMin_2_V_channel            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClampMin_V_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClipMax_2_V_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ClipMax_V_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ColEnd_channel                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ColStart_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_GOffset_2_V_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_GOffset_V_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_InVideoFormat_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K11_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K11_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K12_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K12_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K13_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K13_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K21_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K21_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K22_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K22_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K23_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K23_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K31_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K31_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K32_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K32_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K33_2_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_K33_channel                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_OutVideoFormat_channel          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ROffset_2_V_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_ROffset_V_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_RowEnd_channel                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_RowStart_channel                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_height_c22_channel              |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_HwReg_width_c18_channel               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0| 160|          80|          80|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_BOffset_V_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClampMin_V_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ClipMax_V_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ColEnd_channel                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ColStart_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_GOffset_V_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_InVideoFormat_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K11_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K11_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K12_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K12_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K13_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K13_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K21_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K21_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K22_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K22_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K23_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K23_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K31_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K31_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K32_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K32_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K33_2_channel                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_K33_channel                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_ROffset_V_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_RowEnd_channel                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_RowStart_channel                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_height_c22_channel              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_HwReg_width_c18_channel               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel  |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           | 342|         76|   38|         76|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_BOffset_V_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClampMin_V_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ClipMax_V_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ColEnd_channel                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ColStart_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_GOffset_V_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_InVideoFormat_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K11_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K11_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K12_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K12_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K13_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K13_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K21_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K21_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K22_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K22_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K23_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K23_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K31_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K31_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K32_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K32_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K33_2_channel                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_K33_channel                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_ROffset_V_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_RowEnd_channel                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_RowStart_channel                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_height_c22_channel              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_HwReg_width_c18_channel               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 38|   0|   38|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_AWADDR    |   in|    9|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_ARADDR    |   in|    9|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|       pointer|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|                  v_csc|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|                  v_csc|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|                  v_csc|  return value|
|s_axis_video_TDATA   |   in|   24|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP   |   in|    3|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB   |   in|    3|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER   |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST   |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID     |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST   |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID  |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY  |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

