<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/tests/generated/yosys_hana
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
defines: 
time_elapsed: 0.036s
ram usage: 12748 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdyfk3gp8/run.sh
+ cat /tmpfs/tmp/tmpdyfk3gp8/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana  <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v</a>
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/generated/yosys_hana  <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
+ yosys -Q -T /tmpfs/tmp/tmpdyfk3gp8/scr.ys

-- Executing script file `/tmpfs/tmp/tmpdyfk3gp8/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\f1_TECH_AND18&#39;.
Generating RTLIL representation for module `\f1_TECH_AND4&#39;.
Generating RTLIL representation for module `\f2_TECH_AND5&#39;.
Generating RTLIL representation for module `\f3_TECH_NAND18&#39;.
Generating RTLIL representation for module `\f3_TECH_NAND4&#39;.
Generating RTLIL representation for module `\f3_TECH_NAND2&#39;.
Generating RTLIL representation for module `\f4_TECH_NAND18&#39;.
Generating RTLIL representation for module `\f4_TECH_NAND4&#39;.
Generating RTLIL representation for module `\f4_TECH_NAND2&#39;.
Generating RTLIL representation for module `\f5_TECH_NAND18&#39;.
Generating RTLIL representation for module `\f5_TECH_NAND4&#39;.
Generating RTLIL representation for module `\f5_TECH_NAND2&#39;.
Generating RTLIL representation for module `\f6_TECH_NOR18&#39;.
Generating RTLIL representation for module `\f6_TECH_NOR4&#39;.
Generating RTLIL representation for module `\f6_TECH_NOR2&#39;.
Generating RTLIL representation for module `\f7_TECH_NOR18&#39;.
Generating RTLIL representation for module `\f7_TECH_NOR4&#39;.
Generating RTLIL representation for module `\f7_TECH_NOR2&#39;.
Generating RTLIL representation for module `\f8_TECH_NOR18&#39;.
Generating RTLIL representation for module `\f8_TECH_NOR4&#39;.
Generating RTLIL representation for module `\f8_TECH_NOR2&#39;.
Generating RTLIL representation for module `\f9_TECH_OR18&#39;.
Generating RTLIL representation for module `\f9_TECH_OR4&#39;.
Generating RTLIL representation for module `\f10_TECH_OR5&#39;.
Generating RTLIL representation for module `\f11_TECH_XOR5&#39;.
Generating RTLIL representation for module `\f11_TECH_XOR2&#39;.
Generating RTLIL representation for module `\f12_TECH_XOR5&#39;.
Generating RTLIL representation for module `\f12_TECH_XOR2&#39;.
Generating RTLIL representation for module `\f13_TECH_XOR2&#39;.
Generating RTLIL representation for module `\f14_TECH_XOR5&#39;.
Generating RTLIL representation for module `\f14_TECH_XOR2&#39;.
Generating RTLIL representation for module `\f15_TECH_XOR5&#39;.
Generating RTLIL representation for module `\f15_TECH_XOR2&#39;.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>&#39; to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:27</a>)
<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-1097" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:1097</a>: ERROR: syntax error, unexpected TOK_SUPPLY1

</pre>
</body>