
LEDMatrixApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2b8  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015d78  0800b450  0800b450  0001b450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080211c8  080211c8  00040080  2**0
                  CONTENTS
  4 .ARM          00000008  080211c8  080211c8  000311c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080211d0  080211d0  00040080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080211d0  080211d0  000311d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080211d4  080211d4  000311d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080211d8  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004598  20000080  08021258  00040080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004618  08021258  00044618  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040080  2**0
                  CONTENTS, READONLY
 12 .comment      00000093  00000000  00000000  000400b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e2a2  00000000  00000000  00040143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020f2  00000000  00000000  0004e3e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b80  00000000  00000000  000504d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000903  00000000  00000000  00051058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000173e8  00000000  00000000  0005195b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f93d  00000000  00000000  00068d43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008a83c  00000000  00000000  00078680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000038d4  00000000  00000000  00102ebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  00106790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000080 	.word	0x20000080
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800b438 	.word	0x0800b438

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000084 	.word	0x20000084
 80001d4:	0800b438 	.word	0x0800b438

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bf4:	f000 b970 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9e08      	ldr	r6, [sp, #32]
 8000c16:	460d      	mov	r5, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	460f      	mov	r7, r1
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d14a      	bne.n	8000cb6 <__udivmoddi4+0xa6>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4694      	mov	ip, r2
 8000c24:	d965      	bls.n	8000cf2 <__udivmoddi4+0xe2>
 8000c26:	fab2 f382 	clz	r3, r2
 8000c2a:	b143      	cbz	r3, 8000c3e <__udivmoddi4+0x2e>
 8000c2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c30:	f1c3 0220 	rsb	r2, r3, #32
 8000c34:	409f      	lsls	r7, r3
 8000c36:	fa20 f202 	lsr.w	r2, r0, r2
 8000c3a:	4317      	orrs	r7, r2
 8000c3c:	409c      	lsls	r4, r3
 8000c3e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c42:	fa1f f58c 	uxth.w	r5, ip
 8000c46:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c4a:	0c22      	lsrs	r2, r4, #16
 8000c4c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c50:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c54:	fb01 f005 	mul.w	r0, r1, r5
 8000c58:	4290      	cmp	r0, r2
 8000c5a:	d90a      	bls.n	8000c72 <__udivmoddi4+0x62>
 8000c5c:	eb1c 0202 	adds.w	r2, ip, r2
 8000c60:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c64:	f080 811c 	bcs.w	8000ea0 <__udivmoddi4+0x290>
 8000c68:	4290      	cmp	r0, r2
 8000c6a:	f240 8119 	bls.w	8000ea0 <__udivmoddi4+0x290>
 8000c6e:	3902      	subs	r1, #2
 8000c70:	4462      	add	r2, ip
 8000c72:	1a12      	subs	r2, r2, r0
 8000c74:	b2a4      	uxth	r4, r4
 8000c76:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c7a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c7e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c82:	fb00 f505 	mul.w	r5, r0, r5
 8000c86:	42a5      	cmp	r5, r4
 8000c88:	d90a      	bls.n	8000ca0 <__udivmoddi4+0x90>
 8000c8a:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c92:	f080 8107 	bcs.w	8000ea4 <__udivmoddi4+0x294>
 8000c96:	42a5      	cmp	r5, r4
 8000c98:	f240 8104 	bls.w	8000ea4 <__udivmoddi4+0x294>
 8000c9c:	4464      	add	r4, ip
 8000c9e:	3802      	subs	r0, #2
 8000ca0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ca4:	1b64      	subs	r4, r4, r5
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	b11e      	cbz	r6, 8000cb2 <__udivmoddi4+0xa2>
 8000caa:	40dc      	lsrs	r4, r3
 8000cac:	2300      	movs	r3, #0
 8000cae:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d908      	bls.n	8000ccc <__udivmoddi4+0xbc>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	f000 80ed 	beq.w	8000e9a <__udivmoddi4+0x28a>
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	e9c6 0500 	strd	r0, r5, [r6]
 8000cc6:	4608      	mov	r0, r1
 8000cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ccc:	fab3 f183 	clz	r1, r3
 8000cd0:	2900      	cmp	r1, #0
 8000cd2:	d149      	bne.n	8000d68 <__udivmoddi4+0x158>
 8000cd4:	42ab      	cmp	r3, r5
 8000cd6:	d302      	bcc.n	8000cde <__udivmoddi4+0xce>
 8000cd8:	4282      	cmp	r2, r0
 8000cda:	f200 80f8 	bhi.w	8000ece <__udivmoddi4+0x2be>
 8000cde:	1a84      	subs	r4, r0, r2
 8000ce0:	eb65 0203 	sbc.w	r2, r5, r3
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	4617      	mov	r7, r2
 8000ce8:	2e00      	cmp	r6, #0
 8000cea:	d0e2      	beq.n	8000cb2 <__udivmoddi4+0xa2>
 8000cec:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf0:	e7df      	b.n	8000cb2 <__udivmoddi4+0xa2>
 8000cf2:	b902      	cbnz	r2, 8000cf6 <__udivmoddi4+0xe6>
 8000cf4:	deff      	udf	#255	; 0xff
 8000cf6:	fab2 f382 	clz	r3, r2
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	f040 8090 	bne.w	8000e20 <__udivmoddi4+0x210>
 8000d00:	1a8a      	subs	r2, r1, r2
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d10:	fb07 2015 	mls	r0, r7, r5, r2
 8000d14:	0c22      	lsrs	r2, r4, #16
 8000d16:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d1a:	fb0e f005 	mul.w	r0, lr, r5
 8000d1e:	4290      	cmp	r0, r2
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x124>
 8000d22:	eb1c 0202 	adds.w	r2, ip, r2
 8000d26:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x122>
 8000d2c:	4290      	cmp	r0, r2
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2b8>
 8000d32:	4645      	mov	r5, r8
 8000d34:	1a12      	subs	r2, r2, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d3c:	fb07 2210 	mls	r2, r7, r0, r2
 8000d40:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x14e>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x14c>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2c2>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d66:	e79f      	b.n	8000ca8 <__udivmoddi4+0x98>
 8000d68:	f1c1 0720 	rsb	r7, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa05 f401 	lsl.w	r4, r5, r1
 8000d7a:	fa20 f307 	lsr.w	r3, r0, r7
 8000d7e:	40fd      	lsrs	r5, r7
 8000d80:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d84:	4323      	orrs	r3, r4
 8000d86:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d8a:	fa1f fe8c 	uxth.w	lr, ip
 8000d8e:	fb09 5518 	mls	r5, r9, r8, r5
 8000d92:	0c1c      	lsrs	r4, r3, #16
 8000d94:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d98:	fb08 f50e 	mul.w	r5, r8, lr
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	fa00 f001 	lsl.w	r0, r0, r1
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b0>
 8000da8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2b4>
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2b4>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4464      	add	r4, ip
 8000dc0:	1b64      	subs	r4, r4, r5
 8000dc2:	b29d      	uxth	r5, r3
 8000dc4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc8:	fb09 4413 	mls	r4, r9, r3, r4
 8000dcc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dd4:	45a6      	cmp	lr, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1da>
 8000dd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ddc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2ac>
 8000de2:	45a6      	cmp	lr, r4
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2ac>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	4464      	add	r4, ip
 8000dea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dee:	fba3 9502 	umull	r9, r5, r3, r2
 8000df2:	eba4 040e 	sub.w	r4, r4, lr
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46ae      	mov	lr, r5
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x29c>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x298>
 8000e00:	b156      	cbz	r6, 8000e18 <__udivmoddi4+0x208>
 8000e02:	ebb0 0208 	subs.w	r2, r0, r8
 8000e06:	eb64 040e 	sbc.w	r4, r4, lr
 8000e0a:	fa04 f707 	lsl.w	r7, r4, r7
 8000e0e:	40ca      	lsrs	r2, r1
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	4317      	orrs	r7, r2
 8000e14:	e9c6 7400 	strd	r7, r4, [r6]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	f1c3 0120 	rsb	r1, r3, #32
 8000e24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e28:	fa20 f201 	lsr.w	r2, r0, r1
 8000e2c:	fa25 f101 	lsr.w	r1, r5, r1
 8000e30:	409d      	lsls	r5, r3
 8000e32:	432a      	orrs	r2, r5
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e40:	fb07 1510 	mls	r5, r7, r0, r1
 8000e44:	0c11      	lsrs	r1, r2, #16
 8000e46:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e4a:	fb00 f50e 	mul.w	r5, r0, lr
 8000e4e:	428d      	cmp	r5, r1
 8000e50:	fa04 f403 	lsl.w	r4, r4, r3
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x258>
 8000e56:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b0>
 8000e60:	428d      	cmp	r5, r1
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b0>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4461      	add	r1, ip
 8000e68:	1b49      	subs	r1, r1, r5
 8000e6a:	b292      	uxth	r2, r2
 8000e6c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e70:	fb07 1115 	mls	r1, r7, r5, r1
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	fb05 f10e 	mul.w	r1, r5, lr
 8000e7c:	4291      	cmp	r1, r2
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x282>
 8000e80:	eb1c 0202 	adds.w	r2, ip, r2
 8000e84:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2a8>
 8000e8a:	4291      	cmp	r1, r2
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2a8>
 8000e8e:	3d02      	subs	r5, #2
 8000e90:	4462      	add	r2, ip
 8000e92:	1a52      	subs	r2, r2, r1
 8000e94:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0xfc>
 8000e9a:	4631      	mov	r1, r6
 8000e9c:	4630      	mov	r0, r6
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xa2>
 8000ea0:	4639      	mov	r1, r7
 8000ea2:	e6e6      	b.n	8000c72 <__udivmoddi4+0x62>
 8000ea4:	4610      	mov	r0, r2
 8000ea6:	e6fb      	b.n	8000ca0 <__udivmoddi4+0x90>
 8000ea8:	4548      	cmp	r0, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f0>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eb4:	3b01      	subs	r3, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f0>
 8000eb8:	4645      	mov	r5, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x282>
 8000ebc:	462b      	mov	r3, r5
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1da>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x258>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b0>
 8000ec8:	3d02      	subs	r5, #2
 8000eca:	4462      	add	r2, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x124>
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e70a      	b.n	8000ce8 <__udivmoddi4+0xd8>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x14e>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee0:	f000 fe04 	bl	8001aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee4:	f000 f80c 	bl	8000f00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee8:	f000 f8f8 	bl	80010dc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000eec:	f000 f874 	bl	8000fd8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000ef0:	f000 f8a0 	bl	8001034 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000ef4:	f000 f8c8 	bl	8001088 <MX_USART6_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  matrix_app_main();
 8000ef8:	f000 fd5c 	bl	80019b4 <matrix_app_main>
 8000efc:	e7fc      	b.n	8000ef8 <main+0x1c>
	...

08000f00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b094      	sub	sp, #80	; 0x50
 8000f04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	2230      	movs	r2, #48	; 0x30
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f008 f886 	bl	8009020 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f14:	f107 030c 	add.w	r3, r7, #12
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f24:	2300      	movs	r3, #0
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	4b29      	ldr	r3, [pc, #164]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2c:	4a28      	ldr	r2, [pc, #160]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f32:	6413      	str	r3, [r2, #64]	; 0x40
 8000f34:	4b26      	ldr	r3, [pc, #152]	; (8000fd0 <SystemClock_Config+0xd0>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f40:	2300      	movs	r3, #0
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <SystemClock_Config+0xd4>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f4c:	4a21      	ldr	r2, [pc, #132]	; (8000fd4 <SystemClock_Config+0xd4>)
 8000f4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <SystemClock_Config+0xd4>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f60:	2302      	movs	r3, #2
 8000f62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f64:	2301      	movs	r3, #1
 8000f66:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f68:	2310      	movs	r3, #16
 8000f6a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f70:	2300      	movs	r3, #0
 8000f72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f74:	2310      	movs	r3, #16
 8000f76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f78:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000f7c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f7e:	2304      	movs	r3, #4
 8000f80:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f82:	2307      	movs	r3, #7
 8000f84:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f86:	f107 0320 	add.w	r3, r7, #32
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f002 faea 	bl	8003564 <HAL_RCC_OscConfig>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f96:	f000 f963 	bl	8001260 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9a:	230f      	movs	r3, #15
 8000f9c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000faa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	2102      	movs	r1, #2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f002 fd4c 	bl	8003a54 <HAL_RCC_ClockConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000fc2:	f000 f94d 	bl	8001260 <Error_Handler>
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	3750      	adds	r7, #80	; 0x50
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40007000 	.word	0x40007000

08000fd8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fdc:	4b12      	ldr	r3, [pc, #72]	; (8001028 <MX_I2C1_Init+0x50>)
 8000fde:	4a13      	ldr	r2, [pc, #76]	; (800102c <MX_I2C1_Init+0x54>)
 8000fe0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000fe2:	4b11      	ldr	r3, [pc, #68]	; (8001028 <MX_I2C1_Init+0x50>)
 8000fe4:	4a12      	ldr	r2, [pc, #72]	; (8001030 <MX_I2C1_Init+0x58>)
 8000fe6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	; (8001028 <MX_I2C1_Init+0x50>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <MX_I2C1_Init+0x50>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <MX_I2C1_Init+0x50>)
 8000ff6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ffa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <MX_I2C1_Init+0x50>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <MX_I2C1_Init+0x50>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001008:	4b07      	ldr	r3, [pc, #28]	; (8001028 <MX_I2C1_Init+0x50>)
 800100a:	2200      	movs	r2, #0
 800100c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <MX_I2C1_Init+0x50>)
 8001010:	2200      	movs	r2, #0
 8001012:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001014:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_I2C1_Init+0x50>)
 8001016:	f001 f97f 	bl	8002318 <HAL_I2C_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001020:	f000 f91e 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	2000009c 	.word	0x2000009c
 800102c:	40005400 	.word	0x40005400
 8001030:	00061a80 	.word	0x00061a80

08001034 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001038:	4b11      	ldr	r3, [pc, #68]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 800103a:	4a12      	ldr	r2, [pc, #72]	; (8001084 <MX_USART2_UART_Init+0x50>)
 800103c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 800103e:	4b10      	ldr	r3, [pc, #64]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 8001040:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001044:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001046:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001052:	4b0b      	ldr	r3, [pc, #44]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001058:	4b09      	ldr	r3, [pc, #36]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 800105a:	220c      	movs	r2, #12
 800105c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105e:	4b08      	ldr	r3, [pc, #32]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 8001066:	2200      	movs	r2, #0
 8001068:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800106a:	4805      	ldr	r0, [pc, #20]	; (8001080 <MX_USART2_UART_Init+0x4c>)
 800106c:	f002 ff12 	bl	8003e94 <HAL_UART_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001076:	f000 f8f3 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	200000f0 	.word	0x200000f0
 8001084:	40004400 	.word	0x40004400

08001088 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800108c:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 800108e:	4a12      	ldr	r2, [pc, #72]	; (80010d8 <MX_USART6_UART_Init+0x50>)
 8001090:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 57600;
 8001092:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 8001094:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001098:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800109a:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80010a6:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 80010ae:	220c      	movs	r2, #12
 80010b0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010b2:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80010be:	4805      	ldr	r0, [pc, #20]	; (80010d4 <MX_USART6_UART_Init+0x4c>)
 80010c0:	f002 fee8 	bl	8003e94 <HAL_UART_Init>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80010ca:	f000 f8c9 	bl	8001260 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000134 	.word	0x20000134
 80010d8:	40011400 	.word	0x40011400

080010dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	; 0x28
 80010e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
 80010f6:	4b56      	ldr	r3, [pc, #344]	; (8001250 <MX_GPIO_Init+0x174>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	4a55      	ldr	r2, [pc, #340]	; (8001250 <MX_GPIO_Init+0x174>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	6313      	str	r3, [r2, #48]	; 0x30
 8001102:	4b53      	ldr	r3, [pc, #332]	; (8001250 <MX_GPIO_Init+0x174>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	f003 0304 	and.w	r3, r3, #4
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	4b4f      	ldr	r3, [pc, #316]	; (8001250 <MX_GPIO_Init+0x174>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	4a4e      	ldr	r2, [pc, #312]	; (8001250 <MX_GPIO_Init+0x174>)
 8001118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800111c:	6313      	str	r3, [r2, #48]	; 0x30
 800111e:	4b4c      	ldr	r3, [pc, #304]	; (8001250 <MX_GPIO_Init+0x174>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	4b48      	ldr	r3, [pc, #288]	; (8001250 <MX_GPIO_Init+0x174>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	4a47      	ldr	r2, [pc, #284]	; (8001250 <MX_GPIO_Init+0x174>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	6313      	str	r3, [r2, #48]	; 0x30
 800113a:	4b45      	ldr	r3, [pc, #276]	; (8001250 <MX_GPIO_Init+0x174>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	4b41      	ldr	r3, [pc, #260]	; (8001250 <MX_GPIO_Init+0x174>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	4a40      	ldr	r2, [pc, #256]	; (8001250 <MX_GPIO_Init+0x174>)
 8001150:	f043 0302 	orr.w	r3, r3, #2
 8001154:	6313      	str	r3, [r2, #48]	; 0x30
 8001156:	4b3e      	ldr	r3, [pc, #248]	; (8001250 <MX_GPIO_Init+0x174>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FLEX_SPI_I2C_N_Pin|LPn1_Pin|LPn2_Pin|LPn3_Pin
 8001162:	2200      	movs	r2, #0
 8001164:	f242 010f 	movw	r1, #8207	; 0x200f
 8001168:	483a      	ldr	r0, [pc, #232]	; (8001254 <MX_GPIO_Init+0x178>)
 800116a:	f001 f87d 	bl	8002268 <HAL_GPIO_WritePin>
                          |LPn4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	2120      	movs	r1, #32
 8001172:	4839      	ldr	r0, [pc, #228]	; (8001258 <MX_GPIO_Init+0x17c>)
 8001174:	f001 f878 	bl	8002268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_EN_C_Pin|LPn_C_Pin, GPIO_PIN_SET);
 8001178:	2201      	movs	r2, #1
 800117a:	2111      	movs	r1, #17
 800117c:	4837      	ldr	r0, [pc, #220]	; (800125c <MX_GPIO_Init+0x180>)
 800117e:	f001 f873 	bl	8002268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2C_RST_C_GPIO_Port, I2C_RST_C_Pin, GPIO_PIN_RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	2108      	movs	r1, #8
 8001186:	4835      	ldr	r0, [pc, #212]	; (800125c <MX_GPIO_Init+0x180>)
 8001188:	f001 f86e 	bl	8002268 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FLEX_SPI_I2C_N_Pin LPn3_Pin */
  GPIO_InitStruct.Pin = FLEX_SPI_I2C_N_Pin|LPn3_Pin;
 800118c:	f242 0304 	movw	r3, #8196	; 0x2004
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001192:	2301      	movs	r3, #1
 8001194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119a:	2300      	movs	r3, #0
 800119c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800119e:	f107 0314 	add.w	r3, r7, #20
 80011a2:	4619      	mov	r1, r3
 80011a4:	482b      	ldr	r0, [pc, #172]	; (8001254 <MX_GPIO_Init+0x178>)
 80011a6:	f000 fedb 	bl	8001f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPn1_Pin LPn2_Pin LPn4_Pin */
  GPIO_InitStruct.Pin = LPn1_Pin|LPn2_Pin|LPn4_Pin;
 80011aa:	230b      	movs	r3, #11
 80011ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011b2:	2301      	movs	r3, #1
 80011b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4619      	mov	r1, r3
 80011c0:	4824      	ldr	r0, [pc, #144]	; (8001254 <MX_GPIO_Init+0x178>)
 80011c2:	f000 fecd 	bl	8001f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_C_Pin INT1_Pin INT2_Pin INT3_Pin
                           INT4_Pin */
  GPIO_InitStruct.Pin = INT_C_Pin|INT1_Pin|INT2_Pin|INT3_Pin
 80011c6:	f44f 7374 	mov.w	r3, #976	; 0x3d0
 80011ca:	617b      	str	r3, [r7, #20]
                          |INT4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011cc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	481e      	ldr	r0, [pc, #120]	; (8001258 <MX_GPIO_Init+0x17c>)
 80011de:	f000 febf 	bl	8001f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011e2:	2320      	movs	r3, #32
 80011e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e6:	2301      	movs	r3, #1
 80011e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ee:	2300      	movs	r3, #0
 80011f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	4817      	ldr	r0, [pc, #92]	; (8001258 <MX_GPIO_Init+0x17c>)
 80011fa:	f000 feb1 	bl	8001f60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_EN_C_Pin LPn_C_Pin */
  GPIO_InitStruct.Pin = PWR_EN_C_Pin|LPn_C_Pin;
 80011fe:	2311      	movs	r3, #17
 8001200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001202:	2301      	movs	r3, #1
 8001204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001206:	2301      	movs	r3, #1
 8001208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120a:	2300      	movs	r3, #0
 800120c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	4811      	ldr	r0, [pc, #68]	; (800125c <MX_GPIO_Init+0x180>)
 8001216:	f000 fea3 	bl	8001f60 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_RST_C_Pin */
  GPIO_InitStruct.Pin = I2C_RST_C_Pin;
 800121a:	2308      	movs	r3, #8
 800121c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121e:	2301      	movs	r3, #1
 8001220:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001222:	2302      	movs	r3, #2
 8001224:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001226:	2300      	movs	r3, #0
 8001228:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(I2C_RST_C_GPIO_Port, &GPIO_InitStruct);
 800122a:	f107 0314 	add.w	r3, r7, #20
 800122e:	4619      	mov	r1, r3
 8001230:	480a      	ldr	r0, [pc, #40]	; (800125c <MX_GPIO_Init+0x180>)
 8001232:	f000 fe95 	bl	8001f60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	2100      	movs	r1, #0
 800123a:	200a      	movs	r0, #10
 800123c:	f000 fdc7 	bl	8001dce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001240:	200a      	movs	r0, #10
 8001242:	f000 fde0 	bl	8001e06 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001246:	bf00      	nop
 8001248:	3728      	adds	r7, #40	; 0x28
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800
 8001254:	40020800 	.word	0x40020800
 8001258:	40020000 	.word	0x40020000
 800125c:	40020400 	.word	0x40020400

08001260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001264:	b672      	cpsid	i
}
 8001266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001268:	e7fe      	b.n	8001268 <Error_Handler+0x8>
	...

0800126c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <HAL_MspInit+0x4c>)
 8001278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127a:	4a0f      	ldr	r2, [pc, #60]	; (80012b8 <HAL_MspInit+0x4c>)
 800127c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001280:	6453      	str	r3, [r2, #68]	; 0x44
 8001282:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <HAL_MspInit+0x4c>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <HAL_MspInit+0x4c>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001296:	4a08      	ldr	r2, [pc, #32]	; (80012b8 <HAL_MspInit+0x4c>)
 8001298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800129c:	6413      	str	r3, [r2, #64]	; 0x40
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <HAL_MspInit+0x4c>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012a6:	603b      	str	r3, [r7, #0]
 80012a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80012aa:	2007      	movs	r0, #7
 80012ac:	f000 fd84 	bl	8001db8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40023800 	.word	0x40023800

080012bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08a      	sub	sp, #40	; 0x28
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a19      	ldr	r2, [pc, #100]	; (8001340 <HAL_I2C_MspInit+0x84>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d12c      	bne.n	8001338 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	4b18      	ldr	r3, [pc, #96]	; (8001344 <HAL_I2C_MspInit+0x88>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	4a17      	ldr	r2, [pc, #92]	; (8001344 <HAL_I2C_MspInit+0x88>)
 80012e8:	f043 0302 	orr.w	r3, r3, #2
 80012ec:	6313      	str	r3, [r2, #48]	; 0x30
 80012ee:	4b15      	ldr	r3, [pc, #84]	; (8001344 <HAL_I2C_MspInit+0x88>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	f003 0302 	and.w	r3, r3, #2
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001300:	2312      	movs	r3, #18
 8001302:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001308:	2303      	movs	r3, #3
 800130a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800130c:	2304      	movs	r3, #4
 800130e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	4619      	mov	r1, r3
 8001316:	480c      	ldr	r0, [pc, #48]	; (8001348 <HAL_I2C_MspInit+0x8c>)
 8001318:	f000 fe22 	bl	8001f60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	4b08      	ldr	r3, [pc, #32]	; (8001344 <HAL_I2C_MspInit+0x88>)
 8001322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001324:	4a07      	ldr	r2, [pc, #28]	; (8001344 <HAL_I2C_MspInit+0x88>)
 8001326:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800132a:	6413      	str	r3, [r2, #64]	; 0x40
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <HAL_I2C_MspInit+0x88>)
 800132e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001330:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001338:	bf00      	nop
 800133a:	3728      	adds	r7, #40	; 0x28
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40005400 	.word	0x40005400
 8001344:	40023800 	.word	0x40023800
 8001348:	40020400 	.word	0x40020400

0800134c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08c      	sub	sp, #48	; 0x30
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a36      	ldr	r2, [pc, #216]	; (8001444 <HAL_UART_MspInit+0xf8>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d134      	bne.n	80013d8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	61bb      	str	r3, [r7, #24]
 8001372:	4b35      	ldr	r3, [pc, #212]	; (8001448 <HAL_UART_MspInit+0xfc>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001376:	4a34      	ldr	r2, [pc, #208]	; (8001448 <HAL_UART_MspInit+0xfc>)
 8001378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800137c:	6413      	str	r3, [r2, #64]	; 0x40
 800137e:	4b32      	ldr	r3, [pc, #200]	; (8001448 <HAL_UART_MspInit+0xfc>)
 8001380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001386:	61bb      	str	r3, [r7, #24]
 8001388:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]
 800138e:	4b2e      	ldr	r3, [pc, #184]	; (8001448 <HAL_UART_MspInit+0xfc>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4a2d      	ldr	r2, [pc, #180]	; (8001448 <HAL_UART_MspInit+0xfc>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4b2b      	ldr	r3, [pc, #172]	; (8001448 <HAL_UART_MspInit+0xfc>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013a6:	230c      	movs	r3, #12
 80013a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013aa:	2302      	movs	r3, #2
 80013ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013b6:	2307      	movs	r3, #7
 80013b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ba:	f107 031c 	add.w	r3, r7, #28
 80013be:	4619      	mov	r1, r3
 80013c0:	4822      	ldr	r0, [pc, #136]	; (800144c <HAL_UART_MspInit+0x100>)
 80013c2:	f000 fdcd 	bl	8001f60 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	2026      	movs	r0, #38	; 0x26
 80013cc:	f000 fcff 	bl	8001dce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013d0:	2026      	movs	r0, #38	; 0x26
 80013d2:	f000 fd18 	bl	8001e06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80013d6:	e031      	b.n	800143c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART6)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a1c      	ldr	r2, [pc, #112]	; (8001450 <HAL_UART_MspInit+0x104>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d12c      	bne.n	800143c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <HAL_UART_MspInit+0xfc>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	4a17      	ldr	r2, [pc, #92]	; (8001448 <HAL_UART_MspInit+0xfc>)
 80013ec:	f043 0320 	orr.w	r3, r3, #32
 80013f0:	6453      	str	r3, [r2, #68]	; 0x44
 80013f2:	4b15      	ldr	r3, [pc, #84]	; (8001448 <HAL_UART_MspInit+0xfc>)
 80013f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f6:	f003 0320 	and.w	r3, r3, #32
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	4b11      	ldr	r3, [pc, #68]	; (8001448 <HAL_UART_MspInit+0xfc>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a10      	ldr	r2, [pc, #64]	; (8001448 <HAL_UART_MspInit+0xfc>)
 8001408:	f043 0301 	orr.w	r3, r3, #1
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <HAL_UART_MspInit+0xfc>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0301 	and.w	r3, r3, #1
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800141a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800141e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001428:	2303      	movs	r3, #3
 800142a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800142c:	2308      	movs	r3, #8
 800142e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001430:	f107 031c 	add.w	r3, r7, #28
 8001434:	4619      	mov	r1, r3
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <HAL_UART_MspInit+0x100>)
 8001438:	f000 fd92 	bl	8001f60 <HAL_GPIO_Init>
}
 800143c:	bf00      	nop
 800143e:	3730      	adds	r7, #48	; 0x30
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	40004400 	.word	0x40004400
 8001448:	40023800 	.word	0x40023800
 800144c:	40020000 	.word	0x40020000
 8001450:	40011400 	.word	0x40011400

08001454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001458:	e7fe      	b.n	8001458 <NMI_Handler+0x4>

0800145a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800145a:	b480      	push	{r7}
 800145c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800145e:	e7fe      	b.n	800145e <HardFault_Handler+0x4>

08001460 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001464:	e7fe      	b.n	8001464 <MemManage_Handler+0x4>

08001466 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001466:	b480      	push	{r7}
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800146a:	e7fe      	b.n	800146a <BusFault_Handler+0x4>

0800146c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <UsageFault_Handler+0x4>

08001472 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001472:	b480      	push	{r7}
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014a0:	f000 fb76 	bl	8001b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_C_Pin);
 80014ac:	2010      	movs	r0, #16
 80014ae:	f000 ff0f 	bl	80022d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
	...

080014b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <USART2_IRQHandler+0x10>)
 80014be:	f002 fdc9 	bl	8004054 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200000f0 	.word	0x200000f0

080014cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014d0:	4b06      	ldr	r3, [pc, #24]	; (80014ec <SystemInit+0x20>)
 80014d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014d6:	4a05      	ldr	r2, [pc, #20]	; (80014ec <SystemInit+0x20>)
 80014d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <init_tof>:
SEN_data_t sensor_data;


LED LEDMatrix[MATRIX_HEIGHT][MATRIX_WIDTH];

uint8_t init_tof(VL53LMZ_Configuration	*config){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	uint8_t status = VL53LMZ_STATUS_OK;
 80014f8:	2300      	movs	r3, #0
 80014fa:	73fb      	strb	r3, [r7, #15]

	config->platform.address = VL53LMZ_DEFAULT_I2C_ADDRESS;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2252      	movs	r2, #82	; 0x52
 8001500:	801a      	strh	r2, [r3, #0]

	status |= vl53lmz_init(config);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f004 f978 	bl	80057f8 <vl53lmz_init>
 8001508:	4603      	mov	r3, r0
 800150a:	461a      	mov	r2, r3
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	4313      	orrs	r3, r2
 8001510:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(1000);
 8001512:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001516:	f000 fb5b 	bl	8001bd0 <HAL_Delay>
	//TODO more initialization
	status |= vl53lmz_set_resolution(config, VL53LMZ_RESOLUTION_8X8);
 800151a:	2140      	movs	r1, #64	; 0x40
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f005 f93f 	bl	80067a0 <vl53lmz_set_resolution>
 8001522:	4603      	mov	r3, r0
 8001524:	461a      	mov	r2, r3
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	4313      	orrs	r3, r2
 800152a:	73fb      	strb	r3, [r7, #15]
	status |= vl53lmz_set_ranging_frequency_hz(config, 15);
 800152c:	210f      	movs	r1, #15
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f005 fa0a 	bl	8006948 <vl53lmz_set_ranging_frequency_hz>
 8001534:	4603      	mov	r3, r0
 8001536:	461a      	mov	r2, r3
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	4313      	orrs	r3, r2
 800153c:	73fb      	strb	r3, [r7, #15]

	HAL_Delay(500);
 800153e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001542:	f000 fb45 	bl	8001bd0 <HAL_Delay>

	return status;
 8001546:	7bfb      	ldrb	r3, [r7, #15]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <init_tracking>:

uint8_t init_tracking(){
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	717b      	strb	r3, [r7, #5]
	uint8_t row, col;

	status |= GW_init(&gest_predictor, &hand_tracker, &sensor_data);
 800155a:	4a33      	ldr	r2, [pc, #204]	; (8001628 <init_tracking+0xd8>)
 800155c:	4933      	ldr	r1, [pc, #204]	; (800162c <init_tracking+0xdc>)
 800155e:	4834      	ldr	r0, [pc, #208]	; (8001630 <init_tracking+0xe0>)
 8001560:	f005 fe1c 	bl	800719c <GW_init>
 8001564:	4603      	mov	r3, r0
 8001566:	b25a      	sxtb	r2, r3
 8001568:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800156c:	4313      	orrs	r3, r2
 800156e:	b25b      	sxtb	r3, r3
 8001570:	717b      	strb	r3, [r7, #5]

	status |= HT_set_square_resolution(&hand_tracker, &sensor_data, VL53LMZ_RESOLUTION_8X8);
 8001572:	2240      	movs	r2, #64	; 0x40
 8001574:	492c      	ldr	r1, [pc, #176]	; (8001628 <init_tracking+0xd8>)
 8001576:	482d      	ldr	r0, [pc, #180]	; (800162c <init_tracking+0xdc>)
 8001578:	f006 fd70 	bl	800805c <HT_set_square_resolution>
 800157c:	4603      	mov	r3, r0
 800157e:	b25a      	sxtb	r2, r3
 8001580:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001584:	4313      	orrs	r3, r2
 8001586:	b25b      	sxtb	r3, r3
 8001588:	717b      	strb	r3, [r7, #5]

	status |= GW_set_frequency(&gest_predictor, &hand_tracker, &sensor_data, 15);
 800158a:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 800158e:	4a26      	ldr	r2, [pc, #152]	; (8001628 <init_tracking+0xd8>)
 8001590:	4926      	ldr	r1, [pc, #152]	; (800162c <init_tracking+0xdc>)
 8001592:	4827      	ldr	r0, [pc, #156]	; (8001630 <init_tracking+0xe0>)
 8001594:	f005 fedc 	bl	8007350 <GW_set_frequency>
 8001598:	4603      	mov	r3, r0
 800159a:	b25a      	sxtb	r2, r3
 800159c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	b25b      	sxtb	r3, r3
 80015a4:	717b      	strb	r3, [r7, #5]

	for (row = 0; row < MATRIX_HEIGHT; row++){
 80015a6:	2300      	movs	r3, #0
 80015a8:	71fb      	strb	r3, [r7, #7]
 80015aa:	e034      	b.n	8001616 <init_tracking+0xc6>
		for (col = 0; col < MATRIX_WIDTH; col++){
 80015ac:	2300      	movs	r3, #0
 80015ae:	71bb      	strb	r3, [r7, #6]
 80015b0:	e02b      	b.n	800160a <init_tracking+0xba>
			LEDMatrix[row][col].row = row;
 80015b2:	79f9      	ldrb	r1, [r7, #7]
 80015b4:	79bb      	ldrb	r3, [r7, #6]
 80015b6:	481f      	ldr	r0, [pc, #124]	; (8001634 <init_tracking+0xe4>)
 80015b8:	461a      	mov	r2, r3
 80015ba:	0052      	lsls	r2, r2, #1
 80015bc:	441a      	add	r2, r3
 80015be:	460b      	mov	r3, r1
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	1a5b      	subs	r3, r3, r1
 80015c4:	4413      	add	r3, r2
 80015c6:	4403      	add	r3, r0
 80015c8:	79fa      	ldrb	r2, [r7, #7]
 80015ca:	701a      	strb	r2, [r3, #0]
			LEDMatrix[row][col].column = col;
 80015cc:	79f9      	ldrb	r1, [r7, #7]
 80015ce:	79bb      	ldrb	r3, [r7, #6]
 80015d0:	4818      	ldr	r0, [pc, #96]	; (8001634 <init_tracking+0xe4>)
 80015d2:	461a      	mov	r2, r3
 80015d4:	0052      	lsls	r2, r2, #1
 80015d6:	441a      	add	r2, r3
 80015d8:	460b      	mov	r3, r1
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	1a5b      	subs	r3, r3, r1
 80015de:	4413      	add	r3, r2
 80015e0:	4403      	add	r3, r0
 80015e2:	3301      	adds	r3, #1
 80015e4:	79ba      	ldrb	r2, [r7, #6]
 80015e6:	701a      	strb	r2, [r3, #0]
			LEDMatrix[row][col].color = Black;
 80015e8:	79f9      	ldrb	r1, [r7, #7]
 80015ea:	79bb      	ldrb	r3, [r7, #6]
 80015ec:	4811      	ldr	r0, [pc, #68]	; (8001634 <init_tracking+0xe4>)
 80015ee:	461a      	mov	r2, r3
 80015f0:	0052      	lsls	r2, r2, #1
 80015f2:	441a      	add	r2, r3
 80015f4:	460b      	mov	r3, r1
 80015f6:	011b      	lsls	r3, r3, #4
 80015f8:	1a5b      	subs	r3, r3, r1
 80015fa:	4413      	add	r3, r2
 80015fc:	4403      	add	r3, r0
 80015fe:	3302      	adds	r3, #2
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
		for (col = 0; col < MATRIX_WIDTH; col++){
 8001604:	79bb      	ldrb	r3, [r7, #6]
 8001606:	3301      	adds	r3, #1
 8001608:	71bb      	strb	r3, [r7, #6]
 800160a:	79bb      	ldrb	r3, [r7, #6]
 800160c:	2b04      	cmp	r3, #4
 800160e:	d9d0      	bls.n	80015b2 <init_tracking+0x62>
	for (row = 0; row < MATRIX_HEIGHT; row++){
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	3301      	adds	r3, #1
 8001614:	71fb      	strb	r3, [r7, #7]
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b04      	cmp	r3, #4
 800161a:	d9c7      	bls.n	80015ac <init_tracking+0x5c>
		}
	}
	return status;
 800161c:	797b      	ldrb	r3, [r7, #5]
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200041b0 	.word	0x200041b0
 800162c:	200039f8 	.word	0x200039f8
 8001630:	20002a98 	.word	0x20002a98
 8001634:	20004410 	.word	0x20004410

08001638 <send_led_data>:

uint8_t send_led_data(LED* updated_LED){
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	73fb      	strb	r3, [r7, #15]
//	uint8_t data_buffer[5] = {updated_LED->row, updated_LED->column,
//							updated_LED->color};
	//test buffer
	uint8_t data_buffer[5] = {updated_LED->row, updated_LED->column,
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	723b      	strb	r3, [r7, #8]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	785b      	ldrb	r3, [r3, #1]
 800164e:	727b      	strb	r3, [r7, #9]
 8001650:	2304      	movs	r3, #4
 8001652:	72bb      	strb	r3, [r7, #10]
 8001654:	2300      	movs	r3, #0
 8001656:	72fb      	strb	r3, [r7, #11]
 8001658:	2300      	movs	r3, #0
 800165a:	733b      	strb	r3, [r7, #12]
								4, 0, 0};


	status |= HAL_UART_Transmit(&huart6, data_buffer, 5, 1000);
 800165c:	f107 0108 	add.w	r1, r7, #8
 8001660:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001664:	2205      	movs	r2, #5
 8001666:	4808      	ldr	r0, [pc, #32]	; (8001688 <send_led_data+0x50>)
 8001668:	f002 fc61 	bl	8003f2e <HAL_UART_Transmit>
 800166c:	4603      	mov	r3, r0
 800166e:	461a      	mov	r2, r3
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	4313      	orrs	r3, r2
 8001674:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8001676:	200a      	movs	r0, #10
 8001678:	f000 faaa 	bl	8001bd0 <HAL_Delay>

	return status;
 800167c:	7bfb      	ldrb	r3, [r7, #15]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000134 	.word	0x20000134

0800168c <select_target_index>:

int* select_target_index(int *target_indices, int zone_index, VL53LMZ_ResultsData *pRangingData)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
	(void) pRangingData;
	target_indices[0] = zone_index * VL53LMZ_NB_TARGET_PER_ZONE;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	601a      	str	r2, [r3, #0]
	return target_indices;
 800169e:	68fb      	ldr	r3, [r7, #12]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <sample_once>:

uint8_t sample_once(VL53LMZ_Configuration* config, VL53LMZ_ResultsData* results){
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53LMZ_STATUS_OK;
 80016b6:	2300      	movs	r3, #0
 80016b8:	73fb      	strb	r3, [r7, #15]
	uint8_t is_ready = 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	73bb      	strb	r3, [r7, #14]

	while(is_ready == 0){ // poll ;)
 80016be:	e00a      	b.n	80016d6 <sample_once+0x2a>
		status |= vl53lmz_check_data_ready(config, &is_ready);
 80016c0:	f107 030e 	add.w	r3, r7, #14
 80016c4:	4619      	mov	r1, r3
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f004 fe7a 	bl	80063c0 <vl53lmz_check_data_ready>
 80016cc:	4603      	mov	r3, r0
 80016ce:	461a      	mov	r2, r3
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	73fb      	strb	r3, [r7, #15]
	while(is_ready == 0){ // poll ;)
 80016d6:	7bbb      	ldrb	r3, [r7, #14]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f1      	beq.n	80016c0 <sample_once+0x14>
	}
	vl53lmz_get_ranging_data(config, results);
 80016dc:	6839      	ldr	r1, [r7, #0]
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f004 fec4 	bl	800646c <vl53lmz_get_ranging_data>

	return status;
 80016e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
	...

080016f0 <SEN_CopyRangingData>:

uint8_t SEN_CopyRangingData(SEN_data_t* pDest, VL53LMZ_ResultsData *pRangingData)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08c      	sub	sp, #48	; 0x30
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
	float ranging, peak;
	bool valid;
	int idx, result, nb_targets, target_idx[3], target_status;

	if (pDest == NULL || pRangingData == NULL) return -1;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d002      	beq.n	8001706 <SEN_CopyRangingData+0x16>
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <SEN_CopyRangingData+0x1a>
 8001706:	23ff      	movs	r3, #255	; 0xff
 8001708:	e07e      	b.n	8001808 <SEN_CopyRangingData+0x118>

	pDest->timestamp_ms = GET_TIME_STAMP();
 800170a:	f000 fa55 	bl	8001bb8 <HAL_GetTick>
 800170e:	4603      	mov	r3, r0
 8001710:	461a      	mov	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	61da      	str	r2, [r3, #28]

	for (idx = 0; idx < pDest->info.nb_zones; idx++)
 8001716:	2300      	movs	r3, #0
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
 800171a:	e06f      	b.n	80017fc <SEN_CopyRangingData+0x10c>
	{
		select_target_index(target_idx, idx, pRangingData);
 800171c:	f107 0308 	add.w	r3, r7, #8
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff ffb1 	bl	800168c <select_target_index>

		ranging = pRangingData->distance_mm[target_idx[0]]/4.0; // Signed 14.2
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	4413      	add	r3, r2
 8001736:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe fe9e 	bl	800047c <__aeabi_i2d>
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	4b32      	ldr	r3, [pc, #200]	; (8001810 <SEN_CopyRangingData+0x120>)
 8001746:	f7ff f82d 	bl	80007a4 <__aeabi_ddiv>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4610      	mov	r0, r2
 8001750:	4619      	mov	r1, r3
 8001752:	f7ff f9f5 	bl	8000b40 <__aeabi_d2f>
 8001756:	4603      	mov	r3, r0
 8001758:	62bb      	str	r3, [r7, #40]	; 0x28

		peak = pRangingData->signal_per_spad[target_idx[0]]/2048.0; // Unsigned 21.11
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	3390      	adds	r3, #144	; 0x90
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4618      	mov	r0, r3
 8001768:	f7fe fe78 	bl	800045c <__aeabi_ui2d>
 800176c:	f04f 0200 	mov.w	r2, #0
 8001770:	4b28      	ldr	r3, [pc, #160]	; (8001814 <SEN_CopyRangingData+0x124>)
 8001772:	f7ff f817 	bl	80007a4 <__aeabi_ddiv>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4610      	mov	r0, r2
 800177c:	4619      	mov	r1, r3
 800177e:	f7ff f9df 	bl	8000b40 <__aeabi_d2f>
 8001782:	4603      	mov	r3, r0
 8001784:	627b      	str	r3, [r7, #36]	; 0x24
		nb_targets = pRangingData->nb_target_detected[idx];
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800178a:	4413      	add	r3, r2
 800178c:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	623b      	str	r3, [r7, #32]
		target_status = pRangingData->target_status[target_idx[0]];
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	4413      	add	r3, r2
 800179a:	f893 3484 	ldrb.w	r3, [r3, #1156]	; 0x484
 800179e:	61fb      	str	r3, [r7, #28]

		valid = (nb_targets > 0)
				&& (target_status == 4 || target_status == 5 || target_status == 6 || target_status == 9 || target_status == 10);
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	dd10      	ble.n	80017c8 <SEN_CopyRangingData+0xd8>
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	2b04      	cmp	r3, #4
 80017aa:	d00b      	beq.n	80017c4 <SEN_CopyRangingData+0xd4>
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	2b05      	cmp	r3, #5
 80017b0:	d008      	beq.n	80017c4 <SEN_CopyRangingData+0xd4>
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	2b06      	cmp	r3, #6
 80017b6:	d005      	beq.n	80017c4 <SEN_CopyRangingData+0xd4>
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	2b09      	cmp	r3, #9
 80017bc:	d002      	beq.n	80017c4 <SEN_CopyRangingData+0xd4>
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	2b0a      	cmp	r3, #10
 80017c2:	d101      	bne.n	80017c8 <SEN_CopyRangingData+0xd8>
 80017c4:	2301      	movs	r3, #1
 80017c6:	e000      	b.n	80017ca <SEN_CopyRangingData+0xda>
 80017c8:	2300      	movs	r3, #0
		valid = (nb_targets > 0)
 80017ca:	76fb      	strb	r3, [r7, #27]
 80017cc:	7efb      	ldrb	r3, [r7, #27]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	76fb      	strb	r3, [r7, #27]
		result = SEN_set_data(pDest, idx, ranging, peak, valid);
 80017d4:	7efb      	ldrb	r3, [r7, #27]
 80017d6:	461a      	mov	r2, r3
 80017d8:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80017dc:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 80017e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f007 fa31 	bl	8008c4a <SEN_set_data>
 80017e8:	6178      	str	r0, [r7, #20]

		if (result != 0) return result;
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d002      	beq.n	80017f6 <SEN_CopyRangingData+0x106>
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	e008      	b.n	8001808 <SEN_CopyRangingData+0x118>
	for (idx = 0; idx < pDest->info.nb_zones; idx++)
 80017f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f8:	3301      	adds	r3, #1
 80017fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001802:	429a      	cmp	r2, r3
 8001804:	db8a      	blt.n	800171c <SEN_CopyRangingData+0x2c>
	}

	return 0;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3730      	adds	r7, #48	; 0x30
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40100000 	.word	0x40100000
 8001814:	40a00000 	.word	0x40a00000

08001818 <convertSingleSensorPos>:

void convertSingleSensorPos(int x, int y, int z, uint8_t *pos_buffer) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b08a      	sub	sp, #40	; 0x28
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
 8001824:	603b      	str	r3, [r7, #0]
	float maxX = z*SINE_VALUE;
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7fe fe28 	bl	800047c <__aeabi_i2d>
 800182c:	a334      	add	r3, pc, #208	; (adr r3, 8001900 <convertSingleSensorPos+0xe8>)
 800182e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001832:	f7fe fe8d 	bl	8000550 <__aeabi_dmul>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4610      	mov	r0, r2
 800183c:	4619      	mov	r1, r3
 800183e:	f7ff f97f 	bl	8000b40 <__aeabi_d2f>
 8001842:	4603      	mov	r3, r0
 8001844:	61fb      	str	r3, [r7, #28]
	float maxY = maxX;
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	61bb      	str	r3, [r7, #24]
	float Xinterval = (maxX*2)/MAX_QUADRANT_X; // divide by 13 and we can overlap column 13 of left sensor with column 1 of right sensor
 800184a:	edd7 7a07 	vldr	s15, [r7, #28]
 800184e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001852:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8001856:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800185a:	edc7 7a05 	vstr	s15, [r7, #20]
	float Yinterval = (maxY*2)/MAX_QUADRANT_Y;
 800185e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001862:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001866:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800186a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800186e:	edc7 7a04 	vstr	s15, [r7, #16]
	int row = -1*(y/Yinterval);
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	ee07 3a90 	vmov	s15, r3
 8001878:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800187c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001880:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001884:	eef1 7a67 	vneg.f32	s15, s15
 8001888:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800188c:	ee17 3a90 	vmov	r3, s15
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
	int col = x/Xinterval;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	ee07 3a90 	vmov	s15, r3
 8001898:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800189c:	ed97 7a05 	vldr	s14, [r7, #20]
 80018a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a8:	ee17 3a90 	vmov	r3, s15
 80018ac:	623b      	str	r3, [r7, #32]
	row += (int) (MAX_QUADRANT_Y/2);
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	3302      	adds	r3, #2
 80018b2:	627b      	str	r3, [r7, #36]	; 0x24
	col += (int) (MAX_QUADRANT_X/2);
 80018b4:	6a3b      	ldr	r3, [r7, #32]
 80018b6:	3302      	adds	r3, #2
 80018b8:	623b      	str	r3, [r7, #32]
	if (row > MAX_QUADRANT_Y-1) {
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	2b04      	cmp	r3, #4
 80018be:	dd01      	ble.n	80018c4 <convertSingleSensorPos+0xac>
		row = MAX_QUADRANT_Y-1;
 80018c0:	2304      	movs	r3, #4
 80018c2:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (row < 0) {
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	da01      	bge.n	80018ce <convertSingleSensorPos+0xb6>
		row = 0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (col > MAX_QUADRANT_X-1) {
 80018ce:	6a3b      	ldr	r3, [r7, #32]
 80018d0:	2b04      	cmp	r3, #4
 80018d2:	dd01      	ble.n	80018d8 <convertSingleSensorPos+0xc0>
		col = MAX_QUADRANT_X-1;
 80018d4:	2304      	movs	r3, #4
 80018d6:	623b      	str	r3, [r7, #32]
	}
	if (col < 0) {
 80018d8:	6a3b      	ldr	r3, [r7, #32]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	da01      	bge.n	80018e2 <convertSingleSensorPos+0xca>
		col = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	623b      	str	r3, [r7, #32]
	}
	pos_buffer[0] = (uint8_t) row;
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	701a      	strb	r2, [r3, #0]
	pos_buffer[1] = (uint8_t) col;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	3301      	adds	r3, #1
 80018ee:	6a3a      	ldr	r2, [r7, #32]
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	701a      	strb	r2, [r3, #0]
}
 80018f4:	bf00      	nop
 80018f6:	3728      	adds	r7, #40	; 0x28
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	f3af 8000 	nop.w
 8001900:	99fc1567 	.word	0x99fc1567
 8001904:	3fda8279 	.word	0x3fda8279

08001908 <update_led_matrix>:


void update_led_matrix(HT_hand_t* cur_hand, led_color new_color){
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	460b      	mov	r3, r1
 8001912:	70fb      	strb	r3, [r7, #3]
	uint8_t led_index[2];
	uint8_t row, col;

	convertSingleSensorPos(cur_hand->hand_x, cur_hand->hand_y, cur_hand->hand_z, led_index);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	edd3 7a00 	vldr	s15, [r3]
 800191a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	edd3 7a01 	vldr	s15, [r3, #4]
 8001924:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	edd3 7a02 	vldr	s15, [r3, #8]
 800192e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001932:	f107 030c 	add.w	r3, r7, #12
 8001936:	ee17 2a90 	vmov	r2, s15
 800193a:	ee16 1a90 	vmov	r1, s13
 800193e:	ee17 0a10 	vmov	r0, s14
 8001942:	f7ff ff69 	bl	8001818 <convertSingleSensorPos>
	row = led_index[0];
 8001946:	7b3b      	ldrb	r3, [r7, #12]
 8001948:	73fb      	strb	r3, [r7, #15]
	col = led_index[1];
 800194a:	7b7b      	ldrb	r3, [r7, #13]
 800194c:	73bb      	strb	r3, [r7, #14]

//	send_led_data(&LEDMatrix[row][col]);

	if (LEDMatrix[row][col].color != new_color){
 800194e:	7bf9      	ldrb	r1, [r7, #15]
 8001950:	7bbb      	ldrb	r3, [r7, #14]
 8001952:	4817      	ldr	r0, [pc, #92]	; (80019b0 <update_led_matrix+0xa8>)
 8001954:	461a      	mov	r2, r3
 8001956:	0052      	lsls	r2, r2, #1
 8001958:	441a      	add	r2, r3
 800195a:	460b      	mov	r3, r1
 800195c:	011b      	lsls	r3, r3, #4
 800195e:	1a5b      	subs	r3, r3, r1
 8001960:	4413      	add	r3, r2
 8001962:	4403      	add	r3, r0
 8001964:	3302      	adds	r3, #2
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	78fa      	ldrb	r2, [r7, #3]
 800196a:	429a      	cmp	r2, r3
 800196c:	d01b      	beq.n	80019a6 <update_led_matrix+0x9e>
		LEDMatrix[row][col].color = new_color;
 800196e:	7bf9      	ldrb	r1, [r7, #15]
 8001970:	7bbb      	ldrb	r3, [r7, #14]
 8001972:	480f      	ldr	r0, [pc, #60]	; (80019b0 <update_led_matrix+0xa8>)
 8001974:	461a      	mov	r2, r3
 8001976:	0052      	lsls	r2, r2, #1
 8001978:	441a      	add	r2, r3
 800197a:	460b      	mov	r3, r1
 800197c:	011b      	lsls	r3, r3, #4
 800197e:	1a5b      	subs	r3, r3, r1
 8001980:	4413      	add	r3, r2
 8001982:	4403      	add	r3, r0
 8001984:	3302      	adds	r3, #2
 8001986:	78fa      	ldrb	r2, [r7, #3]
 8001988:	701a      	strb	r2, [r3, #0]
		send_led_data(&LEDMatrix[row][col]);
 800198a:	7bf9      	ldrb	r1, [r7, #15]
 800198c:	7bbb      	ldrb	r3, [r7, #14]
 800198e:	461a      	mov	r2, r3
 8001990:	0052      	lsls	r2, r2, #1
 8001992:	441a      	add	r2, r3
 8001994:	460b      	mov	r3, r1
 8001996:	011b      	lsls	r3, r3, #4
 8001998:	1a5b      	subs	r3, r3, r1
 800199a:	4413      	add	r3, r2
 800199c:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <update_led_matrix+0xa8>)
 800199e:	4413      	add	r3, r2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fe49 	bl	8001638 <send_led_data>
	}
}
 80019a6:	bf00      	nop
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20004410 	.word	0x20004410

080019b4 <matrix_app_main>:

uint8_t matrix_app_main(){
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
	// variables
	uint8_t status = VL53LMZ_STATUS_OK;
 80019ba:	2300      	movs	r3, #0
 80019bc:	71fb      	strb	r3, [r7, #7]
	uint16_t ranging = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	80bb      	strh	r3, [r7, #4]

	// initialization
    status |= init_tof(&Sensor1Cfg);
 80019c2:	482e      	ldr	r0, [pc, #184]	; (8001a7c <matrix_app_main+0xc8>)
 80019c4:	f7ff fd94 	bl	80014f0 <init_tof>
 80019c8:	4603      	mov	r3, r0
 80019ca:	461a      	mov	r2, r3
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	71fb      	strb	r3, [r7, #7]

    status |= init_tracking();
 80019d2:	f7ff fdbd 	bl	8001550 <init_tracking>
 80019d6:	4603      	mov	r3, r0
 80019d8:	461a      	mov	r2, r3
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	4313      	orrs	r3, r2
 80019de:	71fb      	strb	r3, [r7, #7]

	status |= vl53lmz_start_ranging(&Sensor1Cfg);
 80019e0:	4826      	ldr	r0, [pc, #152]	; (8001a7c <matrix_app_main+0xc8>)
 80019e2:	f004 fc01 	bl	80061e8 <vl53lmz_start_ranging>
 80019e6:	4603      	mov	r3, r0
 80019e8:	461a      	mov	r2, r3
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	71fb      	strb	r3, [r7, #7]

    // begin app
    while (1){
    	ranging++;
 80019f0:	88bb      	ldrh	r3, [r7, #4]
 80019f2:	3301      	adds	r3, #1
 80019f4:	80bb      	strh	r3, [r7, #4]

    	status |= sample_once(&Sensor1Cfg, &Sensor1Results);
 80019f6:	4922      	ldr	r1, [pc, #136]	; (8001a80 <matrix_app_main+0xcc>)
 80019f8:	4820      	ldr	r0, [pc, #128]	; (8001a7c <matrix_app_main+0xc8>)
 80019fa:	f7ff fe57 	bl	80016ac <sample_once>
 80019fe:	4603      	mov	r3, r0
 8001a00:	461a      	mov	r2, r3
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	71fb      	strb	r3, [r7, #7]

    	status |= SEN_CopyRangingData(&sensor_data, &Sensor1Results);
 8001a08:	491d      	ldr	r1, [pc, #116]	; (8001a80 <matrix_app_main+0xcc>)
 8001a0a:	481e      	ldr	r0, [pc, #120]	; (8001a84 <matrix_app_main+0xd0>)
 8001a0c:	f7ff fe70 	bl	80016f0 <SEN_CopyRangingData>
 8001a10:	4603      	mov	r3, r0
 8001a12:	461a      	mov	r2, r3
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	71fb      	strb	r3, [r7, #7]

		status |= GW_run(&gest_predictor, &hand_tracker, &sensor_data);
 8001a1a:	4a1a      	ldr	r2, [pc, #104]	; (8001a84 <matrix_app_main+0xd0>)
 8001a1c:	491a      	ldr	r1, [pc, #104]	; (8001a88 <matrix_app_main+0xd4>)
 8001a1e:	481b      	ldr	r0, [pc, #108]	; (8001a8c <matrix_app_main+0xd8>)
 8001a20:	f006 fa28 	bl	8007e74 <GW_run>
 8001a24:	4603      	mov	r3, r0
 8001a26:	b25a      	sxtb	r2, r3
 8001a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	b25b      	sxtb	r3, r3
 8001a30:	71fb      	strb	r3, [r7, #7]

		if(hand_tracker.hand.found){
 8001a32:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <matrix_app_main+0xd4>)
 8001a34:	f893 3168 	ldrb.w	r3, [r3, #360]	; 0x168
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d009      	beq.n	8001a50 <matrix_app_main+0x9c>
			update_led_matrix(&hand_tracker.hand, Red);
 8001a3c:	2101      	movs	r1, #1
 8001a3e:	4814      	ldr	r0, [pc, #80]	; (8001a90 <matrix_app_main+0xdc>)
 8001a40:	f7ff ff62 	bl	8001908 <update_led_matrix>
    		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001a44:	2201      	movs	r2, #1
 8001a46:	2120      	movs	r1, #32
 8001a48:	4812      	ldr	r0, [pc, #72]	; (8001a94 <matrix_app_main+0xe0>)
 8001a4a:	f000 fc0d 	bl	8002268 <HAL_GPIO_WritePin>
 8001a4e:	e004      	b.n	8001a5a <matrix_app_main+0xa6>
		}
		else {
    		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a50:	2200      	movs	r2, #0
 8001a52:	2120      	movs	r1, #32
 8001a54:	480f      	ldr	r0, [pc, #60]	; (8001a94 <matrix_app_main+0xe0>)
 8001a56:	f000 fc07 	bl	8002268 <HAL_GPIO_WritePin>
		}


    	if(ranging > 500){
 8001a5a:	88bb      	ldrh	r3, [r7, #4]
 8001a5c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a60:	d9c6      	bls.n	80019f0 <matrix_app_main+0x3c>
    		vl53lmz_stop_ranging(&Sensor1Cfg);
 8001a62:	4806      	ldr	r0, [pc, #24]	; (8001a7c <matrix_app_main+0xc8>)
 8001a64:	f004 fbda 	bl	800621c <vl53lmz_stop_ranging>

    		while(1){
    			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a68:	2120      	movs	r1, #32
 8001a6a:	480a      	ldr	r0, [pc, #40]	; (8001a94 <matrix_app_main+0xe0>)
 8001a6c:	f000 fc15 	bl	800229a <HAL_GPIO_TogglePin>
    			HAL_Delay(1000);
 8001a70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a74:	f000 f8ac 	bl	8001bd0 <HAL_Delay>
    			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001a78:	e7f6      	b.n	8001a68 <matrix_app_main+0xb4>
 8001a7a:	bf00      	nop
 8001a7c:	20000178 	.word	0x20000178
 8001a80:	20002548 	.word	0x20002548
 8001a84:	200041b0 	.word	0x200041b0
 8001a88:	200039f8 	.word	0x200039f8
 8001a8c:	20002a98 	.word	0x20002a98
 8001a90:	20003a14 	.word	0x20003a14
 8001a94:	40020000 	.word	0x40020000

08001a98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ad0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a9c:	480d      	ldr	r0, [pc, #52]	; (8001ad4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a9e:	490e      	ldr	r1, [pc, #56]	; (8001ad8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001aa0:	4a0e      	ldr	r2, [pc, #56]	; (8001adc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa4:	e002      	b.n	8001aac <LoopCopyDataInit>

08001aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aaa:	3304      	adds	r3, #4

08001aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ab0:	d3f9      	bcc.n	8001aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ab2:	4a0b      	ldr	r2, [pc, #44]	; (8001ae0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ab4:	4c0b      	ldr	r4, [pc, #44]	; (8001ae4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab8:	e001      	b.n	8001abe <LoopFillZerobss>

08001aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001abc:	3204      	adds	r2, #4

08001abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ac0:	d3fb      	bcc.n	8001aba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ac2:	f7ff fd03 	bl	80014cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ac6:	f007 fab9 	bl	800903c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aca:	f7ff fa07 	bl	8000edc <main>
  bx  lr    
 8001ace:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ad0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001adc:	080211d8 	.word	0x080211d8
  ldr r2, =_sbss
 8001ae0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001ae4:	20004618 	.word	0x20004618

08001ae8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae8:	e7fe      	b.n	8001ae8 <ADC_IRQHandler>
	...

08001aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001af0:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <HAL_Init+0x40>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a0d      	ldr	r2, [pc, #52]	; (8001b2c <HAL_Init+0x40>)
 8001af6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001afa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <HAL_Init+0x40>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a0a      	ldr	r2, [pc, #40]	; (8001b2c <HAL_Init+0x40>)
 8001b02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b08:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <HAL_Init+0x40>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a07      	ldr	r2, [pc, #28]	; (8001b2c <HAL_Init+0x40>)
 8001b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b14:	2003      	movs	r0, #3
 8001b16:	f000 f94f 	bl	8001db8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f000 f808 	bl	8001b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b20:	f7ff fba4 	bl	800126c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40023c00 	.word	0x40023c00

08001b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b38:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <HAL_InitTick+0x54>)
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	4b12      	ldr	r3, [pc, #72]	; (8001b88 <HAL_InitTick+0x58>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	4619      	mov	r1, r3
 8001b42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f000 f967 	bl	8001e22 <HAL_SYSTICK_Config>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e00e      	b.n	8001b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b0f      	cmp	r3, #15
 8001b62:	d80a      	bhi.n	8001b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b64:	2200      	movs	r2, #0
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b6c:	f000 f92f 	bl	8001dce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b70:	4a06      	ldr	r2, [pc, #24]	; (8001b8c <HAL_InitTick+0x5c>)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
 8001b78:	e000      	b.n	8001b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20000000 	.word	0x20000000
 8001b88:	20000008 	.word	0x20000008
 8001b8c:	20000004 	.word	0x20000004

08001b90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b94:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <HAL_IncTick+0x20>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	4b06      	ldr	r3, [pc, #24]	; (8001bb4 <HAL_IncTick+0x24>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	4a04      	ldr	r2, [pc, #16]	; (8001bb4 <HAL_IncTick+0x24>)
 8001ba2:	6013      	str	r3, [r2, #0]
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	20000008 	.word	0x20000008
 8001bb4:	2000445c 	.word	0x2000445c

08001bb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return uwTick;
 8001bbc:	4b03      	ldr	r3, [pc, #12]	; (8001bcc <HAL_GetTick+0x14>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	2000445c 	.word	0x2000445c

08001bd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bd8:	f7ff ffee 	bl	8001bb8 <HAL_GetTick>
 8001bdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001be8:	d005      	beq.n	8001bf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bea:	4b0a      	ldr	r3, [pc, #40]	; (8001c14 <HAL_Delay+0x44>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bf6:	bf00      	nop
 8001bf8:	f7ff ffde 	bl	8001bb8 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	68fa      	ldr	r2, [r7, #12]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d8f7      	bhi.n	8001bf8 <HAL_Delay+0x28>
  {
  }
}
 8001c08:	bf00      	nop
 8001c0a:	bf00      	nop
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000008 	.word	0x20000008

08001c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c28:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <__NVIC_SetPriorityGrouping+0x44>)
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c34:	4013      	ands	r3, r2
 8001c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c4a:	4a04      	ldr	r2, [pc, #16]	; (8001c5c <__NVIC_SetPriorityGrouping+0x44>)
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	60d3      	str	r3, [r2, #12]
}
 8001c50:	bf00      	nop
 8001c52:	3714      	adds	r7, #20
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr
 8001c5c:	e000ed00 	.word	0xe000ed00

08001c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c64:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <__NVIC_GetPriorityGrouping+0x18>)
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	0a1b      	lsrs	r3, r3, #8
 8001c6a:	f003 0307 	and.w	r3, r3, #7
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	db0b      	blt.n	8001ca6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	f003 021f 	and.w	r2, r3, #31
 8001c94:	4907      	ldr	r1, [pc, #28]	; (8001cb4 <__NVIC_EnableIRQ+0x38>)
 8001c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9a:	095b      	lsrs	r3, r3, #5
 8001c9c:	2001      	movs	r0, #1
 8001c9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000e100 	.word	0xe000e100

08001cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	6039      	str	r1, [r7, #0]
 8001cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	db0a      	blt.n	8001ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	b2da      	uxtb	r2, r3
 8001cd0:	490c      	ldr	r1, [pc, #48]	; (8001d04 <__NVIC_SetPriority+0x4c>)
 8001cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd6:	0112      	lsls	r2, r2, #4
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	440b      	add	r3, r1
 8001cdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ce0:	e00a      	b.n	8001cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	b2da      	uxtb	r2, r3
 8001ce6:	4908      	ldr	r1, [pc, #32]	; (8001d08 <__NVIC_SetPriority+0x50>)
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	f003 030f 	and.w	r3, r3, #15
 8001cee:	3b04      	subs	r3, #4
 8001cf0:	0112      	lsls	r2, r2, #4
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	761a      	strb	r2, [r3, #24]
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	e000e100 	.word	0xe000e100
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b089      	sub	sp, #36	; 0x24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f1c3 0307 	rsb	r3, r3, #7
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	bf28      	it	cs
 8001d2a:	2304      	movcs	r3, #4
 8001d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3304      	adds	r3, #4
 8001d32:	2b06      	cmp	r3, #6
 8001d34:	d902      	bls.n	8001d3c <NVIC_EncodePriority+0x30>
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3b03      	subs	r3, #3
 8001d3a:	e000      	b.n	8001d3e <NVIC_EncodePriority+0x32>
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43da      	mvns	r2, r3
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	401a      	ands	r2, r3
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d54:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5e:	43d9      	mvns	r1, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d64:	4313      	orrs	r3, r2
         );
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3724      	adds	r7, #36	; 0x24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d84:	d301      	bcc.n	8001d8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d86:	2301      	movs	r3, #1
 8001d88:	e00f      	b.n	8001daa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d8a:	4a0a      	ldr	r2, [pc, #40]	; (8001db4 <SysTick_Config+0x40>)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d92:	210f      	movs	r1, #15
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d98:	f7ff ff8e 	bl	8001cb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d9c:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <SysTick_Config+0x40>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001da2:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <SysTick_Config+0x40>)
 8001da4:	2207      	movs	r2, #7
 8001da6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	e000e010 	.word	0xe000e010

08001db8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f7ff ff29 	bl	8001c18 <__NVIC_SetPriorityGrouping>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b086      	sub	sp, #24
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
 8001dda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de0:	f7ff ff3e 	bl	8001c60 <__NVIC_GetPriorityGrouping>
 8001de4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	68b9      	ldr	r1, [r7, #8]
 8001dea:	6978      	ldr	r0, [r7, #20]
 8001dec:	f7ff ff8e 	bl	8001d0c <NVIC_EncodePriority>
 8001df0:	4602      	mov	r2, r0
 8001df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001df6:	4611      	mov	r1, r2
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff ff5d 	bl	8001cb8 <__NVIC_SetPriority>
}
 8001dfe:	bf00      	nop
 8001e00:	3718      	adds	r7, #24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	b082      	sub	sp, #8
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff ff31 	bl	8001c7c <__NVIC_EnableIRQ>
}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b082      	sub	sp, #8
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f7ff ffa2 	bl	8001d74 <SysTick_Config>
 8001e30:	4603      	mov	r3, r0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b084      	sub	sp, #16
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e46:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e48:	f7ff feb6 	bl	8001bb8 <HAL_GetTick>
 8001e4c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d008      	beq.n	8001e6c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2280      	movs	r2, #128	; 0x80
 8001e5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e052      	b.n	8001f12 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f022 0216 	bic.w	r2, r2, #22
 8001e7a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	695a      	ldr	r2, [r3, #20]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e8a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d103      	bne.n	8001e9c <HAL_DMA_Abort+0x62>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d007      	beq.n	8001eac <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0208 	bic.w	r2, r2, #8
 8001eaa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f022 0201 	bic.w	r2, r2, #1
 8001eba:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ebc:	e013      	b.n	8001ee6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ebe:	f7ff fe7b 	bl	8001bb8 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b05      	cmp	r3, #5
 8001eca:	d90c      	bls.n	8001ee6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2203      	movs	r2, #3
 8001ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e015      	b.n	8001f12 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d1e4      	bne.n	8001ebe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef8:	223f      	movs	r2, #63	; 0x3f
 8001efa:	409a      	lsls	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d004      	beq.n	8001f38 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2280      	movs	r2, #128	; 0x80
 8001f32:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e00c      	b.n	8001f52 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2205      	movs	r2, #5
 8001f3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 0201 	bic.w	r2, r2, #1
 8001f4e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
	...

08001f60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b089      	sub	sp, #36	; 0x24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f76:	2300      	movs	r3, #0
 8001f78:	61fb      	str	r3, [r7, #28]
 8001f7a:	e159      	b.n	8002230 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	697a      	ldr	r2, [r7, #20]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	f040 8148 	bne.w	800222a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f003 0303 	and.w	r3, r3, #3
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d005      	beq.n	8001fb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d130      	bne.n	8002014 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	68da      	ldr	r2, [r3, #12]
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fe8:	2201      	movs	r2, #1
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	091b      	lsrs	r3, r3, #4
 8001ffe:	f003 0201 	and.w	r2, r3, #1
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4313      	orrs	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	2b03      	cmp	r3, #3
 800201e:	d017      	beq.n	8002050 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	2203      	movs	r2, #3
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	4013      	ands	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4313      	orrs	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f003 0303 	and.w	r3, r3, #3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d123      	bne.n	80020a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	08da      	lsrs	r2, r3, #3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3208      	adds	r2, #8
 8002064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002068:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	220f      	movs	r2, #15
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	4013      	ands	r3, r2
 800207e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	691a      	ldr	r2, [r3, #16]
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	4313      	orrs	r3, r2
 8002094:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	08da      	lsrs	r2, r3, #3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	3208      	adds	r2, #8
 800209e:	69b9      	ldr	r1, [r7, #24]
 80020a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	2203      	movs	r2, #3
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4013      	ands	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f003 0203 	and.w	r2, r3, #3
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	f000 80a2 	beq.w	800222a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	4b57      	ldr	r3, [pc, #348]	; (8002248 <HAL_GPIO_Init+0x2e8>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ee:	4a56      	ldr	r2, [pc, #344]	; (8002248 <HAL_GPIO_Init+0x2e8>)
 80020f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020f4:	6453      	str	r3, [r2, #68]	; 0x44
 80020f6:	4b54      	ldr	r3, [pc, #336]	; (8002248 <HAL_GPIO_Init+0x2e8>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002102:	4a52      	ldr	r2, [pc, #328]	; (800224c <HAL_GPIO_Init+0x2ec>)
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	089b      	lsrs	r3, r3, #2
 8002108:	3302      	adds	r3, #2
 800210a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800210e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	220f      	movs	r2, #15
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43db      	mvns	r3, r3
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	4013      	ands	r3, r2
 8002124:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a49      	ldr	r2, [pc, #292]	; (8002250 <HAL_GPIO_Init+0x2f0>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d019      	beq.n	8002162 <HAL_GPIO_Init+0x202>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a48      	ldr	r2, [pc, #288]	; (8002254 <HAL_GPIO_Init+0x2f4>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d013      	beq.n	800215e <HAL_GPIO_Init+0x1fe>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a47      	ldr	r2, [pc, #284]	; (8002258 <HAL_GPIO_Init+0x2f8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d00d      	beq.n	800215a <HAL_GPIO_Init+0x1fa>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a46      	ldr	r2, [pc, #280]	; (800225c <HAL_GPIO_Init+0x2fc>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d007      	beq.n	8002156 <HAL_GPIO_Init+0x1f6>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a45      	ldr	r2, [pc, #276]	; (8002260 <HAL_GPIO_Init+0x300>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d101      	bne.n	8002152 <HAL_GPIO_Init+0x1f2>
 800214e:	2304      	movs	r3, #4
 8002150:	e008      	b.n	8002164 <HAL_GPIO_Init+0x204>
 8002152:	2307      	movs	r3, #7
 8002154:	e006      	b.n	8002164 <HAL_GPIO_Init+0x204>
 8002156:	2303      	movs	r3, #3
 8002158:	e004      	b.n	8002164 <HAL_GPIO_Init+0x204>
 800215a:	2302      	movs	r3, #2
 800215c:	e002      	b.n	8002164 <HAL_GPIO_Init+0x204>
 800215e:	2301      	movs	r3, #1
 8002160:	e000      	b.n	8002164 <HAL_GPIO_Init+0x204>
 8002162:	2300      	movs	r3, #0
 8002164:	69fa      	ldr	r2, [r7, #28]
 8002166:	f002 0203 	and.w	r2, r2, #3
 800216a:	0092      	lsls	r2, r2, #2
 800216c:	4093      	lsls	r3, r2
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002174:	4935      	ldr	r1, [pc, #212]	; (800224c <HAL_GPIO_Init+0x2ec>)
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	089b      	lsrs	r3, r3, #2
 800217a:	3302      	adds	r3, #2
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002182:	4b38      	ldr	r3, [pc, #224]	; (8002264 <HAL_GPIO_Init+0x304>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	43db      	mvns	r3, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4013      	ands	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021a6:	4a2f      	ldr	r2, [pc, #188]	; (8002264 <HAL_GPIO_Init+0x304>)
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021ac:	4b2d      	ldr	r3, [pc, #180]	; (8002264 <HAL_GPIO_Init+0x304>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	43db      	mvns	r3, r3
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	4013      	ands	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d003      	beq.n	80021d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021d0:	4a24      	ldr	r2, [pc, #144]	; (8002264 <HAL_GPIO_Init+0x304>)
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021d6:	4b23      	ldr	r3, [pc, #140]	; (8002264 <HAL_GPIO_Init+0x304>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	43db      	mvns	r3, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4013      	ands	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021fa:	4a1a      	ldr	r2, [pc, #104]	; (8002264 <HAL_GPIO_Init+0x304>)
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002200:	4b18      	ldr	r3, [pc, #96]	; (8002264 <HAL_GPIO_Init+0x304>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d003      	beq.n	8002224 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	4313      	orrs	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002224:	4a0f      	ldr	r2, [pc, #60]	; (8002264 <HAL_GPIO_Init+0x304>)
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	3301      	adds	r3, #1
 800222e:	61fb      	str	r3, [r7, #28]
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	2b0f      	cmp	r3, #15
 8002234:	f67f aea2 	bls.w	8001f7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002238:	bf00      	nop
 800223a:	bf00      	nop
 800223c:	3724      	adds	r7, #36	; 0x24
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40023800 	.word	0x40023800
 800224c:	40013800 	.word	0x40013800
 8002250:	40020000 	.word	0x40020000
 8002254:	40020400 	.word	0x40020400
 8002258:	40020800 	.word	0x40020800
 800225c:	40020c00 	.word	0x40020c00
 8002260:	40021000 	.word	0x40021000
 8002264:	40013c00 	.word	0x40013c00

08002268 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	807b      	strh	r3, [r7, #2]
 8002274:	4613      	mov	r3, r2
 8002276:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002278:	787b      	ldrb	r3, [r7, #1]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800227e:	887a      	ldrh	r2, [r7, #2]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002284:	e003      	b.n	800228e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002286:	887b      	ldrh	r3, [r7, #2]
 8002288:	041a      	lsls	r2, r3, #16
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	619a      	str	r2, [r3, #24]
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800229a:	b480      	push	{r7}
 800229c:	b085      	sub	sp, #20
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
 80022a2:	460b      	mov	r3, r1
 80022a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80022ac:	887a      	ldrh	r2, [r7, #2]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	4013      	ands	r3, r2
 80022b2:	041a      	lsls	r2, r3, #16
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43d9      	mvns	r1, r3
 80022b8:	887b      	ldrh	r3, [r7, #2]
 80022ba:	400b      	ands	r3, r1
 80022bc:	431a      	orrs	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	619a      	str	r2, [r3, #24]
}
 80022c2:	bf00      	nop
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
	...

080022d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80022da:	4b08      	ldr	r3, [pc, #32]	; (80022fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022dc:	695a      	ldr	r2, [r3, #20]
 80022de:	88fb      	ldrh	r3, [r7, #6]
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d006      	beq.n	80022f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022e6:	4a05      	ldr	r2, [pc, #20]	; (80022fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022e8:	88fb      	ldrh	r3, [r7, #6]
 80022ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022ec:	88fb      	ldrh	r3, [r7, #6]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f000 f806 	bl	8002300 <HAL_GPIO_EXTI_Callback>
  }
}
 80022f4:	bf00      	nop
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40013c00 	.word	0x40013c00

08002300 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d101      	bne.n	800232a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e12b      	b.n	8002582 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d106      	bne.n	8002344 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f7fe ffbc 	bl	80012bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2224      	movs	r2, #36	; 0x24
 8002348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f022 0201 	bic.w	r2, r2, #1
 800235a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800236a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800237a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800237c:	f001 fd62 	bl	8003e44 <HAL_RCC_GetPCLK1Freq>
 8002380:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	4a81      	ldr	r2, [pc, #516]	; (800258c <HAL_I2C_Init+0x274>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d807      	bhi.n	800239c <HAL_I2C_Init+0x84>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	4a80      	ldr	r2, [pc, #512]	; (8002590 <HAL_I2C_Init+0x278>)
 8002390:	4293      	cmp	r3, r2
 8002392:	bf94      	ite	ls
 8002394:	2301      	movls	r3, #1
 8002396:	2300      	movhi	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	e006      	b.n	80023aa <HAL_I2C_Init+0x92>
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4a7d      	ldr	r2, [pc, #500]	; (8002594 <HAL_I2C_Init+0x27c>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	bf94      	ite	ls
 80023a4:	2301      	movls	r3, #1
 80023a6:	2300      	movhi	r3, #0
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e0e7      	b.n	8002582 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	4a78      	ldr	r2, [pc, #480]	; (8002598 <HAL_I2C_Init+0x280>)
 80023b6:	fba2 2303 	umull	r2, r3, r2, r3
 80023ba:	0c9b      	lsrs	r3, r3, #18
 80023bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	430a      	orrs	r2, r1
 80023d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	4a6a      	ldr	r2, [pc, #424]	; (800258c <HAL_I2C_Init+0x274>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d802      	bhi.n	80023ec <HAL_I2C_Init+0xd4>
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	3301      	adds	r3, #1
 80023ea:	e009      	b.n	8002400 <HAL_I2C_Init+0xe8>
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80023f2:	fb02 f303 	mul.w	r3, r2, r3
 80023f6:	4a69      	ldr	r2, [pc, #420]	; (800259c <HAL_I2C_Init+0x284>)
 80023f8:	fba2 2303 	umull	r2, r3, r2, r3
 80023fc:	099b      	lsrs	r3, r3, #6
 80023fe:	3301      	adds	r3, #1
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	6812      	ldr	r2, [r2, #0]
 8002404:	430b      	orrs	r3, r1
 8002406:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002412:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	495c      	ldr	r1, [pc, #368]	; (800258c <HAL_I2C_Init+0x274>)
 800241c:	428b      	cmp	r3, r1
 800241e:	d819      	bhi.n	8002454 <HAL_I2C_Init+0x13c>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	1e59      	subs	r1, r3, #1
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	fbb1 f3f3 	udiv	r3, r1, r3
 800242e:	1c59      	adds	r1, r3, #1
 8002430:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002434:	400b      	ands	r3, r1
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00a      	beq.n	8002450 <HAL_I2C_Init+0x138>
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	1e59      	subs	r1, r3, #1
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	fbb1 f3f3 	udiv	r3, r1, r3
 8002448:	3301      	adds	r3, #1
 800244a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800244e:	e051      	b.n	80024f4 <HAL_I2C_Init+0x1dc>
 8002450:	2304      	movs	r3, #4
 8002452:	e04f      	b.n	80024f4 <HAL_I2C_Init+0x1dc>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d111      	bne.n	8002480 <HAL_I2C_Init+0x168>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1e58      	subs	r0, r3, #1
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6859      	ldr	r1, [r3, #4]
 8002464:	460b      	mov	r3, r1
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	440b      	add	r3, r1
 800246a:	fbb0 f3f3 	udiv	r3, r0, r3
 800246e:	3301      	adds	r3, #1
 8002470:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002474:	2b00      	cmp	r3, #0
 8002476:	bf0c      	ite	eq
 8002478:	2301      	moveq	r3, #1
 800247a:	2300      	movne	r3, #0
 800247c:	b2db      	uxtb	r3, r3
 800247e:	e012      	b.n	80024a6 <HAL_I2C_Init+0x18e>
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	1e58      	subs	r0, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6859      	ldr	r1, [r3, #4]
 8002488:	460b      	mov	r3, r1
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	440b      	add	r3, r1
 800248e:	0099      	lsls	r1, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	fbb0 f3f3 	udiv	r3, r0, r3
 8002496:	3301      	adds	r3, #1
 8002498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf0c      	ite	eq
 80024a0:	2301      	moveq	r3, #1
 80024a2:	2300      	movne	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_I2C_Init+0x196>
 80024aa:	2301      	movs	r3, #1
 80024ac:	e022      	b.n	80024f4 <HAL_I2C_Init+0x1dc>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d10e      	bne.n	80024d4 <HAL_I2C_Init+0x1bc>
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	1e58      	subs	r0, r3, #1
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6859      	ldr	r1, [r3, #4]
 80024be:	460b      	mov	r3, r1
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	440b      	add	r3, r1
 80024c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80024c8:	3301      	adds	r3, #1
 80024ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024d2:	e00f      	b.n	80024f4 <HAL_I2C_Init+0x1dc>
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	1e58      	subs	r0, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6859      	ldr	r1, [r3, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	440b      	add	r3, r1
 80024e2:	0099      	lsls	r1, r3, #2
 80024e4:	440b      	add	r3, r1
 80024e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ea:	3301      	adds	r3, #1
 80024ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024f4:	6879      	ldr	r1, [r7, #4]
 80024f6:	6809      	ldr	r1, [r1, #0]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	69da      	ldr	r2, [r3, #28]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	431a      	orrs	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	430a      	orrs	r2, r1
 8002516:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002522:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	6911      	ldr	r1, [r2, #16]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	68d2      	ldr	r2, [r2, #12]
 800252e:	4311      	orrs	r1, r2
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6812      	ldr	r2, [r2, #0]
 8002534:	430b      	orrs	r3, r1
 8002536:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695a      	ldr	r2, [r3, #20]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	431a      	orrs	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	430a      	orrs	r2, r1
 8002552:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f042 0201 	orr.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2220      	movs	r2, #32
 800256e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	000186a0 	.word	0x000186a0
 8002590:	001e847f 	.word	0x001e847f
 8002594:	003d08ff 	.word	0x003d08ff
 8002598:	431bde83 	.word	0x431bde83
 800259c:	10624dd3 	.word	0x10624dd3

080025a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af02      	add	r7, sp, #8
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	607a      	str	r2, [r7, #4]
 80025aa:	461a      	mov	r2, r3
 80025ac:	460b      	mov	r3, r1
 80025ae:	817b      	strh	r3, [r7, #10]
 80025b0:	4613      	mov	r3, r2
 80025b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025b4:	f7ff fb00 	bl	8001bb8 <HAL_GetTick>
 80025b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b20      	cmp	r3, #32
 80025c4:	f040 80e0 	bne.w	8002788 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	9300      	str	r3, [sp, #0]
 80025cc:	2319      	movs	r3, #25
 80025ce:	2201      	movs	r2, #1
 80025d0:	4970      	ldr	r1, [pc, #448]	; (8002794 <HAL_I2C_Master_Transmit+0x1f4>)
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 fde8 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80025de:	2302      	movs	r3, #2
 80025e0:	e0d3      	b.n	800278a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <HAL_I2C_Master_Transmit+0x50>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e0cc      	b.n	800278a <HAL_I2C_Master_Transmit+0x1ea>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b01      	cmp	r3, #1
 8002604:	d007      	beq.n	8002616 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f042 0201 	orr.w	r2, r2, #1
 8002614:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002624:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2221      	movs	r2, #33	; 0x21
 800262a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2210      	movs	r2, #16
 8002632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2200      	movs	r2, #0
 800263a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	893a      	ldrh	r2, [r7, #8]
 8002646:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800264c:	b29a      	uxth	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	4a50      	ldr	r2, [pc, #320]	; (8002798 <HAL_I2C_Master_Transmit+0x1f8>)
 8002656:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002658:	8979      	ldrh	r1, [r7, #10]
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	6a3a      	ldr	r2, [r7, #32]
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 fbbc 	bl	8002ddc <I2C_MasterRequestWrite>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e08d      	b.n	800278a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	613b      	str	r3, [r7, #16]
 8002682:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002684:	e066      	b.n	8002754 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	6a39      	ldr	r1, [r7, #32]
 800268a:	68f8      	ldr	r0, [r7, #12]
 800268c:	f000 fe62 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00d      	beq.n	80026b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	2b04      	cmp	r3, #4
 800269c:	d107      	bne.n	80026ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e06b      	b.n	800278a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b6:	781a      	ldrb	r2, [r3, #0]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	3b01      	subs	r3, #1
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026da:	3b01      	subs	r3, #1
 80026dc:	b29a      	uxth	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	d11b      	bne.n	8002728 <HAL_I2C_Master_Transmit+0x188>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d017      	beq.n	8002728 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fc:	781a      	ldrb	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002708:	1c5a      	adds	r2, r3, #1
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002712:	b29b      	uxth	r3, r3
 8002714:	3b01      	subs	r3, #1
 8002716:	b29a      	uxth	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002720:	3b01      	subs	r3, #1
 8002722:	b29a      	uxth	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	6a39      	ldr	r1, [r7, #32]
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 fe52 	bl	80033d6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00d      	beq.n	8002754 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273c:	2b04      	cmp	r3, #4
 800273e:	d107      	bne.n	8002750 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800274e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e01a      	b.n	800278a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002758:	2b00      	cmp	r3, #0
 800275a:	d194      	bne.n	8002686 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800276a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002784:	2300      	movs	r3, #0
 8002786:	e000      	b.n	800278a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002788:	2302      	movs	r3, #2
  }
}
 800278a:	4618      	mov	r0, r3
 800278c:	3718      	adds	r7, #24
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	00100002 	.word	0x00100002
 8002798:	ffff0000 	.word	0xffff0000

0800279c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08c      	sub	sp, #48	; 0x30
 80027a0:	af02      	add	r7, sp, #8
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	607a      	str	r2, [r7, #4]
 80027a6:	461a      	mov	r2, r3
 80027a8:	460b      	mov	r3, r1
 80027aa:	817b      	strh	r3, [r7, #10]
 80027ac:	4613      	mov	r3, r2
 80027ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027b0:	f7ff fa02 	bl	8001bb8 <HAL_GetTick>
 80027b4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b20      	cmp	r3, #32
 80027c0:	f040 820b 	bne.w	8002bda <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c6:	9300      	str	r3, [sp, #0]
 80027c8:	2319      	movs	r3, #25
 80027ca:	2201      	movs	r2, #1
 80027cc:	497c      	ldr	r1, [pc, #496]	; (80029c0 <HAL_I2C_Master_Receive+0x224>)
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 fcea 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80027da:	2302      	movs	r3, #2
 80027dc:	e1fe      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_I2C_Master_Receive+0x50>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e1f7      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d007      	beq.n	8002812 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 0201 	orr.w	r2, r2, #1
 8002810:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002820:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2222      	movs	r2, #34	; 0x22
 8002826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2210      	movs	r2, #16
 800282e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2200      	movs	r2, #0
 8002836:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	893a      	ldrh	r2, [r7, #8]
 8002842:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002848:	b29a      	uxth	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	4a5c      	ldr	r2, [pc, #368]	; (80029c4 <HAL_I2C_Master_Receive+0x228>)
 8002852:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002854:	8979      	ldrh	r1, [r7, #10]
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 fb40 	bl	8002ee0 <I2C_MasterRequestRead>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e1b8      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800286e:	2b00      	cmp	r3, #0
 8002870:	d113      	bne.n	800289a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002872:	2300      	movs	r3, #0
 8002874:	623b      	str	r3, [r7, #32]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	623b      	str	r3, [r7, #32]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	623b      	str	r3, [r7, #32]
 8002886:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	e18c      	b.n	8002bb4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d11b      	bne.n	80028da <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028b2:	2300      	movs	r3, #0
 80028b4:	61fb      	str	r3, [r7, #28]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	61fb      	str	r3, [r7, #28]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	61fb      	str	r3, [r7, #28]
 80028c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	e16c      	b.n	8002bb4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d11b      	bne.n	800291a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028f0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002900:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002902:	2300      	movs	r3, #0
 8002904:	61bb      	str	r3, [r7, #24]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	61bb      	str	r3, [r7, #24]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	61bb      	str	r3, [r7, #24]
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	e14c      	b.n	8002bb4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002928:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800292a:	2300      	movs	r3, #0
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002940:	e138      	b.n	8002bb4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002946:	2b03      	cmp	r3, #3
 8002948:	f200 80f1 	bhi.w	8002b2e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002950:	2b01      	cmp	r3, #1
 8002952:	d123      	bne.n	800299c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002956:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f000 fd7d 	bl	8003458 <I2C_WaitOnRXNEFlagUntilTimeout>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e139      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	691a      	ldr	r2, [r3, #16]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002972:	b2d2      	uxtb	r2, r2
 8002974:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002984:	3b01      	subs	r3, #1
 8002986:	b29a      	uxth	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002990:	b29b      	uxth	r3, r3
 8002992:	3b01      	subs	r3, #1
 8002994:	b29a      	uxth	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	855a      	strh	r2, [r3, #42]	; 0x2a
 800299a:	e10b      	b.n	8002bb4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d14e      	bne.n	8002a42 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a6:	9300      	str	r3, [sp, #0]
 80029a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029aa:	2200      	movs	r2, #0
 80029ac:	4906      	ldr	r1, [pc, #24]	; (80029c8 <HAL_I2C_Master_Receive+0x22c>)
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f000 fbfa 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d008      	beq.n	80029cc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e10e      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
 80029be:	bf00      	nop
 80029c0:	00100002 	.word	0x00100002
 80029c4:	ffff0000 	.word	0xffff0000
 80029c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	691a      	ldr	r2, [r3, #16]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029f8:	3b01      	subs	r3, #1
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	3b01      	subs	r3, #1
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	691a      	ldr	r2, [r3, #16]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a18:	b2d2      	uxtb	r2, r2
 8002a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a20:	1c5a      	adds	r2, r3, #1
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	3b01      	subs	r3, #1
 8002a3a:	b29a      	uxth	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a40:	e0b8      	b.n	8002bb4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a48:	2200      	movs	r2, #0
 8002a4a:	4966      	ldr	r1, [pc, #408]	; (8002be4 <HAL_I2C_Master_Receive+0x448>)
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 fbab 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0bf      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	691a      	ldr	r2, [r3, #16]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a76:	b2d2      	uxtb	r2, r2
 8002a78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	3b01      	subs	r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa0:	9300      	str	r3, [sp, #0]
 8002aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	494f      	ldr	r1, [pc, #316]	; (8002be4 <HAL_I2C_Master_Receive+0x448>)
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 fb7d 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e091      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ac6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	691a      	ldr	r2, [r3, #16]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad2:	b2d2      	uxtb	r2, r2
 8002ad4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ada:	1c5a      	adds	r2, r3, #1
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	691a      	ldr	r2, [r3, #16]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0c:	1c5a      	adds	r2, r3, #1
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b16:	3b01      	subs	r3, #1
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	3b01      	subs	r3, #1
 8002b26:	b29a      	uxth	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b2c:	e042      	b.n	8002bb4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	f000 fc90 	bl	8003458 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e04c      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691a      	ldr	r2, [r3, #16]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b4c:	b2d2      	uxtb	r2, r2
 8002b4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	b29a      	uxth	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	f003 0304 	and.w	r3, r3, #4
 8002b7e:	2b04      	cmp	r3, #4
 8002b80:	d118      	bne.n	8002bb4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	691a      	ldr	r2, [r3, #16]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8c:	b2d2      	uxtb	r2, r2
 8002b8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b94:	1c5a      	adds	r2, r3, #1
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	3b01      	subs	r3, #1
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f47f aec2 	bne.w	8002942 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e000      	b.n	8002bdc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002bda:	2302      	movs	r3, #2
  }
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3728      	adds	r7, #40	; 0x28
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	00010004 	.word	0x00010004

08002be8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af02      	add	r7, sp, #8
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	4608      	mov	r0, r1
 8002bf2:	4611      	mov	r1, r2
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	817b      	strh	r3, [r7, #10]
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	813b      	strh	r3, [r7, #8]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c02:	f7fe ffd9 	bl	8001bb8 <HAL_GetTick>
 8002c06:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b20      	cmp	r3, #32
 8002c12:	f040 80d9 	bne.w	8002dc8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	9300      	str	r3, [sp, #0]
 8002c1a:	2319      	movs	r3, #25
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	496d      	ldr	r1, [pc, #436]	; (8002dd4 <HAL_I2C_Mem_Write+0x1ec>)
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 fac1 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	e0cc      	b.n	8002dca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d101      	bne.n	8002c3e <HAL_I2C_Mem_Write+0x56>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e0c5      	b.n	8002dca <HAL_I2C_Mem_Write+0x1e2>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2201      	movs	r2, #1
 8002c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d007      	beq.n	8002c64 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f042 0201 	orr.w	r2, r2, #1
 8002c62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2221      	movs	r2, #33	; 0x21
 8002c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2240      	movs	r2, #64	; 0x40
 8002c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6a3a      	ldr	r2, [r7, #32]
 8002c8e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c94:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c9a:	b29a      	uxth	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	4a4d      	ldr	r2, [pc, #308]	; (8002dd8 <HAL_I2C_Mem_Write+0x1f0>)
 8002ca4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ca6:	88f8      	ldrh	r0, [r7, #6]
 8002ca8:	893a      	ldrh	r2, [r7, #8]
 8002caa:	8979      	ldrh	r1, [r7, #10]
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	9301      	str	r3, [sp, #4]
 8002cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f000 f9e0 	bl	800307c <I2C_RequestMemoryWrite>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d052      	beq.n	8002d68 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e081      	b.n	8002dca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 fb42 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00d      	beq.n	8002cf2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d107      	bne.n	8002cee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e06b      	b.n	8002dca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf6:	781a      	ldrb	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b04      	cmp	r3, #4
 8002d2e:	d11b      	bne.n	8002d68 <HAL_I2C_Mem_Write+0x180>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d017      	beq.n	8002d68 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	781a      	ldrb	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d52:	3b01      	subs	r3, #1
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1aa      	bne.n	8002cc6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f000 fb2e 	bl	80033d6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00d      	beq.n	8002d9c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	2b04      	cmp	r3, #4
 8002d86:	d107      	bne.n	8002d98 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d96:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e016      	b.n	8002dca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002daa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	e000      	b.n	8002dca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002dc8:	2302      	movs	r3, #2
  }
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	00100002 	.word	0x00100002
 8002dd8:	ffff0000 	.word	0xffff0000

08002ddc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	607a      	str	r2, [r7, #4]
 8002de6:	603b      	str	r3, [r7, #0]
 8002de8:	460b      	mov	r3, r1
 8002dea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d006      	beq.n	8002e06 <I2C_MasterRequestWrite+0x2a>
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d003      	beq.n	8002e06 <I2C_MasterRequestWrite+0x2a>
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002e04:	d108      	bne.n	8002e18 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	e00b      	b.n	8002e30 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1c:	2b12      	cmp	r3, #18
 8002e1e:	d107      	bne.n	8002e30 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f000 f9b3 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00d      	beq.n	8002e64 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e56:	d103      	bne.n	8002e60 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e035      	b.n	8002ed0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e6c:	d108      	bne.n	8002e80 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e6e:	897b      	ldrh	r3, [r7, #10]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	461a      	mov	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e7c:	611a      	str	r2, [r3, #16]
 8002e7e:	e01b      	b.n	8002eb8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e80:	897b      	ldrh	r3, [r7, #10]
 8002e82:	11db      	asrs	r3, r3, #7
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	f003 0306 	and.w	r3, r3, #6
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	f063 030f 	orn	r3, r3, #15
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	490e      	ldr	r1, [pc, #56]	; (8002ed8 <I2C_MasterRequestWrite+0xfc>)
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f000 f9d9 	bl	8003256 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e010      	b.n	8002ed0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002eae:	897b      	ldrh	r3, [r7, #10]
 8002eb0:	b2da      	uxtb	r2, r3
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	4907      	ldr	r1, [pc, #28]	; (8002edc <I2C_MasterRequestWrite+0x100>)
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 f9c9 	bl	8003256 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	00010008 	.word	0x00010008
 8002edc:	00010002 	.word	0x00010002

08002ee0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b088      	sub	sp, #32
 8002ee4:	af02      	add	r7, sp, #8
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	607a      	str	r2, [r7, #4]
 8002eea:	603b      	str	r3, [r7, #0]
 8002eec:	460b      	mov	r3, r1
 8002eee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f04:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d006      	beq.n	8002f1a <I2C_MasterRequestRead+0x3a>
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d003      	beq.n	8002f1a <I2C_MasterRequestRead+0x3a>
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002f18:	d108      	bne.n	8002f2c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	e00b      	b.n	8002f44 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f30:	2b11      	cmp	r3, #17
 8002f32:	d107      	bne.n	8002f44 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	9300      	str	r3, [sp, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 f929 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00d      	beq.n	8002f78 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f6a:	d103      	bne.n	8002f74 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f72:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e079      	b.n	800306c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f80:	d108      	bne.n	8002f94 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f82:	897b      	ldrh	r3, [r7, #10]
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	b2da      	uxtb	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	611a      	str	r2, [r3, #16]
 8002f92:	e05f      	b.n	8003054 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002f94:	897b      	ldrh	r3, [r7, #10]
 8002f96:	11db      	asrs	r3, r3, #7
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	f003 0306 	and.w	r3, r3, #6
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	f063 030f 	orn	r3, r3, #15
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	4930      	ldr	r1, [pc, #192]	; (8003074 <I2C_MasterRequestRead+0x194>)
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f000 f94f 	bl	8003256 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e054      	b.n	800306c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002fc2:	897b      	ldrh	r3, [r7, #10]
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	4929      	ldr	r1, [pc, #164]	; (8003078 <I2C_MasterRequestRead+0x198>)
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 f93f 	bl	8003256 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e044      	b.n	800306c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	613b      	str	r3, [r7, #16]
 8002ff6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003006:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	f000 f8c7 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d00d      	beq.n	800303c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800302e:	d103      	bne.n	8003038 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003036:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e017      	b.n	800306c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800303c:	897b      	ldrh	r3, [r7, #10]
 800303e:	11db      	asrs	r3, r3, #7
 8003040:	b2db      	uxtb	r3, r3
 8003042:	f003 0306 	and.w	r3, r3, #6
 8003046:	b2db      	uxtb	r3, r3
 8003048:	f063 030e 	orn	r3, r3, #14
 800304c:	b2da      	uxtb	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	4907      	ldr	r1, [pc, #28]	; (8003078 <I2C_MasterRequestRead+0x198>)
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f8fb 	bl	8003256 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e000      	b.n	800306c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800306a:	2300      	movs	r3, #0
}
 800306c:	4618      	mov	r0, r3
 800306e:	3718      	adds	r7, #24
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	00010008 	.word	0x00010008
 8003078:	00010002 	.word	0x00010002

0800307c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b088      	sub	sp, #32
 8003080:	af02      	add	r7, sp, #8
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	4608      	mov	r0, r1
 8003086:	4611      	mov	r1, r2
 8003088:	461a      	mov	r2, r3
 800308a:	4603      	mov	r3, r0
 800308c:	817b      	strh	r3, [r7, #10]
 800308e:	460b      	mov	r3, r1
 8003090:	813b      	strh	r3, [r7, #8]
 8003092:	4613      	mov	r3, r2
 8003094:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f000 f878 	bl	80031a8 <I2C_WaitOnFlagUntilTimeout>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00d      	beq.n	80030da <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030cc:	d103      	bne.n	80030d6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e05f      	b.n	800319a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030da:	897b      	ldrh	r3, [r7, #10]
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	461a      	mov	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80030e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	6a3a      	ldr	r2, [r7, #32]
 80030ee:	492d      	ldr	r1, [pc, #180]	; (80031a4 <I2C_RequestMemoryWrite+0x128>)
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f000 f8b0 	bl	8003256 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e04c      	b.n	800319a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	617b      	str	r3, [r7, #20]
 8003114:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003118:	6a39      	ldr	r1, [r7, #32]
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f000 f91a 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00d      	beq.n	8003142 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	2b04      	cmp	r3, #4
 800312c:	d107      	bne.n	800313e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800313c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e02b      	b.n	800319a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d105      	bne.n	8003154 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003148:	893b      	ldrh	r3, [r7, #8]
 800314a:	b2da      	uxtb	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	611a      	str	r2, [r3, #16]
 8003152:	e021      	b.n	8003198 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003154:	893b      	ldrh	r3, [r7, #8]
 8003156:	0a1b      	lsrs	r3, r3, #8
 8003158:	b29b      	uxth	r3, r3
 800315a:	b2da      	uxtb	r2, r3
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003164:	6a39      	ldr	r1, [r7, #32]
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 f8f4 	bl	8003354 <I2C_WaitOnTXEFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00d      	beq.n	800318e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	2b04      	cmp	r3, #4
 8003178:	d107      	bne.n	800318a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003188:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e005      	b.n	800319a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800318e:	893b      	ldrh	r3, [r7, #8]
 8003190:	b2da      	uxtb	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3718      	adds	r7, #24
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	00010002 	.word	0x00010002

080031a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	603b      	str	r3, [r7, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031b8:	e025      	b.n	8003206 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031c0:	d021      	beq.n	8003206 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c2:	f7fe fcf9 	bl	8001bb8 <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d302      	bcc.n	80031d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d116      	bne.n	8003206 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2220      	movs	r2, #32
 80031e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	f043 0220 	orr.w	r2, r3, #32
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e023      	b.n	800324e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	0c1b      	lsrs	r3, r3, #16
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b01      	cmp	r3, #1
 800320e:	d10d      	bne.n	800322c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	43da      	mvns	r2, r3
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	4013      	ands	r3, r2
 800321c:	b29b      	uxth	r3, r3
 800321e:	2b00      	cmp	r3, #0
 8003220:	bf0c      	ite	eq
 8003222:	2301      	moveq	r3, #1
 8003224:	2300      	movne	r3, #0
 8003226:	b2db      	uxtb	r3, r3
 8003228:	461a      	mov	r2, r3
 800322a:	e00c      	b.n	8003246 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	43da      	mvns	r2, r3
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	4013      	ands	r3, r2
 8003238:	b29b      	uxth	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	bf0c      	ite	eq
 800323e:	2301      	moveq	r3, #1
 8003240:	2300      	movne	r3, #0
 8003242:	b2db      	uxtb	r3, r3
 8003244:	461a      	mov	r2, r3
 8003246:	79fb      	ldrb	r3, [r7, #7]
 8003248:	429a      	cmp	r2, r3
 800324a:	d0b6      	beq.n	80031ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b084      	sub	sp, #16
 800325a:	af00      	add	r7, sp, #0
 800325c:	60f8      	str	r0, [r7, #12]
 800325e:	60b9      	str	r1, [r7, #8]
 8003260:	607a      	str	r2, [r7, #4]
 8003262:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003264:	e051      	b.n	800330a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003274:	d123      	bne.n	80032be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003284:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800328e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2220      	movs	r2, #32
 800329a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	f043 0204 	orr.w	r2, r3, #4
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e046      	b.n	800334c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032c4:	d021      	beq.n	800330a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c6:	f7fe fc77 	bl	8001bb8 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d302      	bcc.n	80032dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d116      	bne.n	800330a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2200      	movs	r2, #0
 80032e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2220      	movs	r2, #32
 80032e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f6:	f043 0220 	orr.w	r2, r3, #32
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e020      	b.n	800334c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	0c1b      	lsrs	r3, r3, #16
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b01      	cmp	r3, #1
 8003312:	d10c      	bne.n	800332e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	43da      	mvns	r2, r3
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	4013      	ands	r3, r2
 8003320:	b29b      	uxth	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	bf14      	ite	ne
 8003326:	2301      	movne	r3, #1
 8003328:	2300      	moveq	r3, #0
 800332a:	b2db      	uxtb	r3, r3
 800332c:	e00b      	b.n	8003346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	43da      	mvns	r2, r3
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	4013      	ands	r3, r2
 800333a:	b29b      	uxth	r3, r3
 800333c:	2b00      	cmp	r3, #0
 800333e:	bf14      	ite	ne
 8003340:	2301      	movne	r3, #1
 8003342:	2300      	moveq	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d18d      	bne.n	8003266 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003360:	e02d      	b.n	80033be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f000 f8ce 	bl	8003504 <I2C_IsAcknowledgeFailed>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e02d      	b.n	80033ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003378:	d021      	beq.n	80033be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800337a:	f7fe fc1d 	bl	8001bb8 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	429a      	cmp	r2, r3
 8003388:	d302      	bcc.n	8003390 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d116      	bne.n	80033be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2220      	movs	r2, #32
 800339a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	f043 0220 	orr.w	r2, r3, #32
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e007      	b.n	80033ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033c8:	2b80      	cmp	r3, #128	; 0x80
 80033ca:	d1ca      	bne.n	8003362 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b084      	sub	sp, #16
 80033da:	af00      	add	r7, sp, #0
 80033dc:	60f8      	str	r0, [r7, #12]
 80033de:	60b9      	str	r1, [r7, #8]
 80033e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033e2:	e02d      	b.n	8003440 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033e4:	68f8      	ldr	r0, [r7, #12]
 80033e6:	f000 f88d 	bl	8003504 <I2C_IsAcknowledgeFailed>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d001      	beq.n	80033f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e02d      	b.n	8003450 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033fa:	d021      	beq.n	8003440 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033fc:	f7fe fbdc 	bl	8001bb8 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	429a      	cmp	r2, r3
 800340a:	d302      	bcc.n	8003412 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d116      	bne.n	8003440 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2220      	movs	r2, #32
 800341c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342c:	f043 0220 	orr.w	r2, r3, #32
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e007      	b.n	8003450 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	f003 0304 	and.w	r3, r3, #4
 800344a:	2b04      	cmp	r3, #4
 800344c:	d1ca      	bne.n	80033e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003464:	e042      	b.n	80034ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	f003 0310 	and.w	r3, r3, #16
 8003470:	2b10      	cmp	r3, #16
 8003472:	d119      	bne.n	80034a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f06f 0210 	mvn.w	r2, #16
 800347c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2220      	movs	r2, #32
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e029      	b.n	80034fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a8:	f7fe fb86 	bl	8001bb8 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d302      	bcc.n	80034be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d116      	bne.n	80034ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	f043 0220 	orr.w	r2, r3, #32
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e007      	b.n	80034fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f6:	2b40      	cmp	r3, #64	; 0x40
 80034f8:	d1b5      	bne.n	8003466 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003516:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800351a:	d11b      	bne.n	8003554 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003524:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2220      	movs	r2, #32
 8003530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003540:	f043 0204 	orr.w	r2, r3, #4
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e000      	b.n	8003556 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
	...

08003564 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e267      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d075      	beq.n	800366e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003582:	4b88      	ldr	r3, [pc, #544]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f003 030c 	and.w	r3, r3, #12
 800358a:	2b04      	cmp	r3, #4
 800358c:	d00c      	beq.n	80035a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800358e:	4b85      	ldr	r3, [pc, #532]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003596:	2b08      	cmp	r3, #8
 8003598:	d112      	bne.n	80035c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800359a:	4b82      	ldr	r3, [pc, #520]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035a6:	d10b      	bne.n	80035c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035a8:	4b7e      	ldr	r3, [pc, #504]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d05b      	beq.n	800366c <HAL_RCC_OscConfig+0x108>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d157      	bne.n	800366c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e242      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035c8:	d106      	bne.n	80035d8 <HAL_RCC_OscConfig+0x74>
 80035ca:	4b76      	ldr	r3, [pc, #472]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a75      	ldr	r2, [pc, #468]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80035d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035d4:	6013      	str	r3, [r2, #0]
 80035d6:	e01d      	b.n	8003614 <HAL_RCC_OscConfig+0xb0>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035e0:	d10c      	bne.n	80035fc <HAL_RCC_OscConfig+0x98>
 80035e2:	4b70      	ldr	r3, [pc, #448]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a6f      	ldr	r2, [pc, #444]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80035e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	4b6d      	ldr	r3, [pc, #436]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a6c      	ldr	r2, [pc, #432]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80035f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	e00b      	b.n	8003614 <HAL_RCC_OscConfig+0xb0>
 80035fc:	4b69      	ldr	r3, [pc, #420]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a68      	ldr	r2, [pc, #416]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003606:	6013      	str	r3, [r2, #0]
 8003608:	4b66      	ldr	r3, [pc, #408]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a65      	ldr	r2, [pc, #404]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 800360e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d013      	beq.n	8003644 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361c:	f7fe facc 	bl	8001bb8 <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003624:	f7fe fac8 	bl	8001bb8 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b64      	cmp	r3, #100	; 0x64
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e207      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003636:	4b5b      	ldr	r3, [pc, #364]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0f0      	beq.n	8003624 <HAL_RCC_OscConfig+0xc0>
 8003642:	e014      	b.n	800366e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003644:	f7fe fab8 	bl	8001bb8 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800364c:	f7fe fab4 	bl	8001bb8 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b64      	cmp	r3, #100	; 0x64
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e1f3      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800365e:	4b51      	ldr	r3, [pc, #324]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0xe8>
 800366a:	e000      	b.n	800366e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800366c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d063      	beq.n	8003742 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800367a:	4b4a      	ldr	r3, [pc, #296]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 030c 	and.w	r3, r3, #12
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00b      	beq.n	800369e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003686:	4b47      	ldr	r3, [pc, #284]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800368e:	2b08      	cmp	r3, #8
 8003690:	d11c      	bne.n	80036cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003692:	4b44      	ldr	r3, [pc, #272]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d116      	bne.n	80036cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800369e:	4b41      	ldr	r3, [pc, #260]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d005      	beq.n	80036b6 <HAL_RCC_OscConfig+0x152>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d001      	beq.n	80036b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e1c7      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036b6:	4b3b      	ldr	r3, [pc, #236]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	4937      	ldr	r1, [pc, #220]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ca:	e03a      	b.n	8003742 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d020      	beq.n	8003716 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036d4:	4b34      	ldr	r3, [pc, #208]	; (80037a8 <HAL_RCC_OscConfig+0x244>)
 80036d6:	2201      	movs	r2, #1
 80036d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036da:	f7fe fa6d 	bl	8001bb8 <HAL_GetTick>
 80036de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036e0:	e008      	b.n	80036f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036e2:	f7fe fa69 	bl	8001bb8 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d901      	bls.n	80036f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80036f0:	2303      	movs	r3, #3
 80036f2:	e1a8      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f4:	4b2b      	ldr	r3, [pc, #172]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0302 	and.w	r3, r3, #2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d0f0      	beq.n	80036e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003700:	4b28      	ldr	r3, [pc, #160]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	691b      	ldr	r3, [r3, #16]
 800370c:	00db      	lsls	r3, r3, #3
 800370e:	4925      	ldr	r1, [pc, #148]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003710:	4313      	orrs	r3, r2
 8003712:	600b      	str	r3, [r1, #0]
 8003714:	e015      	b.n	8003742 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003716:	4b24      	ldr	r3, [pc, #144]	; (80037a8 <HAL_RCC_OscConfig+0x244>)
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800371c:	f7fe fa4c 	bl	8001bb8 <HAL_GetTick>
 8003720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003722:	e008      	b.n	8003736 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003724:	f7fe fa48 	bl	8001bb8 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d901      	bls.n	8003736 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e187      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003736:	4b1b      	ldr	r3, [pc, #108]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1f0      	bne.n	8003724 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0308 	and.w	r3, r3, #8
 800374a:	2b00      	cmp	r3, #0
 800374c:	d036      	beq.n	80037bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d016      	beq.n	8003784 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003756:	4b15      	ldr	r3, [pc, #84]	; (80037ac <HAL_RCC_OscConfig+0x248>)
 8003758:	2201      	movs	r2, #1
 800375a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375c:	f7fe fa2c 	bl	8001bb8 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003764:	f7fe fa28 	bl	8001bb8 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e167      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003776:	4b0b      	ldr	r3, [pc, #44]	; (80037a4 <HAL_RCC_OscConfig+0x240>)
 8003778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d0f0      	beq.n	8003764 <HAL_RCC_OscConfig+0x200>
 8003782:	e01b      	b.n	80037bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003784:	4b09      	ldr	r3, [pc, #36]	; (80037ac <HAL_RCC_OscConfig+0x248>)
 8003786:	2200      	movs	r2, #0
 8003788:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800378a:	f7fe fa15 	bl	8001bb8 <HAL_GetTick>
 800378e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003790:	e00e      	b.n	80037b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003792:	f7fe fa11 	bl	8001bb8 <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	2b02      	cmp	r3, #2
 800379e:	d907      	bls.n	80037b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e150      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
 80037a4:	40023800 	.word	0x40023800
 80037a8:	42470000 	.word	0x42470000
 80037ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037b0:	4b88      	ldr	r3, [pc, #544]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80037b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1ea      	bne.n	8003792 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f000 8097 	beq.w	80038f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037ca:	2300      	movs	r3, #0
 80037cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ce:	4b81      	ldr	r3, [pc, #516]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10f      	bne.n	80037fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037da:	2300      	movs	r3, #0
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	4b7d      	ldr	r3, [pc, #500]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	4a7c      	ldr	r2, [pc, #496]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80037e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037e8:	6413      	str	r3, [r2, #64]	; 0x40
 80037ea:	4b7a      	ldr	r3, [pc, #488]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f2:	60bb      	str	r3, [r7, #8]
 80037f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037f6:	2301      	movs	r3, #1
 80037f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037fa:	4b77      	ldr	r3, [pc, #476]	; (80039d8 <HAL_RCC_OscConfig+0x474>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003802:	2b00      	cmp	r3, #0
 8003804:	d118      	bne.n	8003838 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003806:	4b74      	ldr	r3, [pc, #464]	; (80039d8 <HAL_RCC_OscConfig+0x474>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a73      	ldr	r2, [pc, #460]	; (80039d8 <HAL_RCC_OscConfig+0x474>)
 800380c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003810:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003812:	f7fe f9d1 	bl	8001bb8 <HAL_GetTick>
 8003816:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003818:	e008      	b.n	800382c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800381a:	f7fe f9cd 	bl	8001bb8 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	2b02      	cmp	r3, #2
 8003826:	d901      	bls.n	800382c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e10c      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800382c:	4b6a      	ldr	r3, [pc, #424]	; (80039d8 <HAL_RCC_OscConfig+0x474>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003834:	2b00      	cmp	r3, #0
 8003836:	d0f0      	beq.n	800381a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d106      	bne.n	800384e <HAL_RCC_OscConfig+0x2ea>
 8003840:	4b64      	ldr	r3, [pc, #400]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003844:	4a63      	ldr	r2, [pc, #396]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003846:	f043 0301 	orr.w	r3, r3, #1
 800384a:	6713      	str	r3, [r2, #112]	; 0x70
 800384c:	e01c      	b.n	8003888 <HAL_RCC_OscConfig+0x324>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	2b05      	cmp	r3, #5
 8003854:	d10c      	bne.n	8003870 <HAL_RCC_OscConfig+0x30c>
 8003856:	4b5f      	ldr	r3, [pc, #380]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800385a:	4a5e      	ldr	r2, [pc, #376]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 800385c:	f043 0304 	orr.w	r3, r3, #4
 8003860:	6713      	str	r3, [r2, #112]	; 0x70
 8003862:	4b5c      	ldr	r3, [pc, #368]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003866:	4a5b      	ldr	r2, [pc, #364]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003868:	f043 0301 	orr.w	r3, r3, #1
 800386c:	6713      	str	r3, [r2, #112]	; 0x70
 800386e:	e00b      	b.n	8003888 <HAL_RCC_OscConfig+0x324>
 8003870:	4b58      	ldr	r3, [pc, #352]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003874:	4a57      	ldr	r2, [pc, #348]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003876:	f023 0301 	bic.w	r3, r3, #1
 800387a:	6713      	str	r3, [r2, #112]	; 0x70
 800387c:	4b55      	ldr	r3, [pc, #340]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 800387e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003880:	4a54      	ldr	r2, [pc, #336]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003882:	f023 0304 	bic.w	r3, r3, #4
 8003886:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d015      	beq.n	80038bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003890:	f7fe f992 	bl	8001bb8 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003896:	e00a      	b.n	80038ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003898:	f7fe f98e 	bl	8001bb8 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e0cb      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ae:	4b49      	ldr	r3, [pc, #292]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80038b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d0ee      	beq.n	8003898 <HAL_RCC_OscConfig+0x334>
 80038ba:	e014      	b.n	80038e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038bc:	f7fe f97c 	bl	8001bb8 <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038c2:	e00a      	b.n	80038da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038c4:	f7fe f978 	bl	8001bb8 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e0b5      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038da:	4b3e      	ldr	r3, [pc, #248]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80038dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1ee      	bne.n	80038c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038e6:	7dfb      	ldrb	r3, [r7, #23]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d105      	bne.n	80038f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ec:	4b39      	ldr	r3, [pc, #228]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80038ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f0:	4a38      	ldr	r2, [pc, #224]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80038f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 80a1 	beq.w	8003a44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003902:	4b34      	ldr	r3, [pc, #208]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f003 030c 	and.w	r3, r3, #12
 800390a:	2b08      	cmp	r3, #8
 800390c:	d05c      	beq.n	80039c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	2b02      	cmp	r3, #2
 8003914:	d141      	bne.n	800399a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003916:	4b31      	ldr	r3, [pc, #196]	; (80039dc <HAL_RCC_OscConfig+0x478>)
 8003918:	2200      	movs	r2, #0
 800391a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391c:	f7fe f94c 	bl	8001bb8 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003924:	f7fe f948 	bl	8001bb8 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e087      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003936:	4b27      	ldr	r3, [pc, #156]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1f0      	bne.n	8003924 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69da      	ldr	r2, [r3, #28]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a1b      	ldr	r3, [r3, #32]
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003950:	019b      	lsls	r3, r3, #6
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003958:	085b      	lsrs	r3, r3, #1
 800395a:	3b01      	subs	r3, #1
 800395c:	041b      	lsls	r3, r3, #16
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003964:	061b      	lsls	r3, r3, #24
 8003966:	491b      	ldr	r1, [pc, #108]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 8003968:	4313      	orrs	r3, r2
 800396a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800396c:	4b1b      	ldr	r3, [pc, #108]	; (80039dc <HAL_RCC_OscConfig+0x478>)
 800396e:	2201      	movs	r2, #1
 8003970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003972:	f7fe f921 	bl	8001bb8 <HAL_GetTick>
 8003976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003978:	e008      	b.n	800398c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800397a:	f7fe f91d 	bl	8001bb8 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d901      	bls.n	800398c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e05c      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800398c:	4b11      	ldr	r3, [pc, #68]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0f0      	beq.n	800397a <HAL_RCC_OscConfig+0x416>
 8003998:	e054      	b.n	8003a44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800399a:	4b10      	ldr	r3, [pc, #64]	; (80039dc <HAL_RCC_OscConfig+0x478>)
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a0:	f7fe f90a 	bl	8001bb8 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039a8:	f7fe f906 	bl	8001bb8 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e045      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ba:	4b06      	ldr	r3, [pc, #24]	; (80039d4 <HAL_RCC_OscConfig+0x470>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x444>
 80039c6:	e03d      	b.n	8003a44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d107      	bne.n	80039e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e038      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
 80039d4:	40023800 	.word	0x40023800
 80039d8:	40007000 	.word	0x40007000
 80039dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039e0:	4b1b      	ldr	r3, [pc, #108]	; (8003a50 <HAL_RCC_OscConfig+0x4ec>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d028      	beq.n	8003a40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d121      	bne.n	8003a40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d11a      	bne.n	8003a40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a10:	4013      	ands	r3, r2
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d111      	bne.n	8003a40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a26:	085b      	lsrs	r3, r3, #1
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d107      	bne.n	8003a40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d001      	beq.n	8003a44 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3718      	adds	r7, #24
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40023800 	.word	0x40023800

08003a54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d101      	bne.n	8003a68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e0cc      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a68:	4b68      	ldr	r3, [pc, #416]	; (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0307 	and.w	r3, r3, #7
 8003a70:	683a      	ldr	r2, [r7, #0]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d90c      	bls.n	8003a90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a76:	4b65      	ldr	r3, [pc, #404]	; (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a7e:	4b63      	ldr	r3, [pc, #396]	; (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0307 	and.w	r3, r3, #7
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d001      	beq.n	8003a90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e0b8      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d020      	beq.n	8003ade <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d005      	beq.n	8003ab4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003aa8:	4b59      	ldr	r3, [pc, #356]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	4a58      	ldr	r2, [pc, #352]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003aae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ab2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ac0:	4b53      	ldr	r3, [pc, #332]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	4a52      	ldr	r2, [pc, #328]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003aca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003acc:	4b50      	ldr	r3, [pc, #320]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	494d      	ldr	r1, [pc, #308]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d044      	beq.n	8003b74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d107      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	4b47      	ldr	r3, [pc, #284]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d119      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e07f      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d003      	beq.n	8003b12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b0e:	2b03      	cmp	r3, #3
 8003b10:	d107      	bne.n	8003b22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b12:	4b3f      	ldr	r3, [pc, #252]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d109      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e06f      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b22:	4b3b      	ldr	r3, [pc, #236]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e067      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b32:	4b37      	ldr	r3, [pc, #220]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f023 0203 	bic.w	r2, r3, #3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	4934      	ldr	r1, [pc, #208]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b44:	f7fe f838 	bl	8001bb8 <HAL_GetTick>
 8003b48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4a:	e00a      	b.n	8003b62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b4c:	f7fe f834 	bl	8001bb8 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e04f      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b62:	4b2b      	ldr	r3, [pc, #172]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 020c 	and.w	r2, r3, #12
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d1eb      	bne.n	8003b4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b74:	4b25      	ldr	r3, [pc, #148]	; (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0307 	and.w	r3, r3, #7
 8003b7c:	683a      	ldr	r2, [r7, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d20c      	bcs.n	8003b9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b82:	4b22      	ldr	r3, [pc, #136]	; (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8a:	4b20      	ldr	r3, [pc, #128]	; (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0307 	and.w	r3, r3, #7
 8003b92:	683a      	ldr	r2, [r7, #0]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d001      	beq.n	8003b9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e032      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0304 	and.w	r3, r3, #4
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d008      	beq.n	8003bba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ba8:	4b19      	ldr	r3, [pc, #100]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	4916      	ldr	r1, [pc, #88]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d009      	beq.n	8003bda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bc6:	4b12      	ldr	r3, [pc, #72]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	490e      	ldr	r1, [pc, #56]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bda:	f000 f821 	bl	8003c20 <HAL_RCC_GetSysClockFreq>
 8003bde:	4602      	mov	r2, r0
 8003be0:	4b0b      	ldr	r3, [pc, #44]	; (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	091b      	lsrs	r3, r3, #4
 8003be6:	f003 030f 	and.w	r3, r3, #15
 8003bea:	490a      	ldr	r1, [pc, #40]	; (8003c14 <HAL_RCC_ClockConfig+0x1c0>)
 8003bec:	5ccb      	ldrb	r3, [r1, r3]
 8003bee:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf2:	4a09      	ldr	r2, [pc, #36]	; (8003c18 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003bf6:	4b09      	ldr	r3, [pc, #36]	; (8003c1c <HAL_RCC_ClockConfig+0x1c8>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fd ff98 	bl	8001b30 <HAL_InitTick>

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40023c00 	.word	0x40023c00
 8003c10:	40023800 	.word	0x40023800
 8003c14:	0800b4ac 	.word	0x0800b4ac
 8003c18:	20000000 	.word	0x20000000
 8003c1c:	20000004 	.word	0x20000004

08003c20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c24:	b094      	sub	sp, #80	; 0x50
 8003c26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	647b      	str	r3, [r7, #68]	; 0x44
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c30:	2300      	movs	r3, #0
 8003c32:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003c34:	2300      	movs	r3, #0
 8003c36:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c38:	4b79      	ldr	r3, [pc, #484]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 030c 	and.w	r3, r3, #12
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d00d      	beq.n	8003c60 <HAL_RCC_GetSysClockFreq+0x40>
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	f200 80e1 	bhi.w	8003e0c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <HAL_RCC_GetSysClockFreq+0x34>
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d003      	beq.n	8003c5a <HAL_RCC_GetSysClockFreq+0x3a>
 8003c52:	e0db      	b.n	8003e0c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c54:	4b73      	ldr	r3, [pc, #460]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c56:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003c58:	e0db      	b.n	8003e12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c5a:	4b73      	ldr	r3, [pc, #460]	; (8003e28 <HAL_RCC_GetSysClockFreq+0x208>)
 8003c5c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c5e:	e0d8      	b.n	8003e12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c60:	4b6f      	ldr	r3, [pc, #444]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c68:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c6a:	4b6d      	ldr	r3, [pc, #436]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d063      	beq.n	8003d3e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c76:	4b6a      	ldr	r3, [pc, #424]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	099b      	lsrs	r3, r3, #6
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c80:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c88:	633b      	str	r3, [r7, #48]	; 0x30
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	637b      	str	r3, [r7, #52]	; 0x34
 8003c8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003c92:	4622      	mov	r2, r4
 8003c94:	462b      	mov	r3, r5
 8003c96:	f04f 0000 	mov.w	r0, #0
 8003c9a:	f04f 0100 	mov.w	r1, #0
 8003c9e:	0159      	lsls	r1, r3, #5
 8003ca0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ca4:	0150      	lsls	r0, r2, #5
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	4621      	mov	r1, r4
 8003cac:	1a51      	subs	r1, r2, r1
 8003cae:	6139      	str	r1, [r7, #16]
 8003cb0:	4629      	mov	r1, r5
 8003cb2:	eb63 0301 	sbc.w	r3, r3, r1
 8003cb6:	617b      	str	r3, [r7, #20]
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	f04f 0300 	mov.w	r3, #0
 8003cc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cc4:	4659      	mov	r1, fp
 8003cc6:	018b      	lsls	r3, r1, #6
 8003cc8:	4651      	mov	r1, sl
 8003cca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cce:	4651      	mov	r1, sl
 8003cd0:	018a      	lsls	r2, r1, #6
 8003cd2:	4651      	mov	r1, sl
 8003cd4:	ebb2 0801 	subs.w	r8, r2, r1
 8003cd8:	4659      	mov	r1, fp
 8003cda:	eb63 0901 	sbc.w	r9, r3, r1
 8003cde:	f04f 0200 	mov.w	r2, #0
 8003ce2:	f04f 0300 	mov.w	r3, #0
 8003ce6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cf2:	4690      	mov	r8, r2
 8003cf4:	4699      	mov	r9, r3
 8003cf6:	4623      	mov	r3, r4
 8003cf8:	eb18 0303 	adds.w	r3, r8, r3
 8003cfc:	60bb      	str	r3, [r7, #8]
 8003cfe:	462b      	mov	r3, r5
 8003d00:	eb49 0303 	adc.w	r3, r9, r3
 8003d04:	60fb      	str	r3, [r7, #12]
 8003d06:	f04f 0200 	mov.w	r2, #0
 8003d0a:	f04f 0300 	mov.w	r3, #0
 8003d0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d12:	4629      	mov	r1, r5
 8003d14:	024b      	lsls	r3, r1, #9
 8003d16:	4621      	mov	r1, r4
 8003d18:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d1c:	4621      	mov	r1, r4
 8003d1e:	024a      	lsls	r2, r1, #9
 8003d20:	4610      	mov	r0, r2
 8003d22:	4619      	mov	r1, r3
 8003d24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d26:	2200      	movs	r2, #0
 8003d28:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d30:	f7fc ff56 	bl	8000be0 <__aeabi_uldivmod>
 8003d34:	4602      	mov	r2, r0
 8003d36:	460b      	mov	r3, r1
 8003d38:	4613      	mov	r3, r2
 8003d3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d3c:	e058      	b.n	8003df0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d3e:	4b38      	ldr	r3, [pc, #224]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	099b      	lsrs	r3, r3, #6
 8003d44:	2200      	movs	r2, #0
 8003d46:	4618      	mov	r0, r3
 8003d48:	4611      	mov	r1, r2
 8003d4a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d4e:	623b      	str	r3, [r7, #32]
 8003d50:	2300      	movs	r3, #0
 8003d52:	627b      	str	r3, [r7, #36]	; 0x24
 8003d54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d58:	4642      	mov	r2, r8
 8003d5a:	464b      	mov	r3, r9
 8003d5c:	f04f 0000 	mov.w	r0, #0
 8003d60:	f04f 0100 	mov.w	r1, #0
 8003d64:	0159      	lsls	r1, r3, #5
 8003d66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d6a:	0150      	lsls	r0, r2, #5
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	460b      	mov	r3, r1
 8003d70:	4641      	mov	r1, r8
 8003d72:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d76:	4649      	mov	r1, r9
 8003d78:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d90:	ebb2 040a 	subs.w	r4, r2, sl
 8003d94:	eb63 050b 	sbc.w	r5, r3, fp
 8003d98:	f04f 0200 	mov.w	r2, #0
 8003d9c:	f04f 0300 	mov.w	r3, #0
 8003da0:	00eb      	lsls	r3, r5, #3
 8003da2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003da6:	00e2      	lsls	r2, r4, #3
 8003da8:	4614      	mov	r4, r2
 8003daa:	461d      	mov	r5, r3
 8003dac:	4643      	mov	r3, r8
 8003dae:	18e3      	adds	r3, r4, r3
 8003db0:	603b      	str	r3, [r7, #0]
 8003db2:	464b      	mov	r3, r9
 8003db4:	eb45 0303 	adc.w	r3, r5, r3
 8003db8:	607b      	str	r3, [r7, #4]
 8003dba:	f04f 0200 	mov.w	r2, #0
 8003dbe:	f04f 0300 	mov.w	r3, #0
 8003dc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dc6:	4629      	mov	r1, r5
 8003dc8:	028b      	lsls	r3, r1, #10
 8003dca:	4621      	mov	r1, r4
 8003dcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dd0:	4621      	mov	r1, r4
 8003dd2:	028a      	lsls	r2, r1, #10
 8003dd4:	4610      	mov	r0, r2
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dda:	2200      	movs	r2, #0
 8003ddc:	61bb      	str	r3, [r7, #24]
 8003dde:	61fa      	str	r2, [r7, #28]
 8003de0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003de4:	f7fc fefc 	bl	8000be0 <__aeabi_uldivmod>
 8003de8:	4602      	mov	r2, r0
 8003dea:	460b      	mov	r3, r1
 8003dec:	4613      	mov	r3, r2
 8003dee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003df0:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <HAL_RCC_GetSysClockFreq+0x200>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	0c1b      	lsrs	r3, r3, #16
 8003df6:	f003 0303 	and.w	r3, r3, #3
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003e00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e08:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e0a:	e002      	b.n	8003e12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e0c:	4b05      	ldr	r3, [pc, #20]	; (8003e24 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e0e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3750      	adds	r7, #80	; 0x50
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023800 	.word	0x40023800
 8003e24:	00f42400 	.word	0x00f42400
 8003e28:	007a1200 	.word	0x007a1200

08003e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e30:	4b03      	ldr	r3, [pc, #12]	; (8003e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e32:	681b      	ldr	r3, [r3, #0]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	20000000 	.word	0x20000000

08003e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e48:	f7ff fff0 	bl	8003e2c <HAL_RCC_GetHCLKFreq>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	4b05      	ldr	r3, [pc, #20]	; (8003e64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	0a9b      	lsrs	r3, r3, #10
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	4903      	ldr	r1, [pc, #12]	; (8003e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e5a:	5ccb      	ldrb	r3, [r1, r3]
 8003e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40023800 	.word	0x40023800
 8003e68:	0800b4bc 	.word	0x0800b4bc

08003e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e70:	f7ff ffdc 	bl	8003e2c <HAL_RCC_GetHCLKFreq>
 8003e74:	4602      	mov	r2, r0
 8003e76:	4b05      	ldr	r3, [pc, #20]	; (8003e8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	0b5b      	lsrs	r3, r3, #13
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	4903      	ldr	r1, [pc, #12]	; (8003e90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e82:	5ccb      	ldrb	r3, [r1, r3]
 8003e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	40023800 	.word	0x40023800
 8003e90:	0800b4bc 	.word	0x0800b4bc

08003e94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e03f      	b.n	8003f26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d106      	bne.n	8003ec0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7fd fa46 	bl	800134c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2224      	movs	r2, #36	; 0x24
 8003ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68da      	ldr	r2, [r3, #12]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ed6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fd7b 	bl	80049d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	691a      	ldr	r2, [r3, #16]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003eec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	695a      	ldr	r2, [r3, #20]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003efc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68da      	ldr	r2, [r3, #12]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2220      	movs	r2, #32
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2220      	movs	r2, #32
 8003f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b08a      	sub	sp, #40	; 0x28
 8003f32:	af02      	add	r7, sp, #8
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	60b9      	str	r1, [r7, #8]
 8003f38:	603b      	str	r3, [r7, #0]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b20      	cmp	r3, #32
 8003f4c:	d17c      	bne.n	8004048 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_UART_Transmit+0x2c>
 8003f54:	88fb      	ldrh	r3, [r7, #6]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e075      	b.n	800404a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d101      	bne.n	8003f6c <HAL_UART_Transmit+0x3e>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e06e      	b.n	800404a <HAL_UART_Transmit+0x11c>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2221      	movs	r2, #33	; 0x21
 8003f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f82:	f7fd fe19 	bl	8001bb8 <HAL_GetTick>
 8003f86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	88fa      	ldrh	r2, [r7, #6]
 8003f8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	88fa      	ldrh	r2, [r7, #6]
 8003f92:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f9c:	d108      	bne.n	8003fb0 <HAL_UART_Transmit+0x82>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d104      	bne.n	8003fb0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	61bb      	str	r3, [r7, #24]
 8003fae:	e003      	b.n	8003fb8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003fc0:	e02a      	b.n	8004018 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	9300      	str	r3, [sp, #0]
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	2180      	movs	r1, #128	; 0x80
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f000 faf9 	bl	80045c4 <UART_WaitOnFlagUntilTimeout>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d001      	beq.n	8003fdc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e036      	b.n	800404a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10b      	bne.n	8003ffa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	881b      	ldrh	r3, [r3, #0]
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ff0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	3302      	adds	r3, #2
 8003ff6:	61bb      	str	r3, [r7, #24]
 8003ff8:	e007      	b.n	800400a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	781a      	ldrb	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	3301      	adds	r3, #1
 8004008:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800400e:	b29b      	uxth	r3, r3
 8004010:	3b01      	subs	r3, #1
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800401c:	b29b      	uxth	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1cf      	bne.n	8003fc2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2200      	movs	r2, #0
 800402a:	2140      	movs	r1, #64	; 0x40
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f000 fac9 	bl	80045c4 <UART_WaitOnFlagUntilTimeout>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e006      	b.n	800404a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004044:	2300      	movs	r3, #0
 8004046:	e000      	b.n	800404a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004048:	2302      	movs	r3, #2
  }
}
 800404a:	4618      	mov	r0, r3
 800404c:	3720      	adds	r7, #32
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
	...

08004054 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b0ba      	sub	sp, #232	; 0xe8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800407a:	2300      	movs	r3, #0
 800407c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004080:	2300      	movs	r3, #0
 8004082:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004092:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10f      	bne.n	80040ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800409a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800409e:	f003 0320 	and.w	r3, r3, #32
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d009      	beq.n	80040ba <HAL_UART_IRQHandler+0x66>
 80040a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040aa:	f003 0320 	and.w	r3, r3, #32
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 fbd3 	bl	800485e <UART_Receive_IT>
      return;
 80040b8:	e256      	b.n	8004568 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 80de 	beq.w	8004280 <HAL_UART_IRQHandler+0x22c>
 80040c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d106      	bne.n	80040de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 80d1 	beq.w	8004280 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00b      	beq.n	8004102 <HAL_UART_IRQHandler+0xae>
 80040ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d005      	beq.n	8004102 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	f043 0201 	orr.w	r2, r3, #1
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004106:	f003 0304 	and.w	r3, r3, #4
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00b      	beq.n	8004126 <HAL_UART_IRQHandler+0xd2>
 800410e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d005      	beq.n	8004126 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411e:	f043 0202 	orr.w	r2, r3, #2
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00b      	beq.n	800414a <HAL_UART_IRQHandler+0xf6>
 8004132:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	f043 0204 	orr.w	r2, r3, #4
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800414a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d011      	beq.n	800417a <HAL_UART_IRQHandler+0x126>
 8004156:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800415a:	f003 0320 	and.w	r3, r3, #32
 800415e:	2b00      	cmp	r3, #0
 8004160:	d105      	bne.n	800416e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004172:	f043 0208 	orr.w	r2, r3, #8
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417e:	2b00      	cmp	r3, #0
 8004180:	f000 81ed 	beq.w	800455e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004188:	f003 0320 	and.w	r3, r3, #32
 800418c:	2b00      	cmp	r3, #0
 800418e:	d008      	beq.n	80041a2 <HAL_UART_IRQHandler+0x14e>
 8004190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004194:	f003 0320 	and.w	r3, r3, #32
 8004198:	2b00      	cmp	r3, #0
 800419a:	d002      	beq.n	80041a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 fb5e 	bl	800485e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ac:	2b40      	cmp	r3, #64	; 0x40
 80041ae:	bf0c      	ite	eq
 80041b0:	2301      	moveq	r3, #1
 80041b2:	2300      	movne	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d103      	bne.n	80041ce <HAL_UART_IRQHandler+0x17a>
 80041c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d04f      	beq.n	800426e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fa66 	bl	80046a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041de:	2b40      	cmp	r3, #64	; 0x40
 80041e0:	d141      	bne.n	8004266 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	3314      	adds	r3, #20
 80041e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80041f0:	e853 3f00 	ldrex	r3, [r3]
 80041f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80041f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80041fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004200:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	3314      	adds	r3, #20
 800420a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800420e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004212:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004216:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800421a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800421e:	e841 2300 	strex	r3, r2, [r1]
 8004222:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004226:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1d9      	bne.n	80041e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004232:	2b00      	cmp	r3, #0
 8004234:	d013      	beq.n	800425e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423a:	4a7d      	ldr	r2, [pc, #500]	; (8004430 <HAL_UART_IRQHandler+0x3dc>)
 800423c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004242:	4618      	mov	r0, r3
 8004244:	f7fd fe69 	bl	8001f1a <HAL_DMA_Abort_IT>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d016      	beq.n	800427c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004258:	4610      	mov	r0, r2
 800425a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800425c:	e00e      	b.n	800427c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f99a 	bl	8004598 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004264:	e00a      	b.n	800427c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f000 f996 	bl	8004598 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800426c:	e006      	b.n	800427c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f992 	bl	8004598 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800427a:	e170      	b.n	800455e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800427c:	bf00      	nop
    return;
 800427e:	e16e      	b.n	800455e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004284:	2b01      	cmp	r3, #1
 8004286:	f040 814a 	bne.w	800451e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800428a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800428e:	f003 0310 	and.w	r3, r3, #16
 8004292:	2b00      	cmp	r3, #0
 8004294:	f000 8143 	beq.w	800451e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800429c:	f003 0310 	and.w	r3, r3, #16
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f000 813c 	beq.w	800451e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042a6:	2300      	movs	r3, #0
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	60bb      	str	r3, [r7, #8]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	60bb      	str	r3, [r7, #8]
 80042ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c6:	2b40      	cmp	r3, #64	; 0x40
 80042c8:	f040 80b4 	bne.w	8004434 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 8140 	beq.w	8004562 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80042ea:	429a      	cmp	r2, r3
 80042ec:	f080 8139 	bcs.w	8004562 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80042f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004302:	f000 8088 	beq.w	8004416 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	330c      	adds	r3, #12
 800430c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004310:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004314:	e853 3f00 	ldrex	r3, [r3]
 8004318:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800431c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004324:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	330c      	adds	r3, #12
 800432e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004332:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004336:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800433e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004342:	e841 2300 	strex	r3, r2, [r1]
 8004346:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800434a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1d9      	bne.n	8004306 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	3314      	adds	r3, #20
 8004358:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800435c:	e853 3f00 	ldrex	r3, [r3]
 8004360:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004362:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004364:	f023 0301 	bic.w	r3, r3, #1
 8004368:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	3314      	adds	r3, #20
 8004372:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004376:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800437a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800437c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800437e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004382:	e841 2300 	strex	r3, r2, [r1]
 8004386:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004388:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1e1      	bne.n	8004352 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	3314      	adds	r3, #20
 8004394:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004396:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004398:	e853 3f00 	ldrex	r3, [r3]
 800439c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800439e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	3314      	adds	r3, #20
 80043ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80043b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80043b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80043b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80043ba:	e841 2300 	strex	r3, r2, [r1]
 80043be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80043c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1e3      	bne.n	800438e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2220      	movs	r2, #32
 80043ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	330c      	adds	r3, #12
 80043da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043de:	e853 3f00 	ldrex	r3, [r3]
 80043e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80043e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043e6:	f023 0310 	bic.w	r3, r3, #16
 80043ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	330c      	adds	r3, #12
 80043f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80043f8:	65ba      	str	r2, [r7, #88]	; 0x58
 80043fa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80043fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004400:	e841 2300 	strex	r3, r2, [r1]
 8004404:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004408:	2b00      	cmp	r3, #0
 800440a:	d1e3      	bne.n	80043d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004410:	4618      	mov	r0, r3
 8004412:	f7fd fd12 	bl	8001e3a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800441e:	b29b      	uxth	r3, r3
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	b29b      	uxth	r3, r3
 8004424:	4619      	mov	r1, r3
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 f8c0 	bl	80045ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800442c:	e099      	b.n	8004562 <HAL_UART_IRQHandler+0x50e>
 800442e:	bf00      	nop
 8004430:	08004767 	.word	0x08004767
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800443c:	b29b      	uxth	r3, r3
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004448:	b29b      	uxth	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	f000 808b 	beq.w	8004566 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004450:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004454:	2b00      	cmp	r3, #0
 8004456:	f000 8086 	beq.w	8004566 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	330c      	adds	r3, #12
 8004460:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004464:	e853 3f00 	ldrex	r3, [r3]
 8004468:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800446a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800446c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004470:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	330c      	adds	r3, #12
 800447a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800447e:	647a      	str	r2, [r7, #68]	; 0x44
 8004480:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004482:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004484:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004486:	e841 2300 	strex	r3, r2, [r1]
 800448a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800448c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1e3      	bne.n	800445a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3314      	adds	r3, #20
 8004498:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449c:	e853 3f00 	ldrex	r3, [r3]
 80044a0:	623b      	str	r3, [r7, #32]
   return(result);
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	f023 0301 	bic.w	r3, r3, #1
 80044a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3314      	adds	r3, #20
 80044b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80044b6:	633a      	str	r2, [r7, #48]	; 0x30
 80044b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80044bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044be:	e841 2300 	strex	r3, r2, [r1]
 80044c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80044c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1e3      	bne.n	8004492 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2220      	movs	r2, #32
 80044ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	330c      	adds	r3, #12
 80044de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	e853 3f00 	ldrex	r3, [r3]
 80044e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 0310 	bic.w	r3, r3, #16
 80044ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	330c      	adds	r3, #12
 80044f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80044fc:	61fa      	str	r2, [r7, #28]
 80044fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004500:	69b9      	ldr	r1, [r7, #24]
 8004502:	69fa      	ldr	r2, [r7, #28]
 8004504:	e841 2300 	strex	r3, r2, [r1]
 8004508:	617b      	str	r3, [r7, #20]
   return(result);
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d1e3      	bne.n	80044d8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004510:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004514:	4619      	mov	r1, r3
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f848 	bl	80045ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800451c:	e023      	b.n	8004566 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800451e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004526:	2b00      	cmp	r3, #0
 8004528:	d009      	beq.n	800453e <HAL_UART_IRQHandler+0x4ea>
 800452a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800452e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f929 	bl	800478e <UART_Transmit_IT>
    return;
 800453c:	e014      	b.n	8004568 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800453e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00e      	beq.n	8004568 <HAL_UART_IRQHandler+0x514>
 800454a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800454e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004552:	2b00      	cmp	r3, #0
 8004554:	d008      	beq.n	8004568 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 f969 	bl	800482e <UART_EndTransmit_IT>
    return;
 800455c:	e004      	b.n	8004568 <HAL_UART_IRQHandler+0x514>
    return;
 800455e:	bf00      	nop
 8004560:	e002      	b.n	8004568 <HAL_UART_IRQHandler+0x514>
      return;
 8004562:	bf00      	nop
 8004564:	e000      	b.n	8004568 <HAL_UART_IRQHandler+0x514>
      return;
 8004566:	bf00      	nop
  }
}
 8004568:	37e8      	adds	r7, #232	; 0xe8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop

08004570 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	460b      	mov	r3, r1
 80045b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b090      	sub	sp, #64	; 0x40
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	603b      	str	r3, [r7, #0]
 80045d0:	4613      	mov	r3, r2
 80045d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045d4:	e050      	b.n	8004678 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045dc:	d04c      	beq.n	8004678 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80045de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d007      	beq.n	80045f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80045e4:	f7fd fae8 	bl	8001bb8 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d241      	bcs.n	8004678 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	330c      	adds	r3, #12
 80045fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fe:	e853 3f00 	ldrex	r3, [r3]
 8004602:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004606:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800460a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	330c      	adds	r3, #12
 8004612:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004614:	637a      	str	r2, [r7, #52]	; 0x34
 8004616:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004618:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800461a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800461c:	e841 2300 	strex	r3, r2, [r1]
 8004620:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1e5      	bne.n	80045f4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	3314      	adds	r3, #20
 800462e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	e853 3f00 	ldrex	r3, [r3]
 8004636:	613b      	str	r3, [r7, #16]
   return(result);
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	f023 0301 	bic.w	r3, r3, #1
 800463e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	3314      	adds	r3, #20
 8004646:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004648:	623a      	str	r2, [r7, #32]
 800464a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800464c:	69f9      	ldr	r1, [r7, #28]
 800464e:	6a3a      	ldr	r2, [r7, #32]
 8004650:	e841 2300 	strex	r3, r2, [r1]
 8004654:	61bb      	str	r3, [r7, #24]
   return(result);
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1e5      	bne.n	8004628 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2220      	movs	r2, #32
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2220      	movs	r2, #32
 8004668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e00f      	b.n	8004698 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	4013      	ands	r3, r2
 8004682:	68ba      	ldr	r2, [r7, #8]
 8004684:	429a      	cmp	r2, r3
 8004686:	bf0c      	ite	eq
 8004688:	2301      	moveq	r3, #1
 800468a:	2300      	movne	r3, #0
 800468c:	b2db      	uxtb	r3, r3
 800468e:	461a      	mov	r2, r3
 8004690:	79fb      	ldrb	r3, [r7, #7]
 8004692:	429a      	cmp	r2, r3
 8004694:	d09f      	beq.n	80045d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3740      	adds	r7, #64	; 0x40
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b095      	sub	sp, #84	; 0x54
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	330c      	adds	r3, #12
 80046ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046b2:	e853 3f00 	ldrex	r3, [r3]
 80046b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80046b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80046be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	330c      	adds	r3, #12
 80046c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80046c8:	643a      	str	r2, [r7, #64]	; 0x40
 80046ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80046ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80046d0:	e841 2300 	strex	r3, r2, [r1]
 80046d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80046d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1e5      	bne.n	80046a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	3314      	adds	r3, #20
 80046e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e4:	6a3b      	ldr	r3, [r7, #32]
 80046e6:	e853 3f00 	ldrex	r3, [r3]
 80046ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	f023 0301 	bic.w	r3, r3, #1
 80046f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	3314      	adds	r3, #20
 80046fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80046fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80046fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004700:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004704:	e841 2300 	strex	r3, r2, [r1]
 8004708:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800470a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1e5      	bne.n	80046dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004714:	2b01      	cmp	r3, #1
 8004716:	d119      	bne.n	800474c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	330c      	adds	r3, #12
 800471e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	e853 3f00 	ldrex	r3, [r3]
 8004726:	60bb      	str	r3, [r7, #8]
   return(result);
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f023 0310 	bic.w	r3, r3, #16
 800472e:	647b      	str	r3, [r7, #68]	; 0x44
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	330c      	adds	r3, #12
 8004736:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004738:	61ba      	str	r2, [r7, #24]
 800473a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473c:	6979      	ldr	r1, [r7, #20]
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	e841 2300 	strex	r3, r2, [r1]
 8004744:	613b      	str	r3, [r7, #16]
   return(result);
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1e5      	bne.n	8004718 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	631a      	str	r2, [r3, #48]	; 0x30
}
 800475a:	bf00      	nop
 800475c:	3754      	adds	r7, #84	; 0x54
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b084      	sub	sp, #16
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004772:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f7ff ff09 	bl	8004598 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004786:	bf00      	nop
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800478e:	b480      	push	{r7}
 8004790:	b085      	sub	sp, #20
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b21      	cmp	r3, #33	; 0x21
 80047a0:	d13e      	bne.n	8004820 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047aa:	d114      	bne.n	80047d6 <UART_Transmit_IT+0x48>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d110      	bne.n	80047d6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	881b      	ldrh	r3, [r3, #0]
 80047be:	461a      	mov	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047c8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	1c9a      	adds	r2, r3, #2
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	621a      	str	r2, [r3, #32]
 80047d4:	e008      	b.n	80047e8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	1c59      	adds	r1, r3, #1
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6211      	str	r1, [r2, #32]
 80047e0:	781a      	ldrb	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	3b01      	subs	r3, #1
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	4619      	mov	r1, r3
 80047f6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10f      	bne.n	800481c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68da      	ldr	r2, [r3, #12]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800480a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68da      	ldr	r2, [r3, #12]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800481a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800481c:	2300      	movs	r3, #0
 800481e:	e000      	b.n	8004822 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004820:	2302      	movs	r3, #2
  }
}
 8004822:	4618      	mov	r0, r3
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr

0800482e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b082      	sub	sp, #8
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004844:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2220      	movs	r2, #32
 800484a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f7ff fe8e 	bl	8004570 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}

0800485e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800485e:	b580      	push	{r7, lr}
 8004860:	b08c      	sub	sp, #48	; 0x30
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b22      	cmp	r3, #34	; 0x22
 8004870:	f040 80ab 	bne.w	80049ca <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800487c:	d117      	bne.n	80048ae <UART_Receive_IT+0x50>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d113      	bne.n	80048ae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004886:	2300      	movs	r3, #0
 8004888:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800488e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	b29b      	uxth	r3, r3
 8004898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800489c:	b29a      	uxth	r2, r3
 800489e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a6:	1c9a      	adds	r2, r3, #2
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	629a      	str	r2, [r3, #40]	; 0x28
 80048ac:	e026      	b.n	80048fc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80048b4:	2300      	movs	r3, #0
 80048b6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048c0:	d007      	beq.n	80048d2 <UART_Receive_IT+0x74>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d10a      	bne.n	80048e0 <UART_Receive_IT+0x82>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d106      	bne.n	80048e0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	b2da      	uxtb	r2, r3
 80048da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048dc:	701a      	strb	r2, [r3, #0]
 80048de:	e008      	b.n	80048f2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048ec:	b2da      	uxtb	r2, r3
 80048ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004900:	b29b      	uxth	r3, r3
 8004902:	3b01      	subs	r3, #1
 8004904:	b29b      	uxth	r3, r3
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	4619      	mov	r1, r3
 800490a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800490c:	2b00      	cmp	r3, #0
 800490e:	d15a      	bne.n	80049c6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68da      	ldr	r2, [r3, #12]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0220 	bic.w	r2, r2, #32
 800491e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68da      	ldr	r2, [r3, #12]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800492e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	695a      	ldr	r2, [r3, #20]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0201 	bic.w	r2, r2, #1
 800493e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494c:	2b01      	cmp	r3, #1
 800494e:	d135      	bne.n	80049bc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	330c      	adds	r3, #12
 800495c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	e853 3f00 	ldrex	r3, [r3]
 8004964:	613b      	str	r3, [r7, #16]
   return(result);
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	f023 0310 	bic.w	r3, r3, #16
 800496c:	627b      	str	r3, [r7, #36]	; 0x24
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	330c      	adds	r3, #12
 8004974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004976:	623a      	str	r2, [r7, #32]
 8004978:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497a:	69f9      	ldr	r1, [r7, #28]
 800497c:	6a3a      	ldr	r2, [r7, #32]
 800497e:	e841 2300 	strex	r3, r2, [r1]
 8004982:	61bb      	str	r3, [r7, #24]
   return(result);
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1e5      	bne.n	8004956 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0310 	and.w	r3, r3, #16
 8004994:	2b10      	cmp	r3, #16
 8004996:	d10a      	bne.n	80049ae <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004998:	2300      	movs	r3, #0
 800499a:	60fb      	str	r3, [r7, #12]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	60fb      	str	r3, [r7, #12]
 80049ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049b2:	4619      	mov	r1, r3
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f7ff fdf9 	bl	80045ac <HAL_UARTEx_RxEventCallback>
 80049ba:	e002      	b.n	80049c2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7ff fde1 	bl	8004584 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80049c2:	2300      	movs	r3, #0
 80049c4:	e002      	b.n	80049cc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	e000      	b.n	80049cc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80049ca:	2302      	movs	r3, #2
  }
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3730      	adds	r7, #48	; 0x30
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d8:	b0c0      	sub	sp, #256	; 0x100
 80049da:	af00      	add	r7, sp, #0
 80049dc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80049ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f0:	68d9      	ldr	r1, [r3, #12]
 80049f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	ea40 0301 	orr.w	r3, r0, r1
 80049fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80049fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	431a      	orrs	r2, r3
 8004a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004a2c:	f021 010c 	bic.w	r1, r1, #12
 8004a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a4e:	6999      	ldr	r1, [r3, #24]
 8004a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	ea40 0301 	orr.w	r3, r0, r1
 8004a5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	4b8f      	ldr	r3, [pc, #572]	; (8004ca0 <UART_SetConfig+0x2cc>)
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d005      	beq.n	8004a74 <UART_SetConfig+0xa0>
 8004a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	4b8d      	ldr	r3, [pc, #564]	; (8004ca4 <UART_SetConfig+0x2d0>)
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d104      	bne.n	8004a7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a74:	f7ff f9fa 	bl	8003e6c <HAL_RCC_GetPCLK2Freq>
 8004a78:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004a7c:	e003      	b.n	8004a86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a7e:	f7ff f9e1 	bl	8003e44 <HAL_RCC_GetPCLK1Freq>
 8004a82:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a90:	f040 810c 	bne.w	8004cac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004a9e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004aa2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004aa6:	4622      	mov	r2, r4
 8004aa8:	462b      	mov	r3, r5
 8004aaa:	1891      	adds	r1, r2, r2
 8004aac:	65b9      	str	r1, [r7, #88]	; 0x58
 8004aae:	415b      	adcs	r3, r3
 8004ab0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ab2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004ab6:	4621      	mov	r1, r4
 8004ab8:	eb12 0801 	adds.w	r8, r2, r1
 8004abc:	4629      	mov	r1, r5
 8004abe:	eb43 0901 	adc.w	r9, r3, r1
 8004ac2:	f04f 0200 	mov.w	r2, #0
 8004ac6:	f04f 0300 	mov.w	r3, #0
 8004aca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ace:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ad2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ad6:	4690      	mov	r8, r2
 8004ad8:	4699      	mov	r9, r3
 8004ada:	4623      	mov	r3, r4
 8004adc:	eb18 0303 	adds.w	r3, r8, r3
 8004ae0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ae4:	462b      	mov	r3, r5
 8004ae6:	eb49 0303 	adc.w	r3, r9, r3
 8004aea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004afa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004afe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004b02:	460b      	mov	r3, r1
 8004b04:	18db      	adds	r3, r3, r3
 8004b06:	653b      	str	r3, [r7, #80]	; 0x50
 8004b08:	4613      	mov	r3, r2
 8004b0a:	eb42 0303 	adc.w	r3, r2, r3
 8004b0e:	657b      	str	r3, [r7, #84]	; 0x54
 8004b10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004b14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004b18:	f7fc f862 	bl	8000be0 <__aeabi_uldivmod>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	460b      	mov	r3, r1
 8004b20:	4b61      	ldr	r3, [pc, #388]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004b22:	fba3 2302 	umull	r2, r3, r3, r2
 8004b26:	095b      	lsrs	r3, r3, #5
 8004b28:	011c      	lsls	r4, r3, #4
 8004b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b34:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004b38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004b3c:	4642      	mov	r2, r8
 8004b3e:	464b      	mov	r3, r9
 8004b40:	1891      	adds	r1, r2, r2
 8004b42:	64b9      	str	r1, [r7, #72]	; 0x48
 8004b44:	415b      	adcs	r3, r3
 8004b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004b4c:	4641      	mov	r1, r8
 8004b4e:	eb12 0a01 	adds.w	sl, r2, r1
 8004b52:	4649      	mov	r1, r9
 8004b54:	eb43 0b01 	adc.w	fp, r3, r1
 8004b58:	f04f 0200 	mov.w	r2, #0
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b6c:	4692      	mov	sl, r2
 8004b6e:	469b      	mov	fp, r3
 8004b70:	4643      	mov	r3, r8
 8004b72:	eb1a 0303 	adds.w	r3, sl, r3
 8004b76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b7a:	464b      	mov	r3, r9
 8004b7c:	eb4b 0303 	adc.w	r3, fp, r3
 8004b80:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b90:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004b94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	18db      	adds	r3, r3, r3
 8004b9c:	643b      	str	r3, [r7, #64]	; 0x40
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	eb42 0303 	adc.w	r3, r2, r3
 8004ba4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ba6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004baa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004bae:	f7fc f817 	bl	8000be0 <__aeabi_uldivmod>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4611      	mov	r1, r2
 8004bb8:	4b3b      	ldr	r3, [pc, #236]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004bba:	fba3 2301 	umull	r2, r3, r3, r1
 8004bbe:	095b      	lsrs	r3, r3, #5
 8004bc0:	2264      	movs	r2, #100	; 0x64
 8004bc2:	fb02 f303 	mul.w	r3, r2, r3
 8004bc6:	1acb      	subs	r3, r1, r3
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004bce:	4b36      	ldr	r3, [pc, #216]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004bd0:	fba3 2302 	umull	r2, r3, r3, r2
 8004bd4:	095b      	lsrs	r3, r3, #5
 8004bd6:	005b      	lsls	r3, r3, #1
 8004bd8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004bdc:	441c      	add	r4, r3
 8004bde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004be2:	2200      	movs	r2, #0
 8004be4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004be8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004bec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004bf0:	4642      	mov	r2, r8
 8004bf2:	464b      	mov	r3, r9
 8004bf4:	1891      	adds	r1, r2, r2
 8004bf6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004bf8:	415b      	adcs	r3, r3
 8004bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bfc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004c00:	4641      	mov	r1, r8
 8004c02:	1851      	adds	r1, r2, r1
 8004c04:	6339      	str	r1, [r7, #48]	; 0x30
 8004c06:	4649      	mov	r1, r9
 8004c08:	414b      	adcs	r3, r1
 8004c0a:	637b      	str	r3, [r7, #52]	; 0x34
 8004c0c:	f04f 0200 	mov.w	r2, #0
 8004c10:	f04f 0300 	mov.w	r3, #0
 8004c14:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004c18:	4659      	mov	r1, fp
 8004c1a:	00cb      	lsls	r3, r1, #3
 8004c1c:	4651      	mov	r1, sl
 8004c1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c22:	4651      	mov	r1, sl
 8004c24:	00ca      	lsls	r2, r1, #3
 8004c26:	4610      	mov	r0, r2
 8004c28:	4619      	mov	r1, r3
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	4642      	mov	r2, r8
 8004c2e:	189b      	adds	r3, r3, r2
 8004c30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c34:	464b      	mov	r3, r9
 8004c36:	460a      	mov	r2, r1
 8004c38:	eb42 0303 	adc.w	r3, r2, r3
 8004c3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004c4c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004c50:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004c54:	460b      	mov	r3, r1
 8004c56:	18db      	adds	r3, r3, r3
 8004c58:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	eb42 0303 	adc.w	r3, r2, r3
 8004c60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c66:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004c6a:	f7fb ffb9 	bl	8000be0 <__aeabi_uldivmod>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	4b0d      	ldr	r3, [pc, #52]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004c74:	fba3 1302 	umull	r1, r3, r3, r2
 8004c78:	095b      	lsrs	r3, r3, #5
 8004c7a:	2164      	movs	r1, #100	; 0x64
 8004c7c:	fb01 f303 	mul.w	r3, r1, r3
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	3332      	adds	r3, #50	; 0x32
 8004c86:	4a08      	ldr	r2, [pc, #32]	; (8004ca8 <UART_SetConfig+0x2d4>)
 8004c88:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8c:	095b      	lsrs	r3, r3, #5
 8004c8e:	f003 0207 	and.w	r2, r3, #7
 8004c92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4422      	add	r2, r4
 8004c9a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c9c:	e106      	b.n	8004eac <UART_SetConfig+0x4d8>
 8004c9e:	bf00      	nop
 8004ca0:	40011000 	.word	0x40011000
 8004ca4:	40011400 	.word	0x40011400
 8004ca8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004cb6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004cba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004cbe:	4642      	mov	r2, r8
 8004cc0:	464b      	mov	r3, r9
 8004cc2:	1891      	adds	r1, r2, r2
 8004cc4:	6239      	str	r1, [r7, #32]
 8004cc6:	415b      	adcs	r3, r3
 8004cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004cce:	4641      	mov	r1, r8
 8004cd0:	1854      	adds	r4, r2, r1
 8004cd2:	4649      	mov	r1, r9
 8004cd4:	eb43 0501 	adc.w	r5, r3, r1
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	00eb      	lsls	r3, r5, #3
 8004ce2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ce6:	00e2      	lsls	r2, r4, #3
 8004ce8:	4614      	mov	r4, r2
 8004cea:	461d      	mov	r5, r3
 8004cec:	4643      	mov	r3, r8
 8004cee:	18e3      	adds	r3, r4, r3
 8004cf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004cf4:	464b      	mov	r3, r9
 8004cf6:	eb45 0303 	adc.w	r3, r5, r3
 8004cfa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004d0a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	f04f 0300 	mov.w	r3, #0
 8004d16:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004d1a:	4629      	mov	r1, r5
 8004d1c:	008b      	lsls	r3, r1, #2
 8004d1e:	4621      	mov	r1, r4
 8004d20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d24:	4621      	mov	r1, r4
 8004d26:	008a      	lsls	r2, r1, #2
 8004d28:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004d2c:	f7fb ff58 	bl	8000be0 <__aeabi_uldivmod>
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4b60      	ldr	r3, [pc, #384]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004d36:	fba3 2302 	umull	r2, r3, r3, r2
 8004d3a:	095b      	lsrs	r3, r3, #5
 8004d3c:	011c      	lsls	r4, r3, #4
 8004d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d42:	2200      	movs	r2, #0
 8004d44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004d48:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004d4c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004d50:	4642      	mov	r2, r8
 8004d52:	464b      	mov	r3, r9
 8004d54:	1891      	adds	r1, r2, r2
 8004d56:	61b9      	str	r1, [r7, #24]
 8004d58:	415b      	adcs	r3, r3
 8004d5a:	61fb      	str	r3, [r7, #28]
 8004d5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d60:	4641      	mov	r1, r8
 8004d62:	1851      	adds	r1, r2, r1
 8004d64:	6139      	str	r1, [r7, #16]
 8004d66:	4649      	mov	r1, r9
 8004d68:	414b      	adcs	r3, r1
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	f04f 0200 	mov.w	r2, #0
 8004d70:	f04f 0300 	mov.w	r3, #0
 8004d74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d78:	4659      	mov	r1, fp
 8004d7a:	00cb      	lsls	r3, r1, #3
 8004d7c:	4651      	mov	r1, sl
 8004d7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d82:	4651      	mov	r1, sl
 8004d84:	00ca      	lsls	r2, r1, #3
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	4642      	mov	r2, r8
 8004d8e:	189b      	adds	r3, r3, r2
 8004d90:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d94:	464b      	mov	r3, r9
 8004d96:	460a      	mov	r2, r1
 8004d98:	eb42 0303 	adc.w	r3, r2, r3
 8004d9c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	67bb      	str	r3, [r7, #120]	; 0x78
 8004daa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004dac:	f04f 0200 	mov.w	r2, #0
 8004db0:	f04f 0300 	mov.w	r3, #0
 8004db4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004db8:	4649      	mov	r1, r9
 8004dba:	008b      	lsls	r3, r1, #2
 8004dbc:	4641      	mov	r1, r8
 8004dbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dc2:	4641      	mov	r1, r8
 8004dc4:	008a      	lsls	r2, r1, #2
 8004dc6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004dca:	f7fb ff09 	bl	8000be0 <__aeabi_uldivmod>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	460b      	mov	r3, r1
 8004dd2:	4611      	mov	r1, r2
 8004dd4:	4b38      	ldr	r3, [pc, #224]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8004dda:	095b      	lsrs	r3, r3, #5
 8004ddc:	2264      	movs	r2, #100	; 0x64
 8004dde:	fb02 f303 	mul.w	r3, r2, r3
 8004de2:	1acb      	subs	r3, r1, r3
 8004de4:	011b      	lsls	r3, r3, #4
 8004de6:	3332      	adds	r3, #50	; 0x32
 8004de8:	4a33      	ldr	r2, [pc, #204]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004dea:	fba2 2303 	umull	r2, r3, r2, r3
 8004dee:	095b      	lsrs	r3, r3, #5
 8004df0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004df4:	441c      	add	r4, r3
 8004df6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	673b      	str	r3, [r7, #112]	; 0x70
 8004dfe:	677a      	str	r2, [r7, #116]	; 0x74
 8004e00:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004e04:	4642      	mov	r2, r8
 8004e06:	464b      	mov	r3, r9
 8004e08:	1891      	adds	r1, r2, r2
 8004e0a:	60b9      	str	r1, [r7, #8]
 8004e0c:	415b      	adcs	r3, r3
 8004e0e:	60fb      	str	r3, [r7, #12]
 8004e10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e14:	4641      	mov	r1, r8
 8004e16:	1851      	adds	r1, r2, r1
 8004e18:	6039      	str	r1, [r7, #0]
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	414b      	adcs	r3, r1
 8004e1e:	607b      	str	r3, [r7, #4]
 8004e20:	f04f 0200 	mov.w	r2, #0
 8004e24:	f04f 0300 	mov.w	r3, #0
 8004e28:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e2c:	4659      	mov	r1, fp
 8004e2e:	00cb      	lsls	r3, r1, #3
 8004e30:	4651      	mov	r1, sl
 8004e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e36:	4651      	mov	r1, sl
 8004e38:	00ca      	lsls	r2, r1, #3
 8004e3a:	4610      	mov	r0, r2
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4603      	mov	r3, r0
 8004e40:	4642      	mov	r2, r8
 8004e42:	189b      	adds	r3, r3, r2
 8004e44:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e46:	464b      	mov	r3, r9
 8004e48:	460a      	mov	r2, r1
 8004e4a:	eb42 0303 	adc.w	r3, r2, r3
 8004e4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	663b      	str	r3, [r7, #96]	; 0x60
 8004e5a:	667a      	str	r2, [r7, #100]	; 0x64
 8004e5c:	f04f 0200 	mov.w	r2, #0
 8004e60:	f04f 0300 	mov.w	r3, #0
 8004e64:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004e68:	4649      	mov	r1, r9
 8004e6a:	008b      	lsls	r3, r1, #2
 8004e6c:	4641      	mov	r1, r8
 8004e6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e72:	4641      	mov	r1, r8
 8004e74:	008a      	lsls	r2, r1, #2
 8004e76:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004e7a:	f7fb feb1 	bl	8000be0 <__aeabi_uldivmod>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	460b      	mov	r3, r1
 8004e82:	4b0d      	ldr	r3, [pc, #52]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004e84:	fba3 1302 	umull	r1, r3, r3, r2
 8004e88:	095b      	lsrs	r3, r3, #5
 8004e8a:	2164      	movs	r1, #100	; 0x64
 8004e8c:	fb01 f303 	mul.w	r3, r1, r3
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	3332      	adds	r3, #50	; 0x32
 8004e96:	4a08      	ldr	r2, [pc, #32]	; (8004eb8 <UART_SetConfig+0x4e4>)
 8004e98:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9c:	095b      	lsrs	r3, r3, #5
 8004e9e:	f003 020f 	and.w	r2, r3, #15
 8004ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4422      	add	r2, r4
 8004eaa:	609a      	str	r2, [r3, #8]
}
 8004eac:	bf00      	nop
 8004eae:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eb8:	51eb851f 	.word	0x51eb851f

08004ebc <RdByte>:

uint8_t RdByte(
		VL53LMZ_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_value)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b088      	sub	sp, #32
 8004ec0:	af02      	add	r7, sp, #8
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	817b      	strh	r3, [r7, #10]
	uint8_t status = 0;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	75fb      	strb	r3, [r7, #23]
	uint8_t data_write[2];
	uint8_t data_read[1];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004ece:	897b      	ldrh	r3, [r7, #10]
 8004ed0:	0a1b      	lsrs	r3, r3, #8
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	753b      	strb	r3, [r7, #20]
	data_write[1] = RegisterAdress & 0xFF;
 8004ed8:	897b      	ldrh	r3, [r7, #10]
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	757b      	strb	r3, [r7, #21]
	status = HAL_I2C_Master_Transmit(&hi2c1, p_platform->address, data_write, 2, 100);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8819      	ldrh	r1, [r3, #0]
 8004ee2:	f107 0214 	add.w	r2, r7, #20
 8004ee6:	2364      	movs	r3, #100	; 0x64
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	2302      	movs	r3, #2
 8004eec:	480c      	ldr	r0, [pc, #48]	; (8004f20 <RdByte+0x64>)
 8004eee:	f7fd fb57 	bl	80025a0 <HAL_I2C_Master_Transmit>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	75fb      	strb	r3, [r7, #23]
	status = HAL_I2C_Master_Receive(&hi2c1, p_platform->address, data_read, 1, 100);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	8819      	ldrh	r1, [r3, #0]
 8004efa:	f107 0210 	add.w	r2, r7, #16
 8004efe:	2364      	movs	r3, #100	; 0x64
 8004f00:	9300      	str	r3, [sp, #0]
 8004f02:	2301      	movs	r3, #1
 8004f04:	4806      	ldr	r0, [pc, #24]	; (8004f20 <RdByte+0x64>)
 8004f06:	f7fd fc49 	bl	800279c <HAL_I2C_Master_Receive>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	75fb      	strb	r3, [r7, #23]
	*p_value = data_read[0];
 8004f0e:	7c3a      	ldrb	r2, [r7, #16]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	701a      	strb	r2, [r3, #0]
	//uart_printf("read 1 byte\n");
	return status;
 8004f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3718      	adds	r7, #24
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	2000009c 	.word	0x2000009c

08004f24 <WrByte>:

uint8_t WrByte(
		VL53LMZ_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t value)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b086      	sub	sp, #24
 8004f28:	af02      	add	r7, sp, #8
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	807b      	strh	r3, [r7, #2]
 8004f30:	4613      	mov	r3, r2
 8004f32:	707b      	strb	r3, [r7, #1]
	uint8_t data_write[3];
	uint8_t status = 0;
 8004f34:	2300      	movs	r3, #0
 8004f36:	73fb      	strb	r3, [r7, #15]

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004f38:	887b      	ldrh	r3, [r7, #2]
 8004f3a:	0a1b      	lsrs	r3, r3, #8
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8004f42:	887b      	ldrh	r3, [r7, #2]
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	737b      	strb	r3, [r7, #13]
	data_write[2] = value & 0xFF;
 8004f48:	787b      	ldrb	r3, [r7, #1]
 8004f4a:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Master_Transmit(&hi2c1, p_platform->address, data_write, 3, 100);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	8819      	ldrh	r1, [r3, #0]
 8004f50:	f107 020c 	add.w	r2, r7, #12
 8004f54:	2364      	movs	r3, #100	; 0x64
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	2303      	movs	r3, #3
 8004f5a:	4805      	ldr	r0, [pc, #20]	; (8004f70 <WrByte+0x4c>)
 8004f5c:	f7fd fb20 	bl	80025a0 <HAL_I2C_Master_Transmit>
 8004f60:	4603      	mov	r3, r0
 8004f62:	73fb      	strb	r3, [r7, #15]
	//uart_printf("write 1 byte\n");
	return status;
 8004f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	2000009c 	.word	0x2000009c

08004f74 <WrMulti>:
uint8_t WrMulti(
		VL53LMZ_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b08a      	sub	sp, #40	; 0x28
 8004f78:	af04      	add	r7, sp, #16
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	607a      	str	r2, [r7, #4]
 8004f7e:	603b      	str	r3, [r7, #0]
 8004f80:	460b      	mov	r3, r1
 8004f82:	817b      	strh	r3, [r7, #10]
	uint8_t status = HAL_I2C_Mem_Write(&hi2c1, p_platform->address, RegisterAdress,
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	8819      	ldrh	r1, [r3, #0]
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	897a      	ldrh	r2, [r7, #10]
 8004f8e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004f92:	9002      	str	r0, [sp, #8]
 8004f94:	9301      	str	r3, [sp, #4]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	9300      	str	r3, [sp, #0]
 8004f9a:	2310      	movs	r3, #16
 8004f9c:	4804      	ldr	r0, [pc, #16]	; (8004fb0 <WrMulti+0x3c>)
 8004f9e:	f7fd fe23 	bl	8002be8 <HAL_I2C_Mem_Write>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	75fb      	strb	r3, [r7, #23]
			I2C_MEMADD_SIZE_16BIT, p_values, size, 65535);
	//uart_printf("write %d bytes\n",size);
	return status;
 8004fa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3718      	adds	r7, #24
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	2000009c 	.word	0x2000009c

08004fb4 <RdMulti>:
uint8_t RdMulti(
		VL53LMZ_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b088      	sub	sp, #32
 8004fb8:	af02      	add	r7, sp, #8
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	607a      	str	r2, [r7, #4]
 8004fbe:	603b      	str	r3, [r7, #0]
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	817b      	strh	r3, [r7, #10]
	uint8_t status;
	uint8_t data_write[2];
	data_write[0] = (RegisterAdress>>8) & 0xFF;
 8004fc4:	897b      	ldrh	r3, [r7, #10]
 8004fc6:	0a1b      	lsrs	r3, r3, #8
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	753b      	strb	r3, [r7, #20]
	data_write[1] = RegisterAdress & 0xFF;
 8004fce:	897b      	ldrh	r3, [r7, #10]
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	757b      	strb	r3, [r7, #21]

	status = HAL_I2C_Master_Transmit(&hi2c1, p_platform->address, data_write, 2, 10);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8819      	ldrh	r1, [r3, #0]
 8004fd8:	f107 0214 	add.w	r2, r7, #20
 8004fdc:	230a      	movs	r3, #10
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	480d      	ldr	r0, [pc, #52]	; (8005018 <RdMulti+0x64>)
 8004fe4:	f7fd fadc 	bl	80025a0 <HAL_I2C_Master_Transmit>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	75fb      	strb	r3, [r7, #23]
	status += HAL_I2C_Master_Receive(&hi2c1, p_platform->address, p_values, size, 400);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8819      	ldrh	r1, [r3, #0]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004ff8:	9200      	str	r2, [sp, #0]
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4806      	ldr	r0, [pc, #24]	; (8005018 <RdMulti+0x64>)
 8004ffe:	f7fd fbcd 	bl	800279c <HAL_I2C_Master_Receive>
 8005002:	4603      	mov	r3, r0
 8005004:	461a      	mov	r2, r3
 8005006:	7dfb      	ldrb	r3, [r7, #23]
 8005008:	4413      	add	r3, r2
 800500a:	75fb      	strb	r3, [r7, #23]
    //uart_printf("read %d bytes\n",size);

	return status;
 800500c:	7dfb      	ldrb	r3, [r7, #23]
}
 800500e:	4618      	mov	r0, r3
 8005010:	3718      	adds	r7, #24
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	2000009c 	.word	0x2000009c

0800501c <SwapBuffer>:


void SwapBuffer(
		uint8_t 		*buffer,
		uint16_t 	 	 size)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	460b      	mov	r3, r1
 8005026:	807b      	strh	r3, [r7, #2]
	uint32_t i, tmp;

	/* Example of possible implementation using <string.h> */
	for(i = 0; i < size; i = i + 4)
 8005028:	2300      	movs	r3, #0
 800502a:	60fb      	str	r3, [r7, #12]
 800502c:	e021      	b.n	8005072 <SwapBuffer+0x56>
	{
		tmp = (
		  buffer[i]<<24)
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	4413      	add	r3, r2
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	061a      	lsls	r2, r3, #24
		|(buffer[i+1]<<16)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	3301      	adds	r3, #1
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	440b      	add	r3, r1
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	041b      	lsls	r3, r3, #16
 8005044:	431a      	orrs	r2, r3
		|(buffer[i+2]<<8)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	3302      	adds	r3, #2
 800504a:	6879      	ldr	r1, [r7, #4]
 800504c:	440b      	add	r3, r1
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	021b      	lsls	r3, r3, #8
 8005052:	4313      	orrs	r3, r2
		|(buffer[i+3]);
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	3203      	adds	r2, #3
 8005058:	6879      	ldr	r1, [r7, #4]
 800505a:	440a      	add	r2, r1
 800505c:	7812      	ldrb	r2, [r2, #0]
 800505e:	4313      	orrs	r3, r2
		tmp = (
 8005060:	60bb      	str	r3, [r7, #8]

		memcpy(&(buffer[i]), &tmp, 4);
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4413      	add	r3, r2
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	601a      	str	r2, [r3, #0]
	for(i = 0; i < size; i = i + 4)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	3304      	adds	r3, #4
 8005070:	60fb      	str	r3, [r7, #12]
 8005072:	887b      	ldrh	r3, [r7, #2]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	429a      	cmp	r2, r3
 8005078:	d3d9      	bcc.n	800502e <SwapBuffer+0x12>
	}
}
 800507a:	bf00      	nop
 800507c:	bf00      	nop
 800507e:	3714      	adds	r7, #20
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <WaitMs>:

uint8_t WaitMs(
		VL53LMZ_Platform *p_platform,
		uint32_t TimeMs)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
	HAL_Delay(TimeMs);
 8005092:	6838      	ldr	r0, [r7, #0]
 8005094:	f7fc fd9c 	bl	8001bd0 <HAL_Delay>
	return 0;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <_vl53lmz_poll_for_answer>:
		uint8_t					size,
		uint8_t					pos,
		uint16_t				address,
		uint8_t					mask,
		uint8_t					expected_value)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b084      	sub	sp, #16
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
 80050aa:	4608      	mov	r0, r1
 80050ac:	4611      	mov	r1, r2
 80050ae:	461a      	mov	r2, r3
 80050b0:	4603      	mov	r3, r0
 80050b2:	70fb      	strb	r3, [r7, #3]
 80050b4:	460b      	mov	r3, r1
 80050b6:	70bb      	strb	r3, [r7, #2]
 80050b8:	4613      	mov	r3, r2
 80050ba:	803b      	strh	r3, [r7, #0]
	uint8_t status = VL53LMZ_STATUS_OK;
 80050bc:	2300      	movs	r3, #0
 80050be:	73fb      	strb	r3, [r7, #15]
	uint8_t timeout = 0;
 80050c0:	2300      	movs	r3, #0
 80050c2:	73bb      	strb	r3, [r7, #14]

	do {
		status |= RdMulti(&(p_dev->platform), address,
 80050c4:	6878      	ldr	r0, [r7, #4]
				p_dev->temp_buffer, size);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f203 5204 	addw	r2, r3, #1284	; 0x504
		status |= RdMulti(&(p_dev->platform), address,
 80050cc:	78fb      	ldrb	r3, [r7, #3]
 80050ce:	8839      	ldrh	r1, [r7, #0]
 80050d0:	f7ff ff70 	bl	8004fb4 <RdMulti>
 80050d4:	4603      	mov	r3, r0
 80050d6:	461a      	mov	r2, r3
 80050d8:	7bfb      	ldrb	r3, [r7, #15]
 80050da:	4313      	orrs	r3, r2
 80050dc:	73fb      	strb	r3, [r7, #15]
		status |= WaitMs(&(p_dev->platform), 10);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	210a      	movs	r1, #10
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7ff ffd0 	bl	8005088 <WaitMs>
 80050e8:	4603      	mov	r3, r0
 80050ea:	461a      	mov	r2, r3
 80050ec:	7bfb      	ldrb	r3, [r7, #15]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	73fb      	strb	r3, [r7, #15]

		if(timeout >= (uint8_t)200)	/* 2s timeout */
 80050f2:	7bbb      	ldrb	r3, [r7, #14]
 80050f4:	2bc7      	cmp	r3, #199	; 0xc7
 80050f6:	d904      	bls.n	8005102 <_vl53lmz_poll_for_answer+0x60>
		{
			status |= (uint8_t)VL53LMZ_STATUS_TIMEOUT_ERROR;
 80050f8:	7bfb      	ldrb	r3, [r7, #15]
 80050fa:	f043 0301 	orr.w	r3, r3, #1
 80050fe:	73fb      	strb	r3, [r7, #15]
			break;
 8005100:	e01a      	b.n	8005138 <_vl53lmz_poll_for_answer+0x96>
		}else if((size >= (uint8_t)4) 
 8005102:	78fb      	ldrb	r3, [r7, #3]
 8005104:	2b03      	cmp	r3, #3
 8005106:	d909      	bls.n	800511c <_vl53lmz_poll_for_answer+0x7a>
						 && (p_dev->temp_buffer[2] >= (uint8_t)0x7f))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3506 	ldrb.w	r3, [r3, #1286]	; 0x506
 800510e:	2b7e      	cmp	r3, #126	; 0x7e
 8005110:	d904      	bls.n	800511c <_vl53lmz_poll_for_answer+0x7a>
		{
			status |= VL53LMZ_MCU_ERROR;
 8005112:	7bfb      	ldrb	r3, [r7, #15]
 8005114:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8005118:	73fb      	strb	r3, [r7, #15]
			break;
 800511a:	e00d      	b.n	8005138 <_vl53lmz_poll_for_answer+0x96>
		}
		else
		{
			timeout++;
 800511c:	7bbb      	ldrb	r3, [r7, #14]
 800511e:	3301      	adds	r3, #1
 8005120:	73bb      	strb	r3, [r7, #14]
		}
	}while ((p_dev->temp_buffer[pos] & mask) != expected_value);
 8005122:	78bb      	ldrb	r3, [r7, #2]
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	4413      	add	r3, r2
 8005128:	f893 2504 	ldrb.w	r2, [r3, #1284]	; 0x504
 800512c:	7e3b      	ldrb	r3, [r7, #24]
 800512e:	4013      	ands	r3, r2
 8005130:	b2db      	uxtb	r3, r3
 8005132:	7f3a      	ldrb	r2, [r7, #28]
 8005134:	429a      	cmp	r2, r3
 8005136:	d1c5      	bne.n	80050c4 <_vl53lmz_poll_for_answer+0x22>

	return status;
 8005138:	7bfb      	ldrb	r3, [r7, #15]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <_vl53lmz_poll_for_mcu_boot>:
 * Inner function, not available outside this file. This function is used to
 * wait for the MCU to boot.
 */
static uint8_t _vl53lmz_poll_for_mcu_boot(
			  VL53LMZ_Configuration		 *p_dev)
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b084      	sub	sp, #16
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
   uint8_t go2_status0, go2_status1, status = VL53LMZ_STATUS_OK;
 800514a:	2300      	movs	r3, #0
 800514c:	73fb      	strb	r3, [r7, #15]
   uint16_t timeout = 0;
 800514e:	2300      	movs	r3, #0
 8005150:	81bb      	strh	r3, [r7, #12]

   do {
		status |= RdByte(&(p_dev->platform), 0x06, &go2_status0);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f107 020b 	add.w	r2, r7, #11
 8005158:	2106      	movs	r1, #6
 800515a:	4618      	mov	r0, r3
 800515c:	f7ff feae 	bl	8004ebc <RdByte>
 8005160:	4603      	mov	r3, r0
 8005162:	461a      	mov	r2, r3
 8005164:	7bfb      	ldrb	r3, [r7, #15]
 8005166:	4313      	orrs	r3, r2
 8005168:	73fb      	strb	r3, [r7, #15]
		if((go2_status0 & (uint8_t)0x80) != (uint8_t)0){
 800516a:	7afb      	ldrb	r3, [r7, #11]
 800516c:	b25b      	sxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	da10      	bge.n	8005194 <_vl53lmz_poll_for_mcu_boot+0x52>
			status |= RdByte(&(p_dev->platform), 0x07, &go2_status1);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f107 020a 	add.w	r2, r7, #10
 8005178:	2107      	movs	r1, #7
 800517a:	4618      	mov	r0, r3
 800517c:	f7ff fe9e 	bl	8004ebc <RdByte>
 8005180:	4603      	mov	r3, r0
 8005182:	461a      	mov	r2, r3
 8005184:	7bfb      	ldrb	r3, [r7, #15]
 8005186:	4313      	orrs	r3, r2
 8005188:	73fb      	strb	r3, [r7, #15]
			if(go2_status1 & (uint8_t)0x01)
 800518a:	7abb      	ldrb	r3, [r7, #10]
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b00      	cmp	r3, #0
 8005192:	d111      	bne.n	80051b8 <_vl53lmz_poll_for_mcu_boot+0x76>
			{
				status |= VL53LMZ_STATUS_OK;
				break;
			}
		}
		(void)WaitMs(&(p_dev->platform), 1);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2101      	movs	r1, #1
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff ff75 	bl	8005088 <WaitMs>
		timeout++;
 800519e:	89bb      	ldrh	r3, [r7, #12]
 80051a0:	3301      	adds	r3, #1
 80051a2:	81bb      	strh	r3, [r7, #12]

		if((go2_status0 & (uint8_t)0x1) != (uint8_t)0){
 80051a4:	7afb      	ldrb	r3, [r7, #11]
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d106      	bne.n	80051bc <_vl53lmz_poll_for_mcu_boot+0x7a>
			break;
		}
	}while (timeout < (uint16_t)500);
 80051ae:	89bb      	ldrh	r3, [r7, #12]
 80051b0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80051b4:	d3cd      	bcc.n	8005152 <_vl53lmz_poll_for_mcu_boot+0x10>
 80051b6:	e002      	b.n	80051be <_vl53lmz_poll_for_mcu_boot+0x7c>
				break;
 80051b8:	bf00      	nop
 80051ba:	e000      	b.n	80051be <_vl53lmz_poll_for_mcu_boot+0x7c>
			break;
 80051bc:	bf00      	nop

   return status;
 80051be:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3710      	adds	r7, #16
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <_vl53lmz_send_offset_data>:
 */

static uint8_t _vl53lmz_send_offset_data(
		VL53LMZ_Configuration		*p_dev,
		uint8_t						resolution)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b0ea      	sub	sp, #424	; 0x1a8
 80051cc:	af02      	add	r7, sp, #8
 80051ce:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80051d2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80051d6:	6018      	str	r0, [r3, #0]
 80051d8:	460a      	mov	r2, r1
 80051da:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80051de:	f2a3 139d 	subw	r3, r3, #413	; 0x19d
 80051e2:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53LMZ_STATUS_OK;
 80051e4:	2300      	movs	r3, #0
 80051e6:	f887 319b 	strb.w	r3, [r7, #411]	; 0x19b
	uint32_t signal_grid[64];
	int16_t range_grid[64];
	uint8_t dss_4x4[] = {0x0F, 0x04, 0x04, 0x00, 0x08, 0x10, 0x10, 0x07};
 80051ea:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80051ee:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80051f2:	4ad9      	ldr	r2, [pc, #868]	; (8005558 <_vl53lmz_send_offset_data+0x390>)
 80051f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80051f8:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0F, 0x03, 0x01, 0x01, 0xE4};
 80051fc:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005200:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005204:	4ad5      	ldr	r2, [pc, #852]	; (800555c <_vl53lmz_send_offset_data+0x394>)
 8005206:	e892 0003 	ldmia.w	r2, {r0, r1}
 800520a:	e883 0003 	stmia.w	r3, {r0, r1}
	int8_t i, j;
	uint16_t k;

	(void)memcpy(p_dev->temp_buffer,
 800520e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005212:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f203 5004 	addw	r0, r3, #1284	; 0x504
			   p_dev->offset_data, VL53LMZ_OFFSET_BUFFER_SIZE);
 800521c:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005220:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3314      	adds	r3, #20
	(void)memcpy(p_dev->temp_buffer,
 8005228:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800522c:	4619      	mov	r1, r3
 800522e:	f003 ff29 	bl	8009084 <memcpy>

	/* Data extrapolation is required for 4X4 offset */
	if(resolution == (uint8_t)VL53LMZ_RESOLUTION_4X4){
 8005232:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005236:	f2a3 139d 	subw	r3, r3, #413	; 0x19d
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	2b10      	cmp	r3, #16
 800523e:	f040 8122 	bne.w	8005486 <_vl53lmz_send_offset_data+0x2be>
		(void)memcpy(&(p_dev->temp_buffer[0x10]), dss_4x4, sizeof(dss_4x4));
 8005242:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005246:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f203 5214 	addw	r2, r3, #1300	; 0x514
 8005250:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005254:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005258:	cb03      	ldmia	r3!, {r0, r1}
 800525a:	6010      	str	r0, [r2, #0]
 800525c:	6051      	str	r1, [r2, #4]
		SwapBuffer(p_dev->temp_buffer, VL53LMZ_OFFSET_BUFFER_SIZE);
 800525e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005262:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f203 5304 	addw	r3, r3, #1284	; 0x504
 800526c:	f44f 71f4 	mov.w	r1, #488	; 0x1e8
 8005270:	4618      	mov	r0, r3
 8005272:	f7ff fed3 	bl	800501c <SwapBuffer>
		(void)memcpy(signal_grid,&(p_dev->temp_buffer[0x3C]),
 8005276:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800527a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f503 61a8 	add.w	r1, r3, #1344	; 0x540
 8005284:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005288:	f44f 7280 	mov.w	r2, #256	; 0x100
 800528c:	4618      	mov	r0, r3
 800528e:	f003 fef9 	bl	8009084 <memcpy>
			sizeof(signal_grid));
		(void)memcpy(range_grid,&(p_dev->temp_buffer[0x140]),
 8005292:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005296:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f203 6144 	addw	r1, r3, #1604	; 0x644
 80052a0:	f107 0318 	add.w	r3, r7, #24
 80052a4:	2280      	movs	r2, #128	; 0x80
 80052a6:	4618      	mov	r0, r3
 80052a8:	f003 feec 	bl	8009084 <memcpy>
			sizeof(range_grid));

		for (j = 0; j < (int8_t)4; j++)
 80052ac:	2300      	movs	r3, #0
 80052ae:	f887 319e 	strb.w	r3, [r7, #414]	; 0x19e
 80052b2:	e0ac      	b.n	800540e <_vl53lmz_send_offset_data+0x246>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 80052b4:	2300      	movs	r3, #0
 80052b6:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
 80052ba:	e09c      	b.n	80053f6 <_vl53lmz_send_offset_data+0x22e>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+ (int8_t)0]
 80052bc:	f997 219f 	ldrsb.w	r2, [r7, #415]	; 0x19f
 80052c0:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	4413      	add	r3, r2
 80052c8:	005a      	lsls	r2, r3, #1
 80052ca:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80052ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+(int8_t)1]
 80052d6:	f997 119f 	ldrsb.w	r1, [r7, #415]	; 0x19f
 80052da:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 80052de:	00db      	lsls	r3, r3, #3
 80052e0:	440b      	add	r3, r1
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	1c59      	adds	r1, r3, #1
 80052e6:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80052ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80052f2:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)8]
 80052f4:	f997 119f 	ldrsb.w	r1, [r7, #415]	; 0x19f
 80052f8:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 80052fc:	00db      	lsls	r3, r3, #3
 80052fe:	440b      	add	r3, r1
 8005300:	3304      	adds	r3, #4
 8005302:	0059      	lsls	r1, r3, #1
 8005304:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005308:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800530c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005310:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)9])
 8005312:	f997 119f 	ldrsb.w	r1, [r7, #415]	; 0x19f
 8005316:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 800531a:	00db      	lsls	r3, r3, #3
 800531c:	440b      	add	r3, r1
 800531e:	005b      	lsls	r3, r3, #1
 8005320:	f103 0109 	add.w	r1, r3, #9
 8005324:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005328:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800532c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005330:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 8005332:	f997 119f 	ldrsb.w	r1, [r7, #415]	; 0x19f
 8005336:	f997 219e 	ldrsb.w	r2, [r7, #414]	; 0x19e
 800533a:	0092      	lsls	r2, r2, #2
 800533c:	440a      	add	r2, r1
								  /(uint32_t)4;
 800533e:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 8005340:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005344:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				range_grid[i+(4*j)] =
				(range_grid[(2*i)+(16*j)]
 800534c:	f997 219f 	ldrsb.w	r2, [r7, #415]	; 0x19f
 8005350:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 8005354:	00db      	lsls	r3, r3, #3
 8005356:	4413      	add	r3, r2
 8005358:	005a      	lsls	r2, r3, #1
 800535a:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800535e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005362:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8005366:	4619      	mov	r1, r3
				+ range_grid[(2*i)+(16*j)+1]
 8005368:	f997 219f 	ldrsb.w	r2, [r7, #415]	; 0x19f
 800536c:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 8005370:	00db      	lsls	r3, r3, #3
 8005372:	4413      	add	r3, r2
 8005374:	005b      	lsls	r3, r3, #1
 8005376:	1c5a      	adds	r2, r3, #1
 8005378:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800537c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005380:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8005384:	440b      	add	r3, r1
				+ range_grid[(2*i)+(16*j)+8]
 8005386:	f997 119f 	ldrsb.w	r1, [r7, #415]	; 0x19f
 800538a:	f997 219e 	ldrsb.w	r2, [r7, #414]	; 0x19e
 800538e:	00d2      	lsls	r2, r2, #3
 8005390:	440a      	add	r2, r1
 8005392:	3204      	adds	r2, #4
 8005394:	0051      	lsls	r1, r2, #1
 8005396:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 800539a:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 800539e:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 80053a2:	4413      	add	r3, r2
				+ range_grid[(2*i)+(16*j)+9])
 80053a4:	f997 119f 	ldrsb.w	r1, [r7, #415]	; 0x19f
 80053a8:	f997 219e 	ldrsb.w	r2, [r7, #414]	; 0x19e
 80053ac:	00d2      	lsls	r2, r2, #3
 80053ae:	440a      	add	r2, r1
 80053b0:	0052      	lsls	r2, r2, #1
 80053b2:	f102 0109 	add.w	r1, r2, #9
 80053b6:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80053ba:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 80053be:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 80053c2:	4413      	add	r3, r2
								  /(int16_t)4;
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	da00      	bge.n	80053ca <_vl53lmz_send_offset_data+0x202>
 80053c8:	3303      	adds	r3, #3
 80053ca:	109b      	asrs	r3, r3, #2
 80053cc:	4619      	mov	r1, r3
				range_grid[i+(4*j)] =
 80053ce:	f997 219f 	ldrsb.w	r2, [r7, #415]	; 0x19f
 80053d2:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	441a      	add	r2, r3
 80053da:	b209      	sxth	r1, r1
 80053dc:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80053e0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80053e4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (i = 0; i < (int8_t)4 ; i++)
 80053e8:	f997 319f 	ldrsb.w	r3, [r7, #415]	; 0x19f
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	3301      	adds	r3, #1
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
 80053f6:	f997 319f 	ldrsb.w	r3, [r7, #415]	; 0x19f
 80053fa:	2b03      	cmp	r3, #3
 80053fc:	f77f af5e 	ble.w	80052bc <_vl53lmz_send_offset_data+0xf4>
		for (j = 0; j < (int8_t)4; j++)
 8005400:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 8005404:	b2db      	uxtb	r3, r3
 8005406:	3301      	adds	r3, #1
 8005408:	b2db      	uxtb	r3, r3
 800540a:	f887 319e 	strb.w	r3, [r7, #414]	; 0x19e
 800540e:	f997 319e 	ldrsb.w	r3, [r7, #414]	; 0x19e
 8005412:	2b03      	cmp	r3, #3
 8005414:	f77f af4e 	ble.w	80052b4 <_vl53lmz_send_offset_data+0xec>
			}
		}
		(void)memset(&range_grid[0x10], 0, (uint16_t)96);
 8005418:	f107 0318 	add.w	r3, r7, #24
 800541c:	3320      	adds	r3, #32
 800541e:	2260      	movs	r2, #96	; 0x60
 8005420:	2100      	movs	r1, #0
 8005422:	4618      	mov	r0, r3
 8005424:	f003 fdfc 	bl	8009020 <memset>
		(void)memset(&signal_grid[0x10], 0, (uint16_t)192);
 8005428:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800542c:	3340      	adds	r3, #64	; 0x40
 800542e:	22c0      	movs	r2, #192	; 0xc0
 8005430:	2100      	movs	r1, #0
 8005432:	4618      	mov	r0, r3
 8005434:	f003 fdf4 	bl	8009020 <memset>
		(void)memcpy(&(p_dev->temp_buffer[0x3C]),
 8005438:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800543c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f503 63a8 	add.w	r3, r3, #1344	; 0x540
 8005446:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800544a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800544e:	4618      	mov	r0, r3
 8005450:	f003 fe18 	bl	8009084 <memcpy>
					signal_grid, sizeof(signal_grid));
		(void)memcpy(&(p_dev->temp_buffer[0x140]),
 8005454:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005458:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f203 6344 	addw	r3, r3, #1604	; 0x644
 8005462:	f107 0118 	add.w	r1, r7, #24
 8005466:	2280      	movs	r2, #128	; 0x80
 8005468:	4618      	mov	r0, r3
 800546a:	f003 fe0b 	bl	8009084 <memcpy>
					range_grid, sizeof(range_grid));
		SwapBuffer(p_dev->temp_buffer, VL53LMZ_OFFSET_BUFFER_SIZE);
 800546e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005472:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f203 5304 	addw	r3, r3, #1284	; 0x504
 800547c:	f44f 71f4 	mov.w	r1, #488	; 0x1e8
 8005480:	4618      	mov	r0, r3
 8005482:	f7ff fdcb 	bl	800501c <SwapBuffer>
	}

	for(k = 0; k < (VL53LMZ_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 8005486:	2300      	movs	r3, #0
 8005488:	f8a7 319c 	strh.w	r3, [r7, #412]	; 0x19c
 800548c:	e01b      	b.n	80054c6 <_vl53lmz_send_offset_data+0x2fe>
	{
		p_dev->temp_buffer[k] = p_dev->temp_buffer[k + (uint16_t)8];
 800548e:	f8b7 319c 	ldrh.w	r3, [r7, #412]	; 0x19c
 8005492:	f103 0208 	add.w	r2, r3, #8
 8005496:	f8b7 319c 	ldrh.w	r3, [r7, #412]	; 0x19c
 800549a:	f507 71d0 	add.w	r1, r7, #416	; 0x1a0
 800549e:	f5a1 71ce 	sub.w	r1, r1, #412	; 0x19c
 80054a2:	6809      	ldr	r1, [r1, #0]
 80054a4:	440a      	add	r2, r1
 80054a6:	f892 1504 	ldrb.w	r1, [r2, #1284]	; 0x504
 80054aa:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80054ae:	f5a2 72ce 	sub.w	r2, r2, #412	; 0x19c
 80054b2:	6812      	ldr	r2, [r2, #0]
 80054b4:	4413      	add	r3, r2
 80054b6:	460a      	mov	r2, r1
 80054b8:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
	for(k = 0; k < (VL53LMZ_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 80054bc:	f8b7 319c 	ldrh.w	r3, [r7, #412]	; 0x19c
 80054c0:	3301      	adds	r3, #1
 80054c2:	f8a7 319c 	strh.w	r3, [r7, #412]	; 0x19c
 80054c6:	f8b7 319c 	ldrh.w	r3, [r7, #412]	; 0x19c
 80054ca:	f5b3 7ff2 	cmp.w	r3, #484	; 0x1e4
 80054ce:	d3de      	bcc.n	800548e <_vl53lmz_send_offset_data+0x2c6>
	}

	(void)memcpy(&(p_dev->temp_buffer[0x1E0]), footer, 8);
 80054d0:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80054d4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f203 62e4 	addw	r2, r3, #1764	; 0x6e4
 80054de:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80054e2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80054e6:	cb03      	ldmia	r3!, {r0, r1}
 80054e8:	6010      	str	r0, [r2, #0]
 80054ea:	6051      	str	r1, [r2, #4]
	status |= WrMulti(&(p_dev->platform), 0x2e18, p_dev->temp_buffer,
 80054ec:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80054f0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80054f4:	6818      	ldr	r0, [r3, #0]
 80054f6:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80054fa:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f203 5204 	addw	r2, r3, #1284	; 0x504
 8005504:	f44f 73f4 	mov.w	r3, #488	; 0x1e8
 8005508:	f642 6118 	movw	r1, #11800	; 0x2e18
 800550c:	f7ff fd32 	bl	8004f74 <WrMulti>
 8005510:	4603      	mov	r3, r0
 8005512:	461a      	mov	r2, r3
 8005514:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
 8005518:	4313      	orrs	r3, r2
 800551a:	f887 319b 	strb.w	r3, [r7, #411]	; 0x19b
		VL53LMZ_OFFSET_BUFFER_SIZE);
	status |=_vl53lmz_poll_for_answer(p_dev, 4, 1,
 800551e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8005522:	f5a3 70ce 	sub.w	r0, r3, #412	; 0x19c
 8005526:	2303      	movs	r3, #3
 8005528:	9301      	str	r3, [sp, #4]
 800552a:	23ff      	movs	r3, #255	; 0xff
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8005532:	2201      	movs	r2, #1
 8005534:	2104      	movs	r1, #4
 8005536:	6800      	ldr	r0, [r0, #0]
 8005538:	f7ff fdb3 	bl	80050a2 <_vl53lmz_poll_for_answer>
 800553c:	4603      	mov	r3, r0
 800553e:	461a      	mov	r2, r3
 8005540:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
 8005544:	4313      	orrs	r3, r2
 8005546:	f887 319b 	strb.w	r3, [r7, #411]	; 0x19b
		VL53LMZ_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 800554a:	f897 319b 	ldrb.w	r3, [r7, #411]	; 0x19b
}
 800554e:	4618      	mov	r0, r3
 8005550:	f507 77d0 	add.w	r7, r7, #416	; 0x1a0
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	0800b450 	.word	0x0800b450
 800555c:	0800b458 	.word	0x0800b458

08005560 <_vl53lmz_send_xtalk_data>:
 */

static uint8_t _vl53lmz_send_xtalk_data(
		VL53LMZ_Configuration		*p_dev,
		uint8_t				resolution)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b0ca      	sub	sp, #296	; 0x128
 8005564:	af02      	add	r7, sp, #8
 8005566:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800556a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800556e:	6018      	str	r0, [r3, #0]
 8005570:	460a      	mov	r2, r1
 8005572:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8005576:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 800557a:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53LMZ_STATUS_OK;
 800557c:	2300      	movs	r3, #0
 800557e:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	uint8_t res4x4[] = {0x0F, 0x04, 0x04, 0x17, 0x08, 0x10, 0x10, 0x07};
 8005582:	4a9a      	ldr	r2, [pc, #616]	; (80057ec <_vl53lmz_send_xtalk_data+0x28c>)
 8005584:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8005588:	e892 0003 	ldmia.w	r2, {r0, r1}
 800558c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t dss_4x4[] = {0x00, 0x78, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08};
 8005590:	4a97      	ldr	r2, [pc, #604]	; (80057f0 <_vl53lmz_send_xtalk_data+0x290>)
 8005592:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8005596:	e892 0003 	ldmia.w	r2, {r0, r1}
 800559a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t profile_4x4[] = {0xA0, 0xFC, 0x01, 0x00};
 800559e:	4b95      	ldr	r3, [pc, #596]	; (80057f4 <_vl53lmz_send_xtalk_data+0x294>)
 80055a0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	uint32_t signal_grid[64];
	int8_t i, j;

	(void)memcpy(p_dev->temp_buffer, &(p_dev->xtalk_data[0]),
 80055a4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80055a8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f203 5004 	addw	r0, r3, #1284	; 0x504
 80055b2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80055b6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80055c0:	f44f 7242 	mov.w	r2, #776	; 0x308
 80055c4:	4619      	mov	r1, r3
 80055c6:	f003 fd5d 	bl	8009084 <memcpy>
		VL53LMZ_XTALK_BUFFER_SIZE);

	/* Data extrapolation is required for 4X4 Xtalk */
	if(resolution == (uint8_t)VL53LMZ_RESOLUTION_4X4)
 80055ca:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80055ce:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	2b10      	cmp	r3, #16
 80055d6:	f040 80d2 	bne.w	800577e <_vl53lmz_send_xtalk_data+0x21e>
	{
		(void)memcpy(&(p_dev->temp_buffer[0x8]),
 80055da:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80055de:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f203 530c 	addw	r3, r3, #1292	; 0x50c
 80055e8:	461a      	mov	r2, r3
 80055ea:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80055ee:	cb03      	ldmia	r3!, {r0, r1}
 80055f0:	6010      	str	r0, [r2, #0]
 80055f2:	6051      	str	r1, [r2, #4]
			res4x4, sizeof(res4x4));
		(void)memcpy(&(p_dev->temp_buffer[0x020]),
 80055f4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80055f8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f203 5324 	addw	r3, r3, #1316	; 0x524
 8005602:	461a      	mov	r2, r3
 8005604:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8005608:	cb03      	ldmia	r3!, {r0, r1}
 800560a:	6010      	str	r0, [r2, #0]
 800560c:	6051      	str	r1, [r2, #4]
			dss_4x4, sizeof(dss_4x4));

		SwapBuffer(p_dev->temp_buffer, VL53LMZ_XTALK_BUFFER_SIZE);
 800560e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8005612:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f203 5304 	addw	r3, r3, #1284	; 0x504
 800561c:	f44f 7142 	mov.w	r1, #776	; 0x308
 8005620:	4618      	mov	r0, r3
 8005622:	f7ff fcfb 	bl	800501c <SwapBuffer>
		(void)memcpy(signal_grid, &(p_dev->temp_buffer[0x34]),
 8005626:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800562a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f503 61a7 	add.w	r1, r3, #1336	; 0x538
 8005634:	f107 0308 	add.w	r3, r7, #8
 8005638:	f44f 7280 	mov.w	r2, #256	; 0x100
 800563c:	4618      	mov	r0, r3
 800563e:	f003 fd21 	bl	8009084 <memcpy>
			sizeof(signal_grid));

		for (j = 0; j < (int8_t)4; j++)
 8005642:	2300      	movs	r3, #0
 8005644:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 8005648:	e05d      	b.n	8005706 <_vl53lmz_send_xtalk_data+0x1a6>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 800564a:	2300      	movs	r3, #0
 800564c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
 8005650:	e04e      	b.n	80056f0 <_vl53lmz_send_xtalk_data+0x190>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+0]
 8005652:	f997 211f 	ldrsb.w	r2, [r7, #287]	; 0x11f
 8005656:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 800565a:	00db      	lsls	r3, r3, #3
 800565c:	4413      	add	r3, r2
 800565e:	005a      	lsls	r2, r3, #1
 8005660:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8005664:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005668:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+1]
 800566c:	f997 111f 	ldrsb.w	r1, [r7, #287]	; 0x11f
 8005670:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 8005674:	00db      	lsls	r3, r3, #3
 8005676:	440b      	add	r3, r1
 8005678:	005b      	lsls	r3, r3, #1
 800567a:	1c59      	adds	r1, r3, #1
 800567c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8005680:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005684:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005688:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+8]
 800568a:	f997 111f 	ldrsb.w	r1, [r7, #287]	; 0x11f
 800568e:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 8005692:	00db      	lsls	r3, r3, #3
 8005694:	440b      	add	r3, r1
 8005696:	3304      	adds	r3, #4
 8005698:	0059      	lsls	r1, r3, #1
 800569a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800569e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80056a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80056a6:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 80056a8:	f997 111f 	ldrsb.w	r1, [r7, #287]	; 0x11f
 80056ac:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 80056b0:	00db      	lsls	r3, r3, #3
 80056b2:	440b      	add	r3, r1
 80056b4:	005b      	lsls	r3, r3, #1
 80056b6:	f103 0109 	add.w	r1, r3, #9
 80056ba:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80056be:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80056c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80056c6:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 80056c8:	f997 111f 	ldrsb.w	r1, [r7, #287]	; 0x11f
 80056cc:	f997 211e 	ldrsb.w	r2, [r7, #286]	; 0x11e
 80056d0:	0092      	lsls	r2, r2, #2
 80056d2:	440a      	add	r2, r1
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 80056d4:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 80056d6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80056da:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80056de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (i = 0; i < (int8_t)4 ; i++)
 80056e2:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	3301      	adds	r3, #1
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
 80056f0:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 80056f4:	2b03      	cmp	r3, #3
 80056f6:	ddac      	ble.n	8005652 <_vl53lmz_send_xtalk_data+0xf2>
		for (j = 0; j < (int8_t)4; j++)
 80056f8:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	3301      	adds	r3, #1
 8005700:	b2db      	uxtb	r3, r3
 8005702:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 8005706:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 800570a:	2b03      	cmp	r3, #3
 800570c:	dd9d      	ble.n	800564a <_vl53lmz_send_xtalk_data+0xea>
			}
		}
		(void)memset(&signal_grid[0x10], 0, (uint32_t)192);
 800570e:	f107 0308 	add.w	r3, r7, #8
 8005712:	3340      	adds	r3, #64	; 0x40
 8005714:	22c0      	movs	r2, #192	; 0xc0
 8005716:	2100      	movs	r1, #0
 8005718:	4618      	mov	r0, r3
 800571a:	f003 fc81 	bl	8009020 <memset>
		(void)memcpy(&(p_dev->temp_buffer[0x34]),
 800571e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8005722:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f503 63a7 	add.w	r3, r3, #1336	; 0x538
 800572c:	f107 0108 	add.w	r1, r7, #8
 8005730:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005734:	4618      	mov	r0, r3
 8005736:	f003 fca5 	bl	8009084 <memcpy>
				  signal_grid, sizeof(signal_grid));
		SwapBuffer(p_dev->temp_buffer, VL53LMZ_XTALK_BUFFER_SIZE);
 800573a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800573e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f203 5304 	addw	r3, r3, #1284	; 0x504
 8005748:	f44f 7142 	mov.w	r1, #776	; 0x308
 800574c:	4618      	mov	r0, r3
 800574e:	f7ff fc65 	bl	800501c <SwapBuffer>
		(void)memcpy(&(p_dev->temp_buffer[0x134]),
 8005752:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8005756:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f503 63c7 	add.w	r3, r3, #1592	; 0x638
 8005760:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8005764:	601a      	str	r2, [r3, #0]
		profile_4x4, sizeof(profile_4x4));
		(void)memset(&(p_dev->temp_buffer[0x078]),0 ,
 8005766:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800576a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f203 537c 	addw	r3, r3, #1404	; 0x57c
 8005774:	2204      	movs	r2, #4
 8005776:	2100      	movs	r1, #0
 8005778:	4618      	mov	r0, r3
 800577a:	f003 fc51 	bl	8009020 <memset>
						 (uint32_t)4*sizeof(uint8_t));
	}

	status |= WrMulti(&(p_dev->platform), 0x2cf8,
 800577e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8005782:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005786:	6818      	ldr	r0, [r3, #0]
			p_dev->temp_buffer, VL53LMZ_XTALK_BUFFER_SIZE);
 8005788:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800578c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f203 5204 	addw	r2, r3, #1284	; 0x504
	status |= WrMulti(&(p_dev->platform), 0x2cf8,
 8005796:	f44f 7342 	mov.w	r3, #776	; 0x308
 800579a:	f642 41f8 	movw	r1, #11512	; 0x2cf8
 800579e:	f7ff fbe9 	bl	8004f74 <WrMulti>
 80057a2:	4603      	mov	r3, r0
 80057a4:	461a      	mov	r2, r3
 80057a6:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 80057aa:	4313      	orrs	r3, r2
 80057ac:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	status |=_vl53lmz_poll_for_answer(p_dev, 4, 1,
 80057b0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80057b4:	f5a3 708e 	sub.w	r0, r3, #284	; 0x11c
 80057b8:	2303      	movs	r3, #3
 80057ba:	9301      	str	r3, [sp, #4]
 80057bc:	23ff      	movs	r3, #255	; 0xff
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 80057c4:	2201      	movs	r2, #1
 80057c6:	2104      	movs	r1, #4
 80057c8:	6800      	ldr	r0, [r0, #0]
 80057ca:	f7ff fc6a 	bl	80050a2 <_vl53lmz_poll_for_answer>
 80057ce:	4603      	mov	r3, r0
 80057d0:	461a      	mov	r2, r3
 80057d2:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
			VL53LMZ_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 80057dc:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	f507 7790 	add.w	r7, r7, #288	; 0x120
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	0800b460 	.word	0x0800b460
 80057f0:	0800b468 	.word	0x0800b468
 80057f4:	0001fca0 	.word	0x0001fca0

080057f8 <vl53lmz_init>:
	return status;
}

uint8_t vl53lmz_init(
		VL53LMZ_Configuration		*p_dev)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b088      	sub	sp, #32
 80057fc:	af02      	add	r7, sp, #8
 80057fe:	6078      	str	r0, [r7, #4]
	uint8_t tmp, status = VL53LMZ_STATUS_OK;
 8005800:	2300      	movs	r3, #0
 8005802:	75fb      	strb	r3, [r7, #23]
	uint8_t pipe_ctrl[] = {VL53LMZ_NB_TARGET_PER_ZONE, 0x00, 0x01, 0x00};
 8005804:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8005808:	613b      	str	r3, [r7, #16]
	uint32_t single_range = 0x01;
 800580a:	2301      	movs	r3, #1
 800580c:	60fb      	str	r3, [r7, #12]

	p_dev->is_auto_stop_enabled = (uint8_t)0x0;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005814:	2200      	movs	r2, #0
 8005816:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

	/* method below copied from vl52l5cx_is_alive() */
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff fb7e 	bl	8004f24 <WrByte>
 8005828:	4603      	mov	r3, r0
 800582a:	461a      	mov	r2, r3
 800582c:	7dfb      	ldrb	r3, [r7, #23]
 800582e:	4313      	orrs	r3, r2
 8005830:	75fb      	strb	r3, [r7, #23]
	status |= RdByte(&(p_dev->platform), 0, &(p_dev->device_id));
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f503 530f 	add.w	r3, r3, #9152	; 0x23c0
 800583a:	330d      	adds	r3, #13
 800583c:	461a      	mov	r2, r3
 800583e:	2100      	movs	r1, #0
 8005840:	f7ff fb3c 	bl	8004ebc <RdByte>
 8005844:	4603      	mov	r3, r0
 8005846:	461a      	mov	r2, r3
 8005848:	7dfb      	ldrb	r3, [r7, #23]
 800584a:	4313      	orrs	r3, r2
 800584c:	75fb      	strb	r3, [r7, #23]
	status |= RdByte(&(p_dev->platform), 1, &(p_dev->revision_id));
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f503 530f 	add.w	r3, r3, #9152	; 0x23c0
 8005856:	330e      	adds	r3, #14
 8005858:	461a      	mov	r2, r3
 800585a:	2101      	movs	r1, #1
 800585c:	f7ff fb2e 	bl	8004ebc <RdByte>
 8005860:	4603      	mov	r3, r0
 8005862:	461a      	mov	r2, r3
 8005864:	7dfb      	ldrb	r3, [r7, #23]
 8005866:	4313      	orrs	r3, r2
 8005868:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x02);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2202      	movs	r2, #2
 800586e:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005872:	4618      	mov	r0, r3
 8005874:	f7ff fb56 	bl	8004f24 <WrByte>
 8005878:	4603      	mov	r3, r0
 800587a:	461a      	mov	r2, r3
 800587c:	7dfb      	ldrb	r3, [r7, #23]
 800587e:	4313      	orrs	r3, r2
 8005880:	75fb      	strb	r3, [r7, #23]
	if((p_dev->device_id!=(uint8_t)0xF0)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005888:	f893 33cd 	ldrb.w	r3, [r3, #973]	; 0x3cd
 800588c:	2bf0      	cmp	r3, #240	; 0xf0
 800588e:	d114      	bne.n	80058ba <vl53lmz_init+0xc2>
		|| ((p_dev->revision_id!=(uint8_t)REVISION_CUT11) && (p_dev->revision_id!=(uint8_t)REVISION_CUT12) && (p_dev->revision_id!=(uint8_t)REVISION_L8))) {
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005896:	f893 33ce 	ldrb.w	r3, [r3, #974]	; 0x3ce
 800589a:	2b01      	cmp	r3, #1
 800589c:	d011      	beq.n	80058c2 <vl53lmz_init+0xca>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80058a4:	f893 33ce 	ldrb.w	r3, [r3, #974]	; 0x3ce
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d00a      	beq.n	80058c2 <vl53lmz_init+0xca>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80058b2:	f893 33ce 	ldrb.w	r3, [r3, #974]	; 0x3ce
 80058b6:	2b0c      	cmp	r3, #12
 80058b8:	d003      	beq.n	80058c2 <vl53lmz_init+0xca>
		/* unexpected combination of device and revision IDs */
		status = VL53LMZ_STATUS_UNKNOWN_DEVICE;
 80058ba:	2304      	movs	r3, #4
 80058bc:	75fb      	strb	r3, [r7, #23]
		goto exit;
 80058be:	f000 bc8c 	b.w	80061da <vl53lmz_init+0x9e2>
	}

	/* SW reboot sequence */
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7ff fb2a 	bl	8004f24 <WrByte>
 80058d0:	4603      	mov	r3, r0
 80058d2:	461a      	mov	r2, r3
 80058d4:	7dfb      	ldrb	r3, [r7, #23]
 80058d6:	4313      	orrs	r3, r2
 80058d8:	75fb      	strb	r3, [r7, #23]

	status |= WrByte(&(p_dev->platform), 0x0009, 0x04);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2204      	movs	r2, #4
 80058de:	2109      	movs	r1, #9
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7ff fb1f 	bl	8004f24 <WrByte>
 80058e6:	4603      	mov	r3, r0
 80058e8:	461a      	mov	r2, r3
 80058ea:	7dfb      	ldrb	r3, [r7, #23]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x000F, 0x40);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2240      	movs	r2, #64	; 0x40
 80058f4:	210f      	movs	r1, #15
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff fb14 	bl	8004f24 <WrByte>
 80058fc:	4603      	mov	r3, r0
 80058fe:	461a      	mov	r2, r3
 8005900:	7dfb      	ldrb	r3, [r7, #23]
 8005902:	4313      	orrs	r3, r2
 8005904:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x000A, 0x03);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2203      	movs	r2, #3
 800590a:	210a      	movs	r1, #10
 800590c:	4618      	mov	r0, r3
 800590e:	f7ff fb09 	bl	8004f24 <WrByte>
 8005912:	4603      	mov	r3, r0
 8005914:	461a      	mov	r2, r3
 8005916:	7dfb      	ldrb	r3, [r7, #23]
 8005918:	4313      	orrs	r3, r2
 800591a:	75fb      	strb	r3, [r7, #23]
	status |= RdByte(&(p_dev->platform), 0x7FFF, &tmp);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f107 0216 	add.w	r2, r7, #22
 8005922:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005926:	4618      	mov	r0, r3
 8005928:	f7ff fac8 	bl	8004ebc <RdByte>
 800592c:	4603      	mov	r3, r0
 800592e:	461a      	mov	r2, r3
 8005930:	7dfb      	ldrb	r3, [r7, #23]
 8005932:	4313      	orrs	r3, r2
 8005934:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x000C, 0x01);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	210c      	movs	r1, #12
 800593c:	4618      	mov	r0, r3
 800593e:	f7ff faf1 	bl	8004f24 <WrByte>
 8005942:	4603      	mov	r3, r0
 8005944:	461a      	mov	r2, r3
 8005946:	7dfb      	ldrb	r3, [r7, #23]
 8005948:	4313      	orrs	r3, r2
 800594a:	75fb      	strb	r3, [r7, #23]

	status |= WrByte(&(p_dev->platform), 0x0101, 0x00);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	f240 1101 	movw	r1, #257	; 0x101
 8005954:	4618      	mov	r0, r3
 8005956:	f7ff fae5 	bl	8004f24 <WrByte>
 800595a:	4603      	mov	r3, r0
 800595c:	461a      	mov	r2, r3
 800595e:	7dfb      	ldrb	r3, [r7, #23]
 8005960:	4313      	orrs	r3, r2
 8005962:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x0102, 0x00);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	f44f 7181 	mov.w	r1, #258	; 0x102
 800596c:	4618      	mov	r0, r3
 800596e:	f7ff fad9 	bl	8004f24 <WrByte>
 8005972:	4603      	mov	r3, r0
 8005974:	461a      	mov	r2, r3
 8005976:	7dfb      	ldrb	r3, [r7, #23]
 8005978:	4313      	orrs	r3, r2
 800597a:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x010A, 0x01);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8005984:	4618      	mov	r0, r3
 8005986:	f7ff facd 	bl	8004f24 <WrByte>
 800598a:	4603      	mov	r3, r0
 800598c:	461a      	mov	r2, r3
 800598e:	7dfb      	ldrb	r3, [r7, #23]
 8005990:	4313      	orrs	r3, r2
 8005992:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x4002, 0x01);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f244 0102 	movw	r1, #16386	; 0x4002
 800599c:	4618      	mov	r0, r3
 800599e:	f7ff fac1 	bl	8004f24 <WrByte>
 80059a2:	4603      	mov	r3, r0
 80059a4:	461a      	mov	r2, r3
 80059a6:	7dfb      	ldrb	r3, [r7, #23]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x4002, 0x00);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f244 0102 	movw	r1, #16386	; 0x4002
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7ff fab5 	bl	8004f24 <WrByte>
 80059ba:	4603      	mov	r3, r0
 80059bc:	461a      	mov	r2, r3
 80059be:	7dfb      	ldrb	r3, [r7, #23]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x010A, 0x03);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2203      	movs	r2, #3
 80059c8:	f44f 7185 	mov.w	r1, #266	; 0x10a
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7ff faa9 	bl	8004f24 <WrByte>
 80059d2:	4603      	mov	r3, r0
 80059d4:	461a      	mov	r2, r3
 80059d6:	7dfb      	ldrb	r3, [r7, #23]
 80059d8:	4313      	orrs	r3, r2
 80059da:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x0103, 0x01);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f240 1103 	movw	r1, #259	; 0x103
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7ff fa9d 	bl	8004f24 <WrByte>
 80059ea:	4603      	mov	r3, r0
 80059ec:	461a      	mov	r2, r3
 80059ee:	7dfb      	ldrb	r3, [r7, #23]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x000C, 0x00);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	210c      	movs	r1, #12
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7ff fa92 	bl	8004f24 <WrByte>
 8005a00:	4603      	mov	r3, r0
 8005a02:	461a      	mov	r2, r3
 8005a04:	7dfb      	ldrb	r3, [r7, #23]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x000F, 0x43);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2243      	movs	r2, #67	; 0x43
 8005a0e:	210f      	movs	r1, #15
 8005a10:	4618      	mov	r0, r3
 8005a12:	f7ff fa87 	bl	8004f24 <WrByte>
 8005a16:	4603      	mov	r3, r0
 8005a18:	461a      	mov	r2, r3
 8005a1a:	7dfb      	ldrb	r3, [r7, #23]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	75fb      	strb	r3, [r7, #23]
	status |= WaitMs(&(p_dev->platform), 1);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2101      	movs	r1, #1
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff fb2f 	bl	8005088 <WaitMs>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	7dfb      	ldrb	r3, [r7, #23]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	75fb      	strb	r3, [r7, #23]

	status |= WrByte(&(p_dev->platform), 0x000F, 0x40);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2240      	movs	r2, #64	; 0x40
 8005a38:	210f      	movs	r1, #15
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7ff fa72 	bl	8004f24 <WrByte>
 8005a40:	4603      	mov	r3, r0
 8005a42:	461a      	mov	r2, r3
 8005a44:	7dfb      	ldrb	r3, [r7, #23]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x000A, 0x01);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	210a      	movs	r1, #10
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7ff fa67 	bl	8004f24 <WrByte>
 8005a56:	4603      	mov	r3, r0
 8005a58:	461a      	mov	r2, r3
 8005a5a:	7dfb      	ldrb	r3, [r7, #23]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	75fb      	strb	r3, [r7, #23]
	status |= WaitMs(&(p_dev->platform), 100);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2164      	movs	r1, #100	; 0x64
 8005a64:	4618      	mov	r0, r3
 8005a66:	f7ff fb0f 	bl	8005088 <WaitMs>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	7dfb      	ldrb	r3, [r7, #23]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	75fb      	strb	r3, [r7, #23]

	/* Wait for sensor booted (several ms required to get sensor ready ) */
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7ff fa51 	bl	8004f24 <WrByte>
 8005a82:	4603      	mov	r3, r0
 8005a84:	461a      	mov	r2, r3
 8005a86:	7dfb      	ldrb	r3, [r7, #23]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	75fb      	strb	r3, [r7, #23]
	status |= _vl53lmz_poll_for_answer(p_dev, 1, 0, 0x06, 0xff, 1);
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	23ff      	movs	r3, #255	; 0xff
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	2306      	movs	r3, #6
 8005a96:	2200      	movs	r2, #0
 8005a98:	2101      	movs	r1, #1
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f7ff fb01 	bl	80050a2 <_vl53lmz_poll_for_answer>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	7dfb      	ldrb	r3, [r7, #23]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8005aaa:	7dfb      	ldrb	r3, [r7, #23]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f040 838f 	bne.w	80061d0 <vl53lmz_init+0x9d8>
		goto exit;
	}

	status |= WrByte(&(p_dev->platform), 0x000E, 0x01);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	210e      	movs	r1, #14
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7ff fa33 	bl	8004f24 <WrByte>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	7dfb      	ldrb	r3, [r7, #23]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	75fb      	strb	r3, [r7, #23]

	/* Enable FW access */
	if ( p_dev->revision_id == (uint8_t)REVISION_L8 ) {
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005ace:	f893 33ce 	ldrb.w	r3, [r3, #974]	; 0x3ce
 8005ad2:	2b0c      	cmp	r3, #12
 8005ad4:	d126      	bne.n	8005b24 <vl53lmz_init+0x32c>
		status |= WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7ff fa20 	bl	8004f24 <WrByte>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	7dfb      	ldrb	r3, [r7, #23]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	75fb      	strb	r3, [r7, #23]
		status |= WrByte(&(p_dev->platform), 0x06, 0x01);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2201      	movs	r2, #1
 8005af2:	2106      	movs	r1, #6
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff fa15 	bl	8004f24 <WrByte>
 8005afa:	4603      	mov	r3, r0
 8005afc:	461a      	mov	r2, r3
 8005afe:	7dfb      	ldrb	r3, [r7, #23]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	75fb      	strb	r3, [r7, #23]
		status |= _vl53lmz_poll_for_answer(p_dev, 1, 0, 0x21, 0xFF, 0x4);
 8005b04:	2304      	movs	r3, #4
 8005b06:	9301      	str	r3, [sp, #4]
 8005b08:	23ff      	movs	r3, #255	; 0xff
 8005b0a:	9300      	str	r3, [sp, #0]
 8005b0c:	2321      	movs	r3, #33	; 0x21
 8005b0e:	2200      	movs	r2, #0
 8005b10:	2101      	movs	r1, #1
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f7ff fac5 	bl	80050a2 <_vl53lmz_poll_for_answer>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	7dfb      	ldrb	r3, [r7, #23]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	75fb      	strb	r3, [r7, #23]
 8005b22:	e031      	b.n	8005b88 <vl53lmz_init+0x390>
	}
	else {
		status |= WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7ff f9f9 	bl	8004f24 <WrByte>
 8005b32:	4603      	mov	r3, r0
 8005b34:	461a      	mov	r2, r3
 8005b36:	7dfb      	ldrb	r3, [r7, #23]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	75fb      	strb	r3, [r7, #23]
		status |= WrByte(&(p_dev->platform), 0x03, 0x0D);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	220d      	movs	r2, #13
 8005b40:	2103      	movs	r1, #3
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7ff f9ee 	bl	8004f24 <WrByte>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	7dfb      	ldrb	r3, [r7, #23]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	75fb      	strb	r3, [r7, #23]
		status |= WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7ff f9e2 	bl	8004f24 <WrByte>
 8005b60:	4603      	mov	r3, r0
 8005b62:	461a      	mov	r2, r3
 8005b64:	7dfb      	ldrb	r3, [r7, #23]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	75fb      	strb	r3, [r7, #23]
		status |= _vl53lmz_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8005b6a:	2310      	movs	r3, #16
 8005b6c:	9301      	str	r3, [sp, #4]
 8005b6e:	2310      	movs	r3, #16
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	2321      	movs	r3, #33	; 0x21
 8005b74:	2200      	movs	r2, #0
 8005b76:	2101      	movs	r1, #1
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f7ff fa92 	bl	80050a2 <_vl53lmz_poll_for_answer>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	461a      	mov	r2, r3
 8005b82:	7dfb      	ldrb	r3, [r7, #23]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	75fb      	strb	r3, [r7, #23]
	}
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7ff f9c7 	bl	8004f24 <WrByte>
 8005b96:	4603      	mov	r3, r0
 8005b98:	461a      	mov	r2, r3
 8005b9a:	7dfb      	ldrb	r3, [r7, #23]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	75fb      	strb	r3, [r7, #23]

	/* Enable host access to GO1 */
	status |= RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f107 0216 	add.w	r2, r7, #22
 8005ba6:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005baa:	4618      	mov	r0, r3
 8005bac:	f7ff f986 	bl	8004ebc <RdByte>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	7dfb      	ldrb	r3, [r7, #23]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x0C, 0x01);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	210c      	movs	r1, #12
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7ff f9af 	bl	8004f24 <WrByte>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	461a      	mov	r2, r3
 8005bca:	7dfb      	ldrb	r3, [r7, #23]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	75fb      	strb	r3, [r7, #23]

	/* Power ON status */
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7ff f9a3 	bl	8004f24 <WrByte>
 8005bde:	4603      	mov	r3, r0
 8005be0:	461a      	mov	r2, r3
 8005be2:	7dfb      	ldrb	r3, [r7, #23]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x101, 0x00);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f240 1101 	movw	r1, #257	; 0x101
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7ff f997 	bl	8004f24 <WrByte>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	7dfb      	ldrb	r3, [r7, #23]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x102, 0x00);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f44f 7181 	mov.w	r1, #258	; 0x102
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff f98b 	bl	8004f24 <WrByte>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	461a      	mov	r2, r3
 8005c12:	7dfb      	ldrb	r3, [r7, #23]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x010A, 0x01);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8005c20:	4618      	mov	r0, r3
 8005c22:	f7ff f97f 	bl	8004f24 <WrByte>
 8005c26:	4603      	mov	r3, r0
 8005c28:	461a      	mov	r2, r3
 8005c2a:	7dfb      	ldrb	r3, [r7, #23]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x4002, 0x01);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f244 0102 	movw	r1, #16386	; 0x4002
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f7ff f973 	bl	8004f24 <WrByte>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	461a      	mov	r2, r3
 8005c42:	7dfb      	ldrb	r3, [r7, #23]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x4002, 0x00);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f244 0102 	movw	r1, #16386	; 0x4002
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7ff f967 	bl	8004f24 <WrByte>
 8005c56:	4603      	mov	r3, r0
 8005c58:	461a      	mov	r2, r3
 8005c5a:	7dfb      	ldrb	r3, [r7, #23]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x010A, 0x03);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2203      	movs	r2, #3
 8005c64:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff f95b 	bl	8004f24 <WrByte>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	461a      	mov	r2, r3
 8005c72:	7dfb      	ldrb	r3, [r7, #23]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x103, 0x01);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f240 1103 	movw	r1, #259	; 0x103
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7ff f94f 	bl	8004f24 <WrByte>
 8005c86:	4603      	mov	r3, r0
 8005c88:	461a      	mov	r2, r3
 8005c8a:	7dfb      	ldrb	r3, [r7, #23]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x400F, 0x00);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f244 010f 	movw	r1, #16399	; 0x400f
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f7ff f943 	bl	8004f24 <WrByte>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	7dfb      	ldrb	r3, [r7, #23]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x21A, 0x43);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2243      	movs	r2, #67	; 0x43
 8005cac:	f240 211a 	movw	r1, #538	; 0x21a
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f7ff f937 	bl	8004f24 <WrByte>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	461a      	mov	r2, r3
 8005cba:	7dfb      	ldrb	r3, [r7, #23]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x21A, 0x03);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2203      	movs	r2, #3
 8005cc4:	f240 211a 	movw	r1, #538	; 0x21a
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7ff f92b 	bl	8004f24 <WrByte>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	7dfb      	ldrb	r3, [r7, #23]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x21A, 0x01);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f240 211a 	movw	r1, #538	; 0x21a
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7ff f91f 	bl	8004f24 <WrByte>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	461a      	mov	r2, r3
 8005cea:	7dfb      	ldrb	r3, [r7, #23]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x21A, 0x00);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f240 211a 	movw	r1, #538	; 0x21a
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7ff f913 	bl	8004f24 <WrByte>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	461a      	mov	r2, r3
 8005d02:	7dfb      	ldrb	r3, [r7, #23]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x219, 0x00);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f240 2119 	movw	r1, #537	; 0x219
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7ff f907 	bl	8004f24 <WrByte>
 8005d16:	4603      	mov	r3, r0
 8005d18:	461a      	mov	r2, r3
 8005d1a:	7dfb      	ldrb	r3, [r7, #23]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x21B, 0x00);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f240 211b 	movw	r1, #539	; 0x21b
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff f8fb 	bl	8004f24 <WrByte>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	461a      	mov	r2, r3
 8005d32:	7dfb      	ldrb	r3, [r7, #23]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	75fb      	strb	r3, [r7, #23]

	/* Wake up MCU */
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7ff f8ef 	bl	8004f24 <WrByte>
 8005d46:	4603      	mov	r3, r0
 8005d48:	461a      	mov	r2, r3
 8005d4a:	7dfb      	ldrb	r3, [r7, #23]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	75fb      	strb	r3, [r7, #23]
	status |= RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f107 0216 	add.w	r2, r7, #22
 8005d56:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7ff f8ae 	bl	8004ebc <RdByte>
 8005d60:	4603      	mov	r3, r0
 8005d62:	461a      	mov	r2, r3
 8005d64:	7dfb      	ldrb	r3, [r7, #23]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7ff f8d6 	bl	8004f24 <WrByte>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	7dfb      	ldrb	r3, [r7, #23]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x20, 0x07);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2207      	movs	r2, #7
 8005d86:	2120      	movs	r1, #32
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f7ff f8cb 	bl	8004f24 <WrByte>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	461a      	mov	r2, r3
 8005d92:	7dfb      	ldrb	r3, [r7, #23]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x20, 0x06);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2206      	movs	r2, #6
 8005d9c:	2120      	movs	r1, #32
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7ff f8c0 	bl	8004f24 <WrByte>
 8005da4:	4603      	mov	r3, r0
 8005da6:	461a      	mov	r2, r3
 8005da8:	7dfb      	ldrb	r3, [r7, #23]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	75fb      	strb	r3, [r7, #23]

	/* Download FW into VL53LMZ */
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x09);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2209      	movs	r2, #9
 8005db2:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005db6:	4618      	mov	r0, r3
 8005db8:	f7ff f8b4 	bl	8004f24 <WrByte>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	7dfb      	ldrb	r3, [r7, #23]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	75fb      	strb	r3, [r7, #23]
	status |= WrMulti(&(p_dev->platform),0,
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dcc:	4adc      	ldr	r2, [pc, #880]	; (8006140 <vl53lmz_init+0x948>)
 8005dce:	2100      	movs	r1, #0
 8005dd0:	f7ff f8d0 	bl	8004f74 <WrMulti>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	7dfb      	ldrb	r3, [r7, #23]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53LMZ_FIRMWARE[0],0x8000);
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x0a);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	220a      	movs	r2, #10
 8005de2:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7ff f89c 	bl	8004f24 <WrByte>
 8005dec:	4603      	mov	r3, r0
 8005dee:	461a      	mov	r2, r3
 8005df0:	7dfb      	ldrb	r3, [r7, #23]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	75fb      	strb	r3, [r7, #23]
	status |= WrMulti(&(p_dev->platform),0,
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dfc:	4ad1      	ldr	r2, [pc, #836]	; (8006144 <vl53lmz_init+0x94c>)
 8005dfe:	2100      	movs	r1, #0
 8005e00:	f7ff f8b8 	bl	8004f74 <WrMulti>
 8005e04:	4603      	mov	r3, r0
 8005e06:	461a      	mov	r2, r3
 8005e08:	7dfb      	ldrb	r3, [r7, #23]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53LMZ_FIRMWARE[0x8000],0x8000);
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x0b);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	220b      	movs	r2, #11
 8005e12:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7ff f884 	bl	8004f24 <WrByte>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	461a      	mov	r2, r3
 8005e20:	7dfb      	ldrb	r3, [r7, #23]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	75fb      	strb	r3, [r7, #23]
	status |= WrMulti(&(p_dev->platform),0,
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8005e2c:	4ac6      	ldr	r2, [pc, #792]	; (8006148 <vl53lmz_init+0x950>)
 8005e2e:	2100      	movs	r1, #0
 8005e30:	f7ff f8a0 	bl	8004f74 <WrMulti>
 8005e34:	4603      	mov	r3, r0
 8005e36:	461a      	mov	r2, r3
 8005e38:	7dfb      	ldrb	r3, [r7, #23]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53LMZ_FIRMWARE[0x10000],0x5000);
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7ff f86c 	bl	8004f24 <WrByte>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	461a      	mov	r2, r3
 8005e50:	7dfb      	ldrb	r3, [r7, #23]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	75fb      	strb	r3, [r7, #23]

	/* Check if FW correctly downloaded */
	if ( p_dev->revision_id == (uint8_t)REVISION_L8 ) {
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8005e5c:	f893 33ce 	ldrb.w	r3, [r3, #974]	; 0x3ce
 8005e60:	2b0c      	cmp	r3, #12
 8005e62:	d121      	bne.n	8005ea8 <vl53lmz_init+0x6b0>
		status |= WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7ff f859 	bl	8004f24 <WrByte>
 8005e72:	4603      	mov	r3, r0
 8005e74:	461a      	mov	r2, r3
 8005e76:	7dfb      	ldrb	r3, [r7, #23]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	75fb      	strb	r3, [r7, #23]
		status |= WrByte(&(p_dev->platform), 0x06, 0x03);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2203      	movs	r2, #3
 8005e80:	2106      	movs	r1, #6
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7ff f84e 	bl	8004f24 <WrByte>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	7dfb      	ldrb	r3, [r7, #23]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	75fb      	strb	r3, [r7, #23]
		status |= WaitMs(&(p_dev->platform), 5);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2105      	movs	r1, #5
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7ff f8f6 	bl	8005088 <WaitMs>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	7dfb      	ldrb	r3, [r7, #23]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	75fb      	strb	r3, [r7, #23]
 8005ea6:	e031      	b.n	8005f0c <vl53lmz_init+0x714>
	}
	else {
		status |= WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7ff f837 	bl	8004f24 <WrByte>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	461a      	mov	r2, r3
 8005eba:	7dfb      	ldrb	r3, [r7, #23]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	75fb      	strb	r3, [r7, #23]
		status |= WrByte(&(p_dev->platform), 0x03, 0x0D);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	220d      	movs	r2, #13
 8005ec4:	2103      	movs	r1, #3
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7ff f82c 	bl	8004f24 <WrByte>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	461a      	mov	r2, r3
 8005ed0:	7dfb      	ldrb	r3, [r7, #23]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	75fb      	strb	r3, [r7, #23]
		status |= WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2201      	movs	r2, #1
 8005eda:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7ff f820 	bl	8004f24 <WrByte>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	7dfb      	ldrb	r3, [r7, #23]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	75fb      	strb	r3, [r7, #23]
		status |= _vl53lmz_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8005eee:	2310      	movs	r3, #16
 8005ef0:	9301      	str	r3, [sp, #4]
 8005ef2:	2310      	movs	r3, #16
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	2321      	movs	r3, #33	; 0x21
 8005ef8:	2200      	movs	r2, #0
 8005efa:	2101      	movs	r1, #1
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f7ff f8d0 	bl	80050a2 <_vl53lmz_poll_for_answer>
 8005f02:	4603      	mov	r3, r0
 8005f04:	461a      	mov	r2, r3
 8005f06:	7dfb      	ldrb	r3, [r7, #23]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	75fb      	strb	r3, [r7, #23]
	}
	if(status != (uint8_t)0) {
 8005f0c:	7dfb      	ldrb	r3, [r7, #23]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f040 8160 	bne.w	80061d4 <vl53lmz_init+0x9dc>
		goto exit;
	}
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7ff f801 	bl	8004f24 <WrByte>
 8005f22:	4603      	mov	r3, r0
 8005f24:	461a      	mov	r2, r3
 8005f26:	7dfb      	ldrb	r3, [r7, #23]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	75fb      	strb	r3, [r7, #23]
	status |= RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f107 0216 	add.w	r2, r7, #22
 8005f32:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7fe ffc0 	bl	8004ebc <RdByte>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	461a      	mov	r2, r3
 8005f40:	7dfb      	ldrb	r3, [r7, #23]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x0C, 0x01);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	210c      	movs	r1, #12
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7fe ffe9 	bl	8004f24 <WrByte>
 8005f52:	4603      	mov	r3, r0
 8005f54:	461a      	mov	r2, r3
 8005f56:	7dfb      	ldrb	r3, [r7, #23]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	75fb      	strb	r3, [r7, #23]

	/* Reset MCU and wait boot */
	status |= WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005f64:	4618      	mov	r0, r3
 8005f66:	f7fe ffdd 	bl	8004f24 <WrByte>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	7dfb      	ldrb	r3, [r7, #23]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x114, 0x00);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f44f 718a 	mov.w	r1, #276	; 0x114
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7fe ffd1 	bl	8004f24 <WrByte>
 8005f82:	4603      	mov	r3, r0
 8005f84:	461a      	mov	r2, r3
 8005f86:	7dfb      	ldrb	r3, [r7, #23]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x115, 0x00);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f240 1115 	movw	r1, #277	; 0x115
 8005f94:	4618      	mov	r0, r3
 8005f96:	f7fe ffc5 	bl	8004f24 <WrByte>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	7dfb      	ldrb	r3, [r7, #23]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x116, 0x42);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2242      	movs	r2, #66	; 0x42
 8005fa8:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005fac:	4618      	mov	r0, r3
 8005fae:	f7fe ffb9 	bl	8004f24 <WrByte>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	7dfb      	ldrb	r3, [r7, #23]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x117, 0x00);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f240 1117 	movw	r1, #279	; 0x117
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7fe ffad 	bl	8004f24 <WrByte>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	461a      	mov	r2, r3
 8005fce:	7dfb      	ldrb	r3, [r7, #23]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x0B, 0x00);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	210b      	movs	r1, #11
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7fe ffa2 	bl	8004f24 <WrByte>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	7dfb      	ldrb	r3, [r7, #23]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	75fb      	strb	r3, [r7, #23]
	status |= RdByte(&(p_dev->platform), 0x7fff, &tmp);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f107 0216 	add.w	r2, r7, #22
 8005ff0:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f7fe ff61 	bl	8004ebc <RdByte>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	7dfb      	ldrb	r3, [r7, #23]
 8006000:	4313      	orrs	r3, r2
 8006002:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x0C, 0x00);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	210c      	movs	r1, #12
 800600a:	4618      	mov	r0, r3
 800600c:	f7fe ff8a 	bl	8004f24 <WrByte>
 8006010:	4603      	mov	r3, r0
 8006012:	461a      	mov	r2, r3
 8006014:	7dfb      	ldrb	r3, [r7, #23]
 8006016:	4313      	orrs	r3, r2
 8006018:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x0B, 0x01);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2201      	movs	r2, #1
 800601e:	210b      	movs	r1, #11
 8006020:	4618      	mov	r0, r3
 8006022:	f7fe ff7f 	bl	8004f24 <WrByte>
 8006026:	4603      	mov	r3, r0
 8006028:	461a      	mov	r2, r3
 800602a:	7dfb      	ldrb	r3, [r7, #23]
 800602c:	4313      	orrs	r3, r2
 800602e:	75fb      	strb	r3, [r7, #23]

	status |= _vl53lmz_poll_for_mcu_boot(p_dev);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f7ff f886 	bl	8005142 <_vl53lmz_poll_for_mcu_boot>
 8006036:	4603      	mov	r3, r0
 8006038:	461a      	mov	r2, r3
 800603a:	7dfb      	ldrb	r3, [r7, #23]
 800603c:	4313      	orrs	r3, r2
 800603e:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8006040:	7dfb      	ldrb	r3, [r7, #23]
 8006042:	2b00      	cmp	r3, #0
 8006044:	f040 80c8 	bne.w	80061d8 <vl53lmz_init+0x9e0>
		goto exit;
	}

	status |= WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2202      	movs	r2, #2
 800604c:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8006050:	4618      	mov	r0, r3
 8006052:	f7fe ff67 	bl	8004f24 <WrByte>
 8006056:	4603      	mov	r3, r0
 8006058:	461a      	mov	r2, r3
 800605a:	7dfb      	ldrb	r3, [r7, #23]
 800605c:	4313      	orrs	r3, r2
 800605e:	75fb      	strb	r3, [r7, #23]

	/* Get offset NVM data and store them into the offset buffer */
	status |= WrMulti(&(p_dev->platform), 0x2fd8,
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	2328      	movs	r3, #40	; 0x28
 8006064:	4a39      	ldr	r2, [pc, #228]	; (800614c <vl53lmz_init+0x954>)
 8006066:	f642 71d8 	movw	r1, #12248	; 0x2fd8
 800606a:	f7fe ff83 	bl	8004f74 <WrMulti>
 800606e:	4603      	mov	r3, r0
 8006070:	461a      	mov	r2, r3
 8006072:	7dfb      	ldrb	r3, [r7, #23]
 8006074:	4313      	orrs	r3, r2
 8006076:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)VL53LMZ_GET_NVM_CMD, sizeof(VL53LMZ_GET_NVM_CMD));
	status |= _vl53lmz_poll_for_answer(p_dev, 4, 0,
 8006078:	2302      	movs	r3, #2
 800607a:	9301      	str	r3, [sp, #4]
 800607c:	23ff      	movs	r3, #255	; 0xff
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006084:	2200      	movs	r2, #0
 8006086:	2104      	movs	r1, #4
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f7ff f80a 	bl	80050a2 <_vl53lmz_poll_for_answer>
 800608e:	4603      	mov	r3, r0
 8006090:	461a      	mov	r2, r3
 8006092:	7dfb      	ldrb	r3, [r7, #23]
 8006094:	4313      	orrs	r3, r2
 8006096:	75fb      	strb	r3, [r7, #23]
		VL53LMZ_UI_CMD_STATUS, 0xff, 2);
	status |= RdMulti(&(p_dev->platform), VL53LMZ_UI_CMD_START,
 8006098:	6878      	ldr	r0, [r7, #4]
		p_dev->temp_buffer, VL53LMZ_NVM_DATA_SIZE);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f203 5204 	addw	r2, r3, #1284	; 0x504
	status |= RdMulti(&(p_dev->platform), VL53LMZ_UI_CMD_START,
 80060a0:	f44f 73f6 	mov.w	r3, #492	; 0x1ec
 80060a4:	f642 4104 	movw	r1, #11268	; 0x2c04
 80060a8:	f7fe ff84 	bl	8004fb4 <RdMulti>
 80060ac:	4603      	mov	r3, r0
 80060ae:	461a      	mov	r2, r3
 80060b0:	7dfb      	ldrb	r3, [r7, #23]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(p_dev->offset_data, p_dev->temp_buffer,
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f103 0014 	add.w	r0, r3, #20
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f203 5304 	addw	r3, r3, #1284	; 0x504
 80060c2:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80060c6:	4619      	mov	r1, r3
 80060c8:	f002 ffdc 	bl	8009084 <memcpy>
		VL53LMZ_OFFSET_BUFFER_SIZE);
	status |= _vl53lmz_send_offset_data(p_dev, VL53LMZ_RESOLUTION_4X4);
 80060cc:	2110      	movs	r1, #16
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f7ff f87a 	bl	80051c8 <_vl53lmz_send_offset_data>
 80060d4:	4603      	mov	r3, r0
 80060d6:	461a      	mov	r2, r3
 80060d8:	7dfb      	ldrb	r3, [r7, #23]
 80060da:	4313      	orrs	r3, r2
 80060dc:	75fb      	strb	r3, [r7, #23]

	/* Set default Xtalk shape. Send Xtalk to sensor */
	p_dev->default_xtalk = (uint8_t*)VL53LMZ_DEFAULT_XTALK;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a1b      	ldr	r2, [pc, #108]	; (8006150 <vl53lmz_init+0x958>)
 80060e2:	611a      	str	r2, [r3, #16]
	(void)memcpy(p_dev->xtalk_data, (uint8_t*)VL53LMZ_DEFAULT_XTALK,
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80060ea:	4a19      	ldr	r2, [pc, #100]	; (8006150 <vl53lmz_init+0x958>)
 80060ec:	4618      	mov	r0, r3
 80060ee:	4611      	mov	r1, r2
 80060f0:	f44f 7342 	mov.w	r3, #776	; 0x308
 80060f4:	461a      	mov	r2, r3
 80060f6:	f002 ffc5 	bl	8009084 <memcpy>
		VL53LMZ_XTALK_BUFFER_SIZE);
	status |= _vl53lmz_send_xtalk_data(p_dev, VL53LMZ_RESOLUTION_4X4);
 80060fa:	2110      	movs	r1, #16
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f7ff fa2f 	bl	8005560 <_vl53lmz_send_xtalk_data>
 8006102:	4603      	mov	r3, r0
 8006104:	461a      	mov	r2, r3
 8006106:	7dfb      	ldrb	r3, [r7, #23]
 8006108:	4313      	orrs	r3, r2
 800610a:	75fb      	strb	r3, [r7, #23]

	/* Send default configuration to VL53L5CX firmware */
	if ( p_dev->revision_id == (uint8_t)REVISION_L8 ) {
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8006112:	f893 33ce 	ldrb.w	r3, [r3, #974]	; 0x3ce
 8006116:	2b0c      	cmp	r3, #12
 8006118:	d11e      	bne.n	8006158 <vl53lmz_init+0x960>
		p_dev->default_configuration = (uint8_t*)VL53L8_DEFAULT_CONFIGURATION;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a0d      	ldr	r2, [pc, #52]	; (8006154 <vl53lmz_init+0x95c>)
 800611e:	60da      	str	r2, [r3, #12]
		status |= WrMulti(&(p_dev->platform), 0x2c34,
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	68da      	ldr	r2, [r3, #12]
 8006126:	f44f 7373 	mov.w	r3, #972	; 0x3cc
 800612a:	f642 4134 	movw	r1, #11316	; 0x2c34
 800612e:	f7fe ff21 	bl	8004f74 <WrMulti>
 8006132:	4603      	mov	r3, r0
 8006134:	461a      	mov	r2, r3
 8006136:	7dfb      	ldrb	r3, [r7, #23]
 8006138:	4313      	orrs	r3, r2
 800613a:	75fb      	strb	r3, [r7, #23]
 800613c:	e01d      	b.n	800617a <vl53lmz_init+0x982>
 800613e:	bf00      	nop
 8006140:	0800b4c4 	.word	0x0800b4c4
 8006144:	080134c4 	.word	0x080134c4
 8006148:	0801b4c4 	.word	0x0801b4c4
 800614c:	08020f64 	.word	0x08020f64
 8006150:	08020c5c 	.word	0x08020c5c
 8006154:	080204c4 	.word	0x080204c4
							p_dev->default_configuration,
							sizeof(VL53L8_DEFAULT_CONFIGURATION));
	}
	else {
		p_dev->default_configuration = (uint8_t*)VL53L7_DEFAULT_CONFIGURATION;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a22      	ldr	r2, [pc, #136]	; (80061e4 <vl53lmz_init+0x9ec>)
 800615c:	60da      	str	r2, [r3, #12]
		status |= WrMulti(&(p_dev->platform), 0x2c34,
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	68da      	ldr	r2, [r3, #12]
 8006164:	f44f 7373 	mov.w	r3, #972	; 0x3cc
 8006168:	f642 4134 	movw	r1, #11316	; 0x2c34
 800616c:	f7fe ff02 	bl	8004f74 <WrMulti>
 8006170:	4603      	mov	r3, r0
 8006172:	461a      	mov	r2, r3
 8006174:	7dfb      	ldrb	r3, [r7, #23]
 8006176:	4313      	orrs	r3, r2
 8006178:	75fb      	strb	r3, [r7, #23]
							p_dev->default_configuration,
							sizeof(VL53L7_DEFAULT_CONFIGURATION));
	}

	status |= _vl53lmz_poll_for_answer(p_dev, 4, 1, VL53LMZ_UI_CMD_STATUS, 0xff, 0x03);
 800617a:	2303      	movs	r3, #3
 800617c:	9301      	str	r3, [sp, #4]
 800617e:	23ff      	movs	r3, #255	; 0xff
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006186:	2201      	movs	r2, #1
 8006188:	2104      	movs	r1, #4
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f7fe ff89 	bl	80050a2 <_vl53lmz_poll_for_answer>
 8006190:	4603      	mov	r3, r0
 8006192:	461a      	mov	r2, r3
 8006194:	7dfb      	ldrb	r3, [r7, #23]
 8006196:	4313      	orrs	r3, r2
 8006198:	75fb      	strb	r3, [r7, #23]

	status |= vl53lmz_dci_write_data(p_dev, (uint8_t*)&pipe_ctrl,
 800619a:	f107 0110 	add.w	r1, r7, #16
 800619e:	2304      	movs	r3, #4
 80061a0:	f64d 3280 	movw	r2, #56192	; 0xdb80
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fc7b 	bl	8006aa0 <vl53lmz_dci_write_data>
 80061aa:	4603      	mov	r3, r0
 80061ac:	461a      	mov	r2, r3
 80061ae:	7dfb      	ldrb	r3, [r7, #23]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	75fb      	strb	r3, [r7, #23]
	status |= vl53lmz_dci_replace_data(p_dev, p_dev->temp_buffer,
		VL53LMZ_DCI_FW_NB_TARGET, 16,
	(uint8_t*)&tmp, 1, 0x0C);
#endif

	status |= vl53lmz_dci_write_data(p_dev, (uint8_t*)&single_range,
 80061b4:	f107 010c 	add.w	r1, r7, #12
 80061b8:	2304      	movs	r3, #4
 80061ba:	f64d 1264 	movw	r2, #55652	; 0xd964
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 fc6e 	bl	8006aa0 <vl53lmz_dci_write_data>
 80061c4:	4603      	mov	r3, r0
 80061c6:	461a      	mov	r2, r3
 80061c8:	7dfb      	ldrb	r3, [r7, #23]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	75fb      	strb	r3, [r7, #23]
 80061ce:	e004      	b.n	80061da <vl53lmz_init+0x9e2>
		goto exit;
 80061d0:	bf00      	nop
 80061d2:	e002      	b.n	80061da <vl53lmz_init+0x9e2>
		goto exit;
 80061d4:	bf00      	nop
 80061d6:	e000      	b.n	80061da <vl53lmz_init+0x9e2>
		goto exit;
 80061d8:	bf00      	nop
			VL53LMZ_DCI_SINGLE_RANGE,
			(uint16_t)sizeof(single_range));

exit:
	return status;
 80061da:	7dfb      	ldrb	r3, [r7, #23]
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3718      	adds	r7, #24
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	08020890 	.word	0x08020890

080061e8 <vl53lmz_start_ranging>:
	return status;
}

uint8_t vl53lmz_start_ranging(
		VL53LMZ_Configuration		*p_dev)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
	uint8_t status = VL53LMZ_STATUS_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	73fb      	strb	r3, [r7, #15]

	status = vl53lmz_create_output_config( p_dev );
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 fd1f 	bl	8006c38 <vl53lmz_create_output_config>
 80061fa:	4603      	mov	r3, r0
 80061fc:	73fb      	strb	r3, [r7, #15]
	if (status != VL53LMZ_STATUS_OK)
 80061fe:	7bfb      	ldrb	r3, [r7, #15]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d001      	beq.n	8006208 <vl53lmz_start_ranging+0x20>
		return status;
 8006204:	7bfb      	ldrb	r3, [r7, #15]
 8006206:	e005      	b.n	8006214 <vl53lmz_start_ranging+0x2c>

	status = vl53lmz_send_output_config_and_start( p_dev );
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fd83 	bl	8006d14 <vl53lmz_send_output_config_and_start>
 800620e:	4603      	mov	r3, r0
 8006210:	73fb      	strb	r3, [r7, #15]

	return status;
 8006212:	7bfb      	ldrb	r3, [r7, #15]
}
 8006214:	4618      	mov	r0, r3
 8006216:	3710      	adds	r7, #16
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <vl53lmz_stop_ranging>:

uint8_t vl53lmz_stop_ranging(
		VL53LMZ_Configuration		*p_dev)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
	uint8_t tmp = 0, status = VL53LMZ_STATUS_OK;
 8006224:	2300      	movs	r3, #0
 8006226:	74fb      	strb	r3, [r7, #19]
 8006228:	2300      	movs	r3, #0
 800622a:	75fb      	strb	r3, [r7, #23]
	uint16_t timeout = 0;
 800622c:	2300      	movs	r3, #0
 800622e:	82bb      	strh	r3, [r7, #20]
	uint32_t auto_stop_flag = 0;
 8006230:	2300      	movs	r3, #0
 8006232:	60fb      	str	r3, [r7, #12]

	status |= RdMulti(&(p_dev->platform),
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f107 020c 	add.w	r2, r7, #12
 800623a:	2304      	movs	r3, #4
 800623c:	f642 71fc 	movw	r1, #12284	; 0x2ffc
 8006240:	f7fe feb8 	bl	8004fb4 <RdMulti>
 8006244:	4603      	mov	r3, r0
 8006246:	461a      	mov	r2, r3
 8006248:	7dfb      	ldrb	r3, [r7, #23]
 800624a:	4313      	orrs	r3, r2
 800624c:	75fb      	strb	r3, [r7, #23]
						  0x2FFC, (uint8_t*)&auto_stop_flag, 4);

	if((auto_stop_flag != (uint32_t)0x4FF)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f240 42ff 	movw	r2, #1279	; 0x4ff
 8006254:	4293      	cmp	r3, r2
 8006256:	d04f      	beq.n	80062f8 <vl53lmz_stop_ranging+0xdc>
		&& (p_dev->is_auto_stop_enabled == (uint8_t)1))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800625e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8006262:	2b01      	cmp	r3, #1
 8006264:	d148      	bne.n	80062f8 <vl53lmz_stop_ranging+0xdc>
	{
			status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f647 71ff 	movw	r1, #32767	; 0x7fff
 800626e:	4618      	mov	r0, r3
 8006270:	f7fe fe58 	bl	8004f24 <WrByte>
 8006274:	4603      	mov	r3, r0
 8006276:	461a      	mov	r2, r3
 8006278:	7dfb      	ldrb	r3, [r7, #23]
 800627a:	4313      	orrs	r3, r2
 800627c:	75fb      	strb	r3, [r7, #23]

			/* Provoke MCU stop */
			status |= WrByte(&(p_dev->platform), 0x15, 0x16);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2216      	movs	r2, #22
 8006282:	2115      	movs	r1, #21
 8006284:	4618      	mov	r0, r3
 8006286:	f7fe fe4d 	bl	8004f24 <WrByte>
 800628a:	4603      	mov	r3, r0
 800628c:	461a      	mov	r2, r3
 800628e:	7dfb      	ldrb	r3, [r7, #23]
 8006290:	4313      	orrs	r3, r2
 8006292:	75fb      	strb	r3, [r7, #23]
			status |= WrByte(&(p_dev->platform), 0x14, 0x01);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	2114      	movs	r1, #20
 800629a:	4618      	mov	r0, r3
 800629c:	f7fe fe42 	bl	8004f24 <WrByte>
 80062a0:	4603      	mov	r3, r0
 80062a2:	461a      	mov	r2, r3
 80062a4:	7dfb      	ldrb	r3, [r7, #23]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	75fb      	strb	r3, [r7, #23]

			/* Poll for G02 status 0 MCU stop */
			while(((tmp & (uint8_t)0x80) >> 7) == (uint8_t)0x00)
 80062aa:	e021      	b.n	80062f0 <vl53lmz_stop_ranging+0xd4>
			{
				status |= RdByte(&(p_dev->platform), 0x6, &tmp);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f107 0213 	add.w	r2, r7, #19
 80062b2:	2106      	movs	r1, #6
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7fe fe01 	bl	8004ebc <RdByte>
 80062ba:	4603      	mov	r3, r0
 80062bc:	461a      	mov	r2, r3
 80062be:	7dfb      	ldrb	r3, [r7, #23]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	75fb      	strb	r3, [r7, #23]
				status |= WaitMs(&(p_dev->platform), 10);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	210a      	movs	r1, #10
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7fe fedd 	bl	8005088 <WaitMs>
 80062ce:	4603      	mov	r3, r0
 80062d0:	461a      	mov	r2, r3
 80062d2:	7dfb      	ldrb	r3, [r7, #23]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	75fb      	strb	r3, [r7, #23]
				timeout++;	/* Timeout reached after 5 seconds */
 80062d8:	8abb      	ldrh	r3, [r7, #20]
 80062da:	3301      	adds	r3, #1
 80062dc:	82bb      	strh	r3, [r7, #20]

				if(timeout > (uint16_t)500)
 80062de:	8abb      	ldrh	r3, [r7, #20]
 80062e0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80062e4:	d904      	bls.n	80062f0 <vl53lmz_stop_ranging+0xd4>
				{
					status |= tmp;
 80062e6:	7cfa      	ldrb	r2, [r7, #19]
 80062e8:	7dfb      	ldrb	r3, [r7, #23]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	75fb      	strb	r3, [r7, #23]
					break;
 80062ee:	e003      	b.n	80062f8 <vl53lmz_stop_ranging+0xdc>
			while(((tmp & (uint8_t)0x80) >> 7) == (uint8_t)0x00)
 80062f0:	7cfb      	ldrb	r3, [r7, #19]
 80062f2:	b25b      	sxtb	r3, r3
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	dad9      	bge.n	80062ac <vl53lmz_stop_ranging+0x90>
				}
			}
		}

	/* Check GO2 status 1 if status is still OK */
	status |= RdByte(&(p_dev->platform), 0x6, &tmp);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f107 0213 	add.w	r2, r7, #19
 80062fe:	2106      	movs	r1, #6
 8006300:	4618      	mov	r0, r3
 8006302:	f7fe fddb 	bl	8004ebc <RdByte>
 8006306:	4603      	mov	r3, r0
 8006308:	461a      	mov	r2, r3
 800630a:	7dfb      	ldrb	r3, [r7, #23]
 800630c:	4313      	orrs	r3, r2
 800630e:	75fb      	strb	r3, [r7, #23]
	if((tmp & (uint8_t)0x80) != (uint8_t)0){
 8006310:	7cfb      	ldrb	r3, [r7, #19]
 8006312:	b25b      	sxtb	r3, r3
 8006314:	2b00      	cmp	r3, #0
 8006316:	da15      	bge.n	8006344 <vl53lmz_stop_ranging+0x128>
		status |= RdByte(&(p_dev->platform), 0x7, &tmp);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f107 0213 	add.w	r2, r7, #19
 800631e:	2107      	movs	r1, #7
 8006320:	4618      	mov	r0, r3
 8006322:	f7fe fdcb 	bl	8004ebc <RdByte>
 8006326:	4603      	mov	r3, r0
 8006328:	461a      	mov	r2, r3
 800632a:	7dfb      	ldrb	r3, [r7, #23]
 800632c:	4313      	orrs	r3, r2
 800632e:	75fb      	strb	r3, [r7, #23]
		if((tmp != (uint8_t)0x84) && (tmp != (uint8_t)0x85)){
 8006330:	7cfb      	ldrb	r3, [r7, #19]
 8006332:	2b84      	cmp	r3, #132	; 0x84
 8006334:	d006      	beq.n	8006344 <vl53lmz_stop_ranging+0x128>
 8006336:	7cfb      	ldrb	r3, [r7, #19]
 8006338:	2b85      	cmp	r3, #133	; 0x85
 800633a:	d003      	beq.n	8006344 <vl53lmz_stop_ranging+0x128>
		   status |= tmp;
 800633c:	7cfa      	ldrb	r2, [r7, #19]
 800633e:	7dfb      	ldrb	r3, [r7, #23]
 8006340:	4313      	orrs	r3, r2
 8006342:	75fb      	strb	r3, [r7, #23]
		}
	}

	/* Undo MCU stop */
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f647 71ff 	movw	r1, #32767	; 0x7fff
 800634c:	4618      	mov	r0, r3
 800634e:	f7fe fde9 	bl	8004f24 <WrByte>
 8006352:	4603      	mov	r3, r0
 8006354:	461a      	mov	r2, r3
 8006356:	7dfb      	ldrb	r3, [r7, #23]
 8006358:	4313      	orrs	r3, r2
 800635a:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x14, 0x00);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	2114      	movs	r1, #20
 8006362:	4618      	mov	r0, r3
 8006364:	f7fe fdde 	bl	8004f24 <WrByte>
 8006368:	4603      	mov	r3, r0
 800636a:	461a      	mov	r2, r3
 800636c:	7dfb      	ldrb	r3, [r7, #23]
 800636e:	4313      	orrs	r3, r2
 8006370:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x15, 0x00);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	2115      	movs	r1, #21
 8006378:	4618      	mov	r0, r3
 800637a:	f7fe fdd3 	bl	8004f24 <WrByte>
 800637e:	4603      	mov	r3, r0
 8006380:	461a      	mov	r2, r3
 8006382:	7dfb      	ldrb	r3, [r7, #23]
 8006384:	4313      	orrs	r3, r2
 8006386:	75fb      	strb	r3, [r7, #23]

	/* Stop xshut bypass */
	status |= WrByte(&(p_dev->platform), 0x09, 0x04);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2204      	movs	r2, #4
 800638c:	2109      	movs	r1, #9
 800638e:	4618      	mov	r0, r3
 8006390:	f7fe fdc8 	bl	8004f24 <WrByte>
 8006394:	4603      	mov	r3, r0
 8006396:	461a      	mov	r2, r3
 8006398:	7dfb      	ldrb	r3, [r7, #23]
 800639a:	4313      	orrs	r3, r2
 800639c:	75fb      	strb	r3, [r7, #23]
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x02);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2202      	movs	r2, #2
 80063a2:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80063a6:	4618      	mov	r0, r3
 80063a8:	f7fe fdbc 	bl	8004f24 <WrByte>
 80063ac:	4603      	mov	r3, r0
 80063ae:	461a      	mov	r2, r3
 80063b0:	7dfb      	ldrb	r3, [r7, #23]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	75fb      	strb	r3, [r7, #23]

	return status;
 80063b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3718      	adds	r7, #24
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <vl53lmz_check_data_ready>:

uint8_t vl53lmz_check_data_ready(
		VL53LMZ_Configuration		*p_dev,
		uint8_t				*p_isReady)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53LMZ_STATUS_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	73fb      	strb	r3, [r7, #15]
	*p_isReady = 0;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2200      	movs	r2, #0
 80063d2:	701a      	strb	r2, [r3, #0]

	status |= RdMulti(&(p_dev->platform), 0x0, p_dev->temp_buffer, 4);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f203 5204 	addw	r2, r3, #1284	; 0x504
 80063dc:	2304      	movs	r3, #4
 80063de:	2100      	movs	r1, #0
 80063e0:	f7fe fde8 	bl	8004fb4 <RdMulti>
 80063e4:	4603      	mov	r3, r0
 80063e6:	461a      	mov	r2, r3
 80063e8:	7bfb      	ldrb	r3, [r7, #15]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	73fb      	strb	r3, [r7, #15]

	if ( status == VL53LMZ_STATUS_OK ){
 80063ee:	7bfb      	ldrb	r3, [r7, #15]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d136      	bne.n	8006462 <vl53lmz_check_data_ready+0xa2>
		if((p_dev->temp_buffer[0] != p_dev->streamcount)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 2504 	ldrb.w	r2, [r3, #1284]	; 0x504
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	791b      	ldrb	r3, [r3, #4]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d020      	beq.n	8006444 <vl53lmz_check_data_ready+0x84>
				&& (p_dev->temp_buffer[0] != (uint8_t)255)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 3504 	ldrb.w	r3, [r3, #1284]	; 0x504
 8006408:	2bff      	cmp	r3, #255	; 0xff
 800640a:	d01b      	beq.n	8006444 <vl53lmz_check_data_ready+0x84>
				&& (p_dev->temp_buffer[1] == (uint8_t)0x5)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 3505 	ldrb.w	r3, [r3, #1285]	; 0x505
 8006412:	2b05      	cmp	r3, #5
 8006414:	d116      	bne.n	8006444 <vl53lmz_check_data_ready+0x84>
				&& ((p_dev->temp_buffer[2] & (uint8_t)0x5) == (uint8_t)0x5)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f893 3506 	ldrb.w	r3, [r3, #1286]	; 0x506
 800641c:	f003 0305 	and.w	r3, r3, #5
 8006420:	2b05      	cmp	r3, #5
 8006422:	d10f      	bne.n	8006444 <vl53lmz_check_data_ready+0x84>
				&& ((p_dev->temp_buffer[3] & (uint8_t)0x10) ==(uint8_t)0x10)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f893 3507 	ldrb.w	r3, [r3, #1287]	; 0x507
 800642a:	f003 0310 	and.w	r3, r3, #16
 800642e:	2b00      	cmp	r3, #0
 8006430:	d008      	beq.n	8006444 <vl53lmz_check_data_ready+0x84>
				)
		{
			*p_isReady = (uint8_t)1;
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2201      	movs	r2, #1
 8006436:	701a      	strb	r2, [r3, #0]
			 p_dev->streamcount = p_dev->temp_buffer[0];
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 2504 	ldrb.w	r2, [r3, #1284]	; 0x504
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	711a      	strb	r2, [r3, #4]
 8006442:	e00e      	b.n	8006462 <vl53lmz_check_data_ready+0xa2>
		}
		else
		{
			if ((p_dev->temp_buffer[3] & (uint8_t)0x80) != (uint8_t)0)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 3507 	ldrb.w	r3, [r3, #1287]	; 0x507
 800644a:	b25b      	sxtb	r3, r3
 800644c:	2b00      	cmp	r3, #0
 800644e:	da05      	bge.n	800645c <vl53lmz_check_data_ready+0x9c>
			{
				status |= p_dev->temp_buffer[2];	/* Return GO2 error status */
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 2506 	ldrb.w	r2, [r3, #1286]	; 0x506
 8006456:	7bfb      	ldrb	r3, [r7, #15]
 8006458:	4313      	orrs	r3, r2
 800645a:	73fb      	strb	r3, [r7, #15]
			}

			*p_isReady = 0;
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	2200      	movs	r2, #0
 8006460:	701a      	strb	r2, [r3, #0]
		}
	}
	return status;
 8006462:	7bfb      	ldrb	r3, [r7, #15]
}
 8006464:	4618      	mov	r0, r3
 8006466:	3710      	adds	r7, #16
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <vl53lmz_get_ranging_data>:

uint8_t vl53lmz_get_ranging_data(
		VL53LMZ_Configuration		*p_dev,
		VL53LMZ_ResultsData		*p_results)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b088      	sub	sp, #32
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53LMZ_STATUS_OK;
 8006476:	2300      	movs	r3, #0
 8006478:	77fb      	strb	r3, [r7, #31]
	union Block_header *bh_ptr;
	uint16_t header_id, footer_id;
	uint32_t i, msize;
	status |= RdMulti(&(p_dev->platform), 0x0,
 800647a:	6878      	ldr	r0, [r7, #4]
			p_dev->temp_buffer, p_dev->data_read_size);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f203 5204 	addw	r2, r3, #1284	; 0x504
	status |= RdMulti(&(p_dev->platform), 0x0,
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	2100      	movs	r1, #0
 8006488:	f7fe fd94 	bl	8004fb4 <RdMulti>
 800648c:	4603      	mov	r3, r0
 800648e:	461a      	mov	r2, r3
 8006490:	7ffb      	ldrb	r3, [r7, #31]
 8006492:	4313      	orrs	r3, r2
 8006494:	77fb      	strb	r3, [r7, #31]
	p_dev->streamcount = p_dev->temp_buffer[0];
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f893 2504 	ldrb.w	r2, [r3, #1284]	; 0x504
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	711a      	strb	r2, [r3, #4]
	SwapBuffer(p_dev->temp_buffer, (uint16_t)p_dev->data_read_size);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f203 5204 	addw	r2, r3, #1284	; 0x504
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	4619      	mov	r1, r3
 80064ae:	4610      	mov	r0, r2
 80064b0:	f7fe fdb4 	bl	800501c <SwapBuffer>

	/* Start conversion at position 16 to avoid headers */
	for (i = (uint32_t)16; i < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
 80064b4:	2310      	movs	r3, #16
 80064b6:	61bb      	str	r3, [r7, #24]
 80064b8:	e118      	b.n	80066ec <vl53lmz_get_ranging_data+0x280>
	{
		bh_ptr = (union Block_header *)&(p_dev->temp_buffer[i]);
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	4413      	add	r3, r2
 80064c4:	3304      	adds	r3, #4
 80064c6:	60fb      	str	r3, [r7, #12]
		if ((bh_ptr->type > (uint32_t)0x1) 
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d915      	bls.n	8006502 <vl53lmz_get_ranging_data+0x96>
					&& (bh_ptr->type < (uint32_t)0xd))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b0c      	cmp	r3, #12
 80064e2:	d80e      	bhi.n	8006502 <vl53lmz_get_ranging_data+0x96>
		{
			msize = bh_ptr->type * bh_ptr->size;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	461a      	mov	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	881b      	ldrh	r3, [r3, #0]
 80064f4:	f3c3 130b 	ubfx	r3, r3, #4, #12
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	fb02 f303 	mul.w	r3, r2, r3
 80064fe:	617b      	str	r3, [r7, #20]
 8006500:	e005      	b.n	800650e <vl53lmz_get_ranging_data+0xa2>
		}
		else
		{
			msize = bh_ptr->size;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	881b      	ldrh	r3, [r3, #0]
 8006506:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800650a:	b29b      	uxth	r3, r3
 800650c:	617b      	str	r3, [r7, #20]
		}

		switch(bh_ptr->idx){
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	885b      	ldrh	r3, [r3, #2]
 8006512:	f24e 0284 	movw	r2, #57476	; 0xe084
 8006516:	4293      	cmp	r3, r2
 8006518:	f000 80c2 	beq.w	80066a0 <vl53lmz_get_ranging_data+0x234>
 800651c:	f24e 0284 	movw	r2, #57476	; 0xe084
 8006520:	4293      	cmp	r3, r2
 8006522:	f300 80db 	bgt.w	80066dc <vl53lmz_get_ranging_data+0x270>
 8006526:	f24e 0244 	movw	r2, #57412	; 0xe044
 800652a:	4293      	cmp	r3, r2
 800652c:	f000 80a9 	beq.w	8006682 <vl53lmz_get_ranging_data+0x216>
 8006530:	f24e 0244 	movw	r2, #57412	; 0xe044
 8006534:	4293      	cmp	r3, r2
 8006536:	f300 80d1 	bgt.w	80066dc <vl53lmz_get_ranging_data+0x270>
 800653a:	f64d 7244 	movw	r2, #57156	; 0xdf44
 800653e:	4293      	cmp	r3, r2
 8006540:	f000 8090 	beq.w	8006664 <vl53lmz_get_ranging_data+0x1f8>
 8006544:	f64d 7244 	movw	r2, #57156	; 0xdf44
 8006548:	4293      	cmp	r3, r2
 800654a:	f300 80c7 	bgt.w	80066dc <vl53lmz_get_ranging_data+0x270>
 800654e:	f64d 62c4 	movw	r2, #57028	; 0xdec4
 8006552:	4293      	cmp	r3, r2
 8006554:	d077      	beq.n	8006646 <vl53lmz_get_ranging_data+0x1da>
 8006556:	f64d 62c4 	movw	r2, #57028	; 0xdec4
 800655a:	4293      	cmp	r3, r2
 800655c:	f300 80be 	bgt.w	80066dc <vl53lmz_get_ranging_data+0x270>
 8006560:	f64d 32c4 	movw	r2, #56260	; 0xdbc4
 8006564:	4293      	cmp	r3, r2
 8006566:	d05f      	beq.n	8006628 <vl53lmz_get_ranging_data+0x1bc>
 8006568:	f64d 32c4 	movw	r2, #56260	; 0xdbc4
 800656c:	4293      	cmp	r3, r2
 800656e:	f300 80b5 	bgt.w	80066dc <vl53lmz_get_ranging_data+0x270>
 8006572:	f64d 3284 	movw	r2, #56196	; 0xdb84
 8006576:	4293      	cmp	r3, r2
 8006578:	d047      	beq.n	800660a <vl53lmz_get_ranging_data+0x19e>
 800657a:	f64d 3284 	movw	r2, #56196	; 0xdb84
 800657e:	4293      	cmp	r3, r2
 8006580:	f300 80ac 	bgt.w	80066dc <vl53lmz_get_ranging_data+0x270>
 8006584:	f64d 0258 	movw	r2, #55384	; 0xd858
 8006588:	4293      	cmp	r3, r2
 800658a:	f000 8098 	beq.w	80066be <vl53lmz_get_ranging_data+0x252>
 800658e:	f64d 0258 	movw	r2, #55384	; 0xd858
 8006592:	4293      	cmp	r3, r2
 8006594:	f300 80a2 	bgt.w	80066dc <vl53lmz_get_ranging_data+0x270>
 8006598:	f245 52d0 	movw	r2, #21968	; 0x55d0
 800659c:	4293      	cmp	r3, r2
 800659e:	d025      	beq.n	80065ec <vl53lmz_get_ranging_data+0x180>
 80065a0:	f245 52d0 	movw	r2, #21968	; 0x55d0
 80065a4:	4293      	cmp	r3, r2
 80065a6:	f300 8099 	bgt.w	80066dc <vl53lmz_get_ranging_data+0x270>
 80065aa:	f245 42b4 	movw	r2, #21684	; 0x54b4
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d004      	beq.n	80065bc <vl53lmz_get_ranging_data+0x150>
 80065b2:	f245 42d0 	movw	r2, #21712	; 0x54d0
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d00a      	beq.n	80065d0 <vl53lmz_get_ranging_data+0x164>
				(void)memcpy(&p_results->motion_indicator,
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
				break;
#endif
			default:
				break;
 80065ba:	e08f      	b.n	80066dc <vl53lmz_get_ranging_data+0x270>
						(int8_t)p_dev->temp_buffer[i + (uint32_t)12];
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	330c      	adds	r3, #12
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	4413      	add	r3, r2
 80065c4:	f893 3504 	ldrb.w	r3, [r3, #1284]	; 0x504
 80065c8:	b25a      	sxtb	r2, r3
				p_results->silicon_temp_degc =
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	701a      	strb	r2, [r3, #0]
				break;
 80065ce:	e086      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(p_results->ambient_per_spad,
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	1d18      	adds	r0, r3, #4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	3304      	adds	r3, #4
 80065d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065dc:	687a      	ldr	r2, [r7, #4]
 80065de:	4413      	add	r3, r2
 80065e0:	3304      	adds	r3, #4
				(void)memcpy(p_results->ambient_per_spad,
 80065e2:	697a      	ldr	r2, [r7, #20]
 80065e4:	4619      	mov	r1, r3
 80065e6:	f002 fd4d 	bl	8009084 <memcpy>
				break;
 80065ea:	e078      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(p_results->nb_spads_enabled,
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	f503 70a2 	add.w	r0, r3, #324	; 0x144
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	3304      	adds	r3, #4
 80065f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	4413      	add	r3, r2
 80065fe:	3304      	adds	r3, #4
				(void)memcpy(p_results->nb_spads_enabled,
 8006600:	697a      	ldr	r2, [r7, #20]
 8006602:	4619      	mov	r1, r3
 8006604:	f002 fd3e 	bl	8009084 <memcpy>
				break;
 8006608:	e069      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(p_results->nb_target_detected,
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	f503 7082 	add.w	r0, r3, #260	; 0x104
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	3304      	adds	r3, #4
 8006614:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	4413      	add	r3, r2
 800661c:	3304      	adds	r3, #4
				(void)memcpy(p_results->nb_target_detected,
 800661e:	697a      	ldr	r2, [r7, #20]
 8006620:	4619      	mov	r1, r3
 8006622:	f002 fd2f 	bl	8009084 <memcpy>
				break;
 8006626:	e05a      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(p_results->signal_per_spad,
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	f503 7011 	add.w	r0, r3, #580	; 0x244
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	3304      	adds	r3, #4
 8006632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	4413      	add	r3, r2
 800663a:	3304      	adds	r3, #4
				(void)memcpy(p_results->signal_per_spad,
 800663c:	697a      	ldr	r2, [r7, #20]
 800663e:	4619      	mov	r1, r3
 8006640:	f002 fd20 	bl	8009084 <memcpy>
				break;
 8006644:	e04b      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(p_results->range_sigma_mm,
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	f503 7051 	add.w	r0, r3, #836	; 0x344
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	3304      	adds	r3, #4
 8006650:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	4413      	add	r3, r2
 8006658:	3304      	adds	r3, #4
				(void)memcpy(p_results->range_sigma_mm,
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	4619      	mov	r1, r3
 800665e:	f002 fd11 	bl	8009084 <memcpy>
				break;
 8006662:	e03c      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(p_results->distance_mm,
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	f503 7071 	add.w	r0, r3, #964	; 0x3c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	3304      	adds	r3, #4
 800666e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	4413      	add	r3, r2
 8006676:	3304      	adds	r3, #4
				(void)memcpy(p_results->distance_mm,
 8006678:	697a      	ldr	r2, [r7, #20]
 800667a:	4619      	mov	r1, r3
 800667c:	f002 fd02 	bl	8009084 <memcpy>
				break;
 8006680:	e02d      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(p_results->reflectance,
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	f203 4044 	addw	r0, r3, #1092	; 0x444
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	3304      	adds	r3, #4
 800668c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	4413      	add	r3, r2
 8006694:	3304      	adds	r3, #4
				(void)memcpy(p_results->reflectance,
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	4619      	mov	r1, r3
 800669a:	f002 fcf3 	bl	8009084 <memcpy>
				break;
 800669e:	e01e      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(p_results->target_status,
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	f203 4084 	addw	r0, r3, #1156	; 0x484
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	3304      	adds	r3, #4
 80066aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	4413      	add	r3, r2
 80066b2:	3304      	adds	r3, #4
				(void)memcpy(p_results->target_status,
 80066b4:	697a      	ldr	r2, [r7, #20]
 80066b6:	4619      	mov	r1, r3
 80066b8:	f002 fce4 	bl	8009084 <memcpy>
				break;
 80066bc:	e00f      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				(void)memcpy(&p_results->motion_indicator,
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	f203 40c4 	addw	r0, r3, #1220	; 0x4c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	3304      	adds	r3, #4
 80066c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	4413      	add	r3, r2
 80066d0:	3304      	adds	r3, #4
				(void)memcpy(&p_results->motion_indicator,
 80066d2:	697a      	ldr	r2, [r7, #20]
 80066d4:	4619      	mov	r1, r3
 80066d6:	f002 fcd5 	bl	8009084 <memcpy>
				break;
 80066da:	e000      	b.n	80066de <vl53lmz_get_ranging_data+0x272>
				break;
 80066dc:	bf00      	nop
		}
		i += msize;
 80066de:	69ba      	ldr	r2, [r7, #24]
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	4413      	add	r3, r2
 80066e4:	61bb      	str	r3, [r7, #24]
	for (i = (uint32_t)16; i < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	3304      	adds	r3, #4
 80066ea:	61bb      	str	r3, [r7, #24]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	69ba      	ldr	r2, [r7, #24]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	f4ff aee1 	bcc.w	80064ba <vl53lmz_get_ranging_data+0x4e>

#endif

	/* Check if footer id and header id are matching. This allows to detect
	 * corrupted frames */
	header_id = ((uint16_t)(p_dev->temp_buffer[0x8])<<8) & 0xFF00U;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f893 350c 	ldrb.w	r3, [r3, #1292]	; 0x50c
 80066fe:	b29b      	uxth	r3, r3
 8006700:	021b      	lsls	r3, r3, #8
 8006702:	827b      	strh	r3, [r7, #18]
	header_id |= ((uint16_t)(p_dev->temp_buffer[0x9])) & 0x00FFU;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 350d 	ldrb.w	r3, [r3, #1293]	; 0x50d
 800670a:	b29a      	uxth	r2, r3
 800670c:	8a7b      	ldrh	r3, [r7, #18]
 800670e:	4313      	orrs	r3, r2
 8006710:	827b      	strh	r3, [r7, #18]

	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	689b      	ldr	r3, [r3, #8]
		- (uint32_t)4]) << 8) & 0xFF00U;
 8006716:	3b04      	subs	r3, #4
	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	4413      	add	r3, r2
 800671c:	f893 3504 	ldrb.w	r3, [r3, #1284]	; 0x504
 8006720:	b29b      	uxth	r3, r3
 8006722:	021b      	lsls	r3, r3, #8
 8006724:	823b      	strh	r3, [r7, #16]
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	689b      	ldr	r3, [r3, #8]
		- (uint32_t)3])) & 0xFFU;
 800672a:	3b03      	subs	r3, #3
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	4413      	add	r3, r2
 8006730:	f893 3504 	ldrb.w	r3, [r3, #1284]	; 0x504
 8006734:	b29a      	uxth	r2, r3
 8006736:	8a3b      	ldrh	r3, [r7, #16]
 8006738:	4313      	orrs	r3, r2
 800673a:	823b      	strh	r3, [r7, #16]

	if(header_id != footer_id)
 800673c:	8a7a      	ldrh	r2, [r7, #18]
 800673e:	8a3b      	ldrh	r3, [r7, #16]
 8006740:	429a      	cmp	r2, r3
 8006742:	d003      	beq.n	800674c <vl53lmz_get_ranging_data+0x2e0>
	{
		status |= VL53LMZ_STATUS_CORRUPTED_FRAME;
 8006744:	7ffb      	ldrb	r3, [r7, #31]
 8006746:	f043 0302 	orr.w	r3, r3, #2
 800674a:	77fb      	strb	r3, [r7, #31]
	}

	return status;
 800674c:	7ffb      	ldrb	r3, [r7, #31]
}
 800674e:	4618      	mov	r0, r3
 8006750:	3720      	adds	r7, #32
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <vl53lmz_get_resolution>:

uint8_t vl53lmz_get_resolution(
		VL53LMZ_Configuration		*p_dev,
		uint8_t				*p_resolution)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b084      	sub	sp, #16
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
 800675e:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53LMZ_STATUS_OK;
 8006760:	2300      	movs	r3, #0
 8006762:	73fb      	strb	r3, [r7, #15]

	status |= vl53lmz_dci_read_data(p_dev, p_dev->temp_buffer,
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f203 5104 	addw	r1, r3, #1284	; 0x504
 800676a:	2308      	movs	r3, #8
 800676c:	f245 4250 	movw	r2, #21584	; 0x5450
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 f90b 	bl	800698c <vl53lmz_dci_read_data>
 8006776:	4603      	mov	r3, r0
 8006778:	461a      	mov	r2, r3
 800677a:	7bfb      	ldrb	r3, [r7, #15]
 800677c:	4313      	orrs	r3, r2
 800677e:	73fb      	strb	r3, [r7, #15]
			VL53LMZ_DCI_ZONE_CONFIG, 8);
	*p_resolution = p_dev->temp_buffer[0x00]*p_dev->temp_buffer[0x01];
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 2504 	ldrb.w	r2, [r3, #1284]	; 0x504
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 3505 	ldrb.w	r3, [r3, #1285]	; 0x505
 800678c:	fb12 f303 	smulbb	r3, r2, r3
 8006790:	b2da      	uxtb	r2, r3
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	701a      	strb	r2, [r3, #0]

	return status;
 8006796:	7bfb      	ldrb	r3, [r7, #15]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3710      	adds	r7, #16
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <vl53lmz_set_resolution>:


uint8_t vl53lmz_set_resolution(
		VL53LMZ_Configuration		 *p_dev,
		uint8_t				resolution)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	460b      	mov	r3, r1
 80067aa:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53LMZ_STATUS_OK;
 80067ac:	2300      	movs	r3, #0
 80067ae:	73fb      	strb	r3, [r7, #15]

	switch(resolution){
 80067b0:	78fb      	ldrb	r3, [r7, #3]
 80067b2:	2b10      	cmp	r3, #16
 80067b4:	d002      	beq.n	80067bc <vl53lmz_set_resolution+0x1c>
 80067b6:	2b40      	cmp	r3, #64	; 0x40
 80067b8:	d055      	beq.n	8006866 <vl53lmz_set_resolution+0xc6>
 80067ba:	e0a9      	b.n	8006910 <vl53lmz_set_resolution+0x170>
		case VL53LMZ_RESOLUTION_4X4:
			status |= vl53lmz_dci_read_data(p_dev,
					p_dev->temp_buffer,
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f203 5104 	addw	r1, r3, #1284	; 0x504
			status |= vl53lmz_dci_read_data(p_dev,
 80067c2:	2310      	movs	r3, #16
 80067c4:	f64a 5238 	movw	r2, #44344	; 0xad38
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f8df 	bl	800698c <vl53lmz_dci_read_data>
 80067ce:	4603      	mov	r3, r0
 80067d0:	461a      	mov	r2, r3
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_DSS_CONFIG, 16);
			p_dev->temp_buffer[0x04] = 64;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2240      	movs	r2, #64	; 0x40
 80067dc:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
			p_dev->temp_buffer[0x06] = 64;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2240      	movs	r2, #64	; 0x40
 80067e4:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
			p_dev->temp_buffer[0x09] = 4;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2204      	movs	r2, #4
 80067ec:	f883 250d 	strb.w	r2, [r3, #1293]	; 0x50d
			status |= vl53lmz_dci_write_data(p_dev,
					p_dev->temp_buffer,
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f203 5104 	addw	r1, r3, #1284	; 0x504
			status |= vl53lmz_dci_write_data(p_dev,
 80067f6:	2310      	movs	r3, #16
 80067f8:	f64a 5238 	movw	r2, #44344	; 0xad38
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 f94f 	bl	8006aa0 <vl53lmz_dci_write_data>
 8006802:	4603      	mov	r3, r0
 8006804:	461a      	mov	r2, r3
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	4313      	orrs	r3, r2
 800680a:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_DSS_CONFIG, 16);

			status |= vl53lmz_dci_read_data(p_dev,
					p_dev->temp_buffer,
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f203 5104 	addw	r1, r3, #1284	; 0x504
			status |= vl53lmz_dci_read_data(p_dev,
 8006812:	2308      	movs	r3, #8
 8006814:	f245 4250 	movw	r2, #21584	; 0x5450
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 f8b7 	bl	800698c <vl53lmz_dci_read_data>
 800681e:	4603      	mov	r3, r0
 8006820:	461a      	mov	r2, r3
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	4313      	orrs	r3, r2
 8006826:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_ZONE_CONFIG, 8);
			p_dev->temp_buffer[0x00] = 4;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2204      	movs	r2, #4
 800682c:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
			p_dev->temp_buffer[0x01] = 4;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2204      	movs	r2, #4
 8006834:	f883 2505 	strb.w	r2, [r3, #1285]	; 0x505
			p_dev->temp_buffer[0x04] = 8;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2208      	movs	r2, #8
 800683c:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
			p_dev->temp_buffer[0x05] = 8;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2208      	movs	r2, #8
 8006844:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
			status |= vl53lmz_dci_write_data(p_dev,
					p_dev->temp_buffer,
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f203 5104 	addw	r1, r3, #1284	; 0x504
			status |= vl53lmz_dci_write_data(p_dev,
 800684e:	2308      	movs	r3, #8
 8006850:	f245 4250 	movw	r2, #21584	; 0x5450
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 f923 	bl	8006aa0 <vl53lmz_dci_write_data>
 800685a:	4603      	mov	r3, r0
 800685c:	461a      	mov	r2, r3
 800685e:	7bfb      	ldrb	r3, [r7, #15]
 8006860:	4313      	orrs	r3, r2
 8006862:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_ZONE_CONFIG, 8);
			break;
 8006864:	e057      	b.n	8006916 <vl53lmz_set_resolution+0x176>

		case VL53LMZ_RESOLUTION_8X8:
			status |= vl53lmz_dci_read_data(p_dev,
					p_dev->temp_buffer,
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f203 5104 	addw	r1, r3, #1284	; 0x504
			status |= vl53lmz_dci_read_data(p_dev,
 800686c:	2310      	movs	r3, #16
 800686e:	f64a 5238 	movw	r2, #44344	; 0xad38
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f000 f88a 	bl	800698c <vl53lmz_dci_read_data>
 8006878:	4603      	mov	r3, r0
 800687a:	461a      	mov	r2, r3
 800687c:	7bfb      	ldrb	r3, [r7, #15]
 800687e:	4313      	orrs	r3, r2
 8006880:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_DSS_CONFIG, 16);
			p_dev->temp_buffer[0x04] = 16;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2210      	movs	r2, #16
 8006886:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
			p_dev->temp_buffer[0x06] = 16;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2210      	movs	r2, #16
 800688e:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
			p_dev->temp_buffer[0x09] = 1;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2201      	movs	r2, #1
 8006896:	f883 250d 	strb.w	r2, [r3, #1293]	; 0x50d
			status |= vl53lmz_dci_write_data(p_dev,
					p_dev->temp_buffer,
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f203 5104 	addw	r1, r3, #1284	; 0x504
			status |= vl53lmz_dci_write_data(p_dev,
 80068a0:	2310      	movs	r3, #16
 80068a2:	f64a 5238 	movw	r2, #44344	; 0xad38
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f000 f8fa 	bl	8006aa0 <vl53lmz_dci_write_data>
 80068ac:	4603      	mov	r3, r0
 80068ae:	461a      	mov	r2, r3
 80068b0:	7bfb      	ldrb	r3, [r7, #15]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_DSS_CONFIG, 16);

			status |= vl53lmz_dci_read_data(p_dev,
					p_dev->temp_buffer,
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f203 5104 	addw	r1, r3, #1284	; 0x504
			status |= vl53lmz_dci_read_data(p_dev,
 80068bc:	2308      	movs	r3, #8
 80068be:	f245 4250 	movw	r2, #21584	; 0x5450
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f862 	bl	800698c <vl53lmz_dci_read_data>
 80068c8:	4603      	mov	r3, r0
 80068ca:	461a      	mov	r2, r3
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_ZONE_CONFIG, 8);
			p_dev->temp_buffer[0x00] = 8;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2208      	movs	r2, #8
 80068d6:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
			p_dev->temp_buffer[0x01] = 8;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2208      	movs	r2, #8
 80068de:	f883 2505 	strb.w	r2, [r3, #1285]	; 0x505
			p_dev->temp_buffer[0x04] = 4;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2204      	movs	r2, #4
 80068e6:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
			p_dev->temp_buffer[0x05] = 4;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2204      	movs	r2, #4
 80068ee:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
			status |= vl53lmz_dci_write_data(p_dev,
					p_dev->temp_buffer,
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f203 5104 	addw	r1, r3, #1284	; 0x504
			status |= vl53lmz_dci_write_data(p_dev,
 80068f8:	2308      	movs	r3, #8
 80068fa:	f245 4250 	movw	r2, #21584	; 0x5450
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 f8ce 	bl	8006aa0 <vl53lmz_dci_write_data>
 8006904:	4603      	mov	r3, r0
 8006906:	461a      	mov	r2, r3
 8006908:	7bfb      	ldrb	r3, [r7, #15]
 800690a:	4313      	orrs	r3, r2
 800690c:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_ZONE_CONFIG, 8);

			break;
 800690e:	e002      	b.n	8006916 <vl53lmz_set_resolution+0x176>

		default:
			status = VL53LMZ_STATUS_INVALID_PARAM;
 8006910:	237f      	movs	r3, #127	; 0x7f
 8006912:	73fb      	strb	r3, [r7, #15]
			break;
 8006914:	bf00      	nop
		}

	status |= _vl53lmz_send_offset_data(p_dev, resolution);
 8006916:	78fb      	ldrb	r3, [r7, #3]
 8006918:	4619      	mov	r1, r3
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f7fe fc54 	bl	80051c8 <_vl53lmz_send_offset_data>
 8006920:	4603      	mov	r3, r0
 8006922:	461a      	mov	r2, r3
 8006924:	7bfb      	ldrb	r3, [r7, #15]
 8006926:	4313      	orrs	r3, r2
 8006928:	73fb      	strb	r3, [r7, #15]
	status |= _vl53lmz_send_xtalk_data(p_dev, resolution);
 800692a:	78fb      	ldrb	r3, [r7, #3]
 800692c:	4619      	mov	r1, r3
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f7fe fe16 	bl	8005560 <_vl53lmz_send_xtalk_data>
 8006934:	4603      	mov	r3, r0
 8006936:	461a      	mov	r2, r3
 8006938:	7bfb      	ldrb	r3, [r7, #15]
 800693a:	4313      	orrs	r3, r2
 800693c:	73fb      	strb	r3, [r7, #15]

	return status;
 800693e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <vl53lmz_set_ranging_frequency_hz>:
}

uint8_t vl53lmz_set_ranging_frequency_hz(
		VL53LMZ_Configuration		*p_dev,
		uint8_t				frequency_hz)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b088      	sub	sp, #32
 800694c:	af04      	add	r7, sp, #16
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	460b      	mov	r3, r1
 8006952:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53LMZ_STATUS_OK;
 8006954:	2300      	movs	r3, #0
 8006956:	73fb      	strb	r3, [r7, #15]

	status |= vl53lmz_dci_replace_data(p_dev, p_dev->temp_buffer,
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f203 5104 	addw	r1, r3, #1284	; 0x504
 800695e:	2301      	movs	r3, #1
 8006960:	9302      	str	r3, [sp, #8]
 8006962:	2301      	movs	r3, #1
 8006964:	9301      	str	r3, [sp, #4]
 8006966:	1cfb      	adds	r3, r7, #3
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	2304      	movs	r3, #4
 800696c:	f245 4258 	movw	r2, #21592	; 0x5458
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f000 f935 	bl	8006be0 <vl53lmz_dci_replace_data>
 8006976:	4603      	mov	r3, r0
 8006978:	461a      	mov	r2, r3
 800697a:	7bfb      	ldrb	r3, [r7, #15]
 800697c:	4313      	orrs	r3, r2
 800697e:	73fb      	strb	r3, [r7, #15]
					VL53LMZ_DCI_FREQ_HZ, 4,
					(uint8_t*)&frequency_hz, 1, 0x01);

	return status;
 8006980:	7bfb      	ldrb	r3, [r7, #15]
}
 8006982:	4618      	mov	r0, r3
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
	...

0800698c <vl53lmz_dci_read_data>:
uint8_t vl53lmz_dci_read_data(
		VL53LMZ_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b08c      	sub	sp, #48	; 0x30
 8006990:	af02      	add	r7, sp, #8
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
 8006998:	807b      	strh	r3, [r7, #2]
	int16_t i;
	uint8_t status = VL53LMZ_STATUS_OK;
 800699a:	2300      	movs	r3, #0
 800699c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		uint32_t rd_size = (uint32_t) data_size + (uint32_t)12;
 80069a0:	887b      	ldrh	r3, [r7, #2]
 80069a2:	330c      	adds	r3, #12
 80069a4:	623b      	str	r3, [r7, #32]
	uint8_t cmd[] = {0x00, 0x00, 0x00, 0x00,
 80069a6:	4a3d      	ldr	r2, [pc, #244]	; (8006a9c <vl53lmz_dci_read_data+0x110>)
 80069a8:	f107 0314 	add.w	r3, r7, #20
 80069ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80069ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x00, 0x00, 0x00, 0x0f,
			0x00, 0x02, 0x00, 0x08};

	/* Check if tmp buffer is large enough */
	if((data_size + (uint16_t)12)>(uint16_t)VL53LMZ_TEMPORARY_BUFFER_SIZE)
 80069b2:	887b      	ldrh	r3, [r7, #2]
 80069b4:	f641 62bc 	movw	r2, #7868	; 0x1ebc
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d903      	bls.n	80069c4 <vl53lmz_dci_read_data+0x38>
	{
		status |= VL53LMZ_STATUS_ERROR;
 80069bc:	23ff      	movs	r3, #255	; 0xff
 80069be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80069c2:	e065      	b.n	8006a90 <vl53lmz_dci_read_data+0x104>
	}
	else
	{
		cmd[0] = (uint8_t)(index >> 8);	
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	0a1b      	lsrs	r3, r3, #8
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(index & (uint32_t)0xff);			
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)((data_size & (uint16_t)0xff0) >> 4);
 80069d2:	887b      	ldrh	r3, [r7, #2]
 80069d4:	111b      	asrs	r3, r3, #4
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 80069da:	887b      	ldrh	r3, [r7, #2]
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	011b      	lsls	r3, r3, #4
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	75fb      	strb	r3, [r7, #23]

	/* Request data reading from FW */
		status |= WrMulti(&(p_dev->platform),
 80069e4:	68f8      	ldr	r0, [r7, #12]
 80069e6:	f107 0214 	add.w	r2, r7, #20
 80069ea:	230c      	movs	r3, #12
 80069ec:	f642 71f4 	movw	r1, #12276	; 0x2ff4
 80069f0:	f7fe fac0 	bl	8004f74 <WrMulti>
 80069f4:	4603      	mov	r3, r0
 80069f6:	461a      	mov	r2, r3
 80069f8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80069fc:	4313      	orrs	r3, r2
 80069fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			(VL53LMZ_UI_CMD_END-(uint16_t)11),cmd, sizeof(cmd));
		status |= _vl53lmz_poll_for_answer(p_dev, 4, 1,
 8006a02:	2303      	movs	r3, #3
 8006a04:	9301      	str	r3, [sp, #4]
 8006a06:	23ff      	movs	r3, #255	; 0xff
 8006a08:	9300      	str	r3, [sp, #0]
 8006a0a:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006a0e:	2201      	movs	r2, #1
 8006a10:	2104      	movs	r1, #4
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f7fe fb45 	bl	80050a2 <_vl53lmz_poll_for_answer>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8006a20:	4313      	orrs	r3, r2
 8006a22:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			VL53LMZ_UI_CMD_STATUS,
			0xff, 0x03);

	/* Read new data sent (4 bytes header + data_size + 8 bytes footer) */
		status |= RdMulti(&(p_dev->platform), VL53LMZ_UI_CMD_START,
 8006a26:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer, rd_size);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f203 5204 	addw	r2, r3, #1284	; 0x504
		status |= RdMulti(&(p_dev->platform), VL53LMZ_UI_CMD_START,
 8006a2e:	6a3b      	ldr	r3, [r7, #32]
 8006a30:	f642 4104 	movw	r1, #11268	; 0x2c04
 8006a34:	f7fe fabe 	bl	8004fb4 <RdMulti>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8006a40:	4313      	orrs	r3, r2
 8006a42:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		SwapBuffer(p_dev->temp_buffer, data_size + (uint16_t)12);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f203 5204 	addw	r2, r3, #1284	; 0x504
 8006a4c:	887b      	ldrh	r3, [r7, #2]
 8006a4e:	330c      	adds	r3, #12
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	4619      	mov	r1, r3
 8006a54:	4610      	mov	r0, r2
 8006a56:	f7fe fae1 	bl	800501c <SwapBuffer>

	/* Copy data from FW into input structure (-4 bytes to remove header) */
		for(i = 0 ; i < (int16_t)data_size;i++){
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006a5e:	e011      	b.n	8006a84 <vl53lmz_dci_read_data+0xf8>
			data[i] = p_dev->temp_buffer[i + 4];
 8006a60:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8006a64:	1d1a      	adds	r2, r3, #4
 8006a66:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8006a6a:	68b9      	ldr	r1, [r7, #8]
 8006a6c:	440b      	add	r3, r1
 8006a6e:	68f9      	ldr	r1, [r7, #12]
 8006a70:	440a      	add	r2, r1
 8006a72:	f892 2504 	ldrb.w	r2, [r2, #1284]	; 0x504
 8006a76:	701a      	strb	r2, [r3, #0]
		for(i = 0 ; i < (int16_t)data_size;i++){
 8006a78:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	3301      	adds	r3, #1
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006a84:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006a88:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	dbe7      	blt.n	8006a60 <vl53lmz_dci_read_data+0xd4>
		}
	}

	return status;
 8006a90:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3728      	adds	r7, #40	; 0x28
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	0800b470 	.word	0x0800b470

08006aa0 <vl53lmz_dci_write_data>:
uint8_t vl53lmz_dci_write_data(
		VL53LMZ_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b08c      	sub	sp, #48	; 0x30
 8006aa4:	af02      	add	r7, sp, #8
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	60b9      	str	r1, [r7, #8]
 8006aaa:	607a      	str	r2, [r7, #4]
 8006aac:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53LMZ_STATUS_OK;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	int16_t i;

	uint8_t headers[] = {0x00, 0x00, 0x00, 0x00};
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	61fb      	str	r3, [r7, #28]
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8006ab8:	2300      	movs	r3, #0
 8006aba:	753b      	strb	r3, [r7, #20]
 8006abc:	2300      	movs	r3, #0
 8006abe:	757b      	strb	r3, [r7, #21]
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	75bb      	strb	r3, [r7, #22]
 8006ac4:	230f      	movs	r3, #15
 8006ac6:	75fb      	strb	r3, [r7, #23]
 8006ac8:	2305      	movs	r3, #5
 8006aca:	763b      	strb	r3, [r7, #24]
 8006acc:	2301      	movs	r3, #1
 8006ace:	767b      	strb	r3, [r7, #25]
			(uint8_t)((data_size + (uint16_t)8) >> 8), 
 8006ad0:	887b      	ldrh	r3, [r7, #2]
 8006ad2:	3308      	adds	r3, #8
 8006ad4:	121b      	asrs	r3, r3, #8
 8006ad6:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8006ad8:	76bb      	strb	r3, [r7, #26]
			(uint8_t)((data_size + (uint16_t)8) & (uint8_t)0xFF)};
 8006ada:	887b      	ldrh	r3, [r7, #2]
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	3308      	adds	r3, #8
 8006ae0:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 8006ae2:	76fb      	strb	r3, [r7, #27]

	uint16_t address = (uint16_t)VL53LMZ_UI_CMD_END -
 8006ae4:	887b      	ldrh	r3, [r7, #2]
 8006ae6:	f5c3 533f 	rsb	r3, r3, #12224	; 0x2fc0
 8006aea:	3334      	adds	r3, #52	; 0x34
 8006aec:	847b      	strh	r3, [r7, #34]	; 0x22
		(data_size + (uint16_t)12) + (uint16_t)1;

	/* Check if cmd buffer is large enough */
	if((data_size + (uint16_t)12) 
 8006aee:	887b      	ldrh	r3, [r7, #2]
 8006af0:	f641 62bc 	movw	r2, #7868	; 0x1ebc
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d903      	bls.n	8006b00 <vl53lmz_dci_write_data+0x60>
		   > (uint16_t)VL53LMZ_TEMPORARY_BUFFER_SIZE)
	{
		status |= VL53LMZ_STATUS_ERROR;
 8006af8:	23ff      	movs	r3, #255	; 0xff
 8006afa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006afe:	e069      	b.n	8006bd4 <vl53lmz_dci_write_data+0x134>
	}
	else
	{
		headers[0] = (uint8_t)(index >> 8);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	0a1b      	lsrs	r3, r3, #8
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	773b      	strb	r3, [r7, #28]
		headers[1] = (uint8_t)(index & (uint32_t)0xff);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	777b      	strb	r3, [r7, #29]
		headers[2] = (uint8_t)(((data_size & (uint16_t)0xff0) >> 4));
 8006b0e:	887b      	ldrh	r3, [r7, #2]
 8006b10:	111b      	asrs	r3, r3, #4
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	77bb      	strb	r3, [r7, #30]
		headers[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 8006b16:	887b      	ldrh	r3, [r7, #2]
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	011b      	lsls	r3, r3, #4
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	77fb      	strb	r3, [r7, #31]

	/* Copy data from structure to FW format (+4 bytes to add header) */
		SwapBuffer(data, data_size);
 8006b20:	887b      	ldrh	r3, [r7, #2]
 8006b22:	4619      	mov	r1, r3
 8006b24:	68b8      	ldr	r0, [r7, #8]
 8006b26:	f7fe fa79 	bl	800501c <SwapBuffer>
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 8006b2a:	887b      	ldrh	r3, [r7, #2]
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006b32:	e012      	b.n	8006b5a <vl53lmz_dci_write_data+0xba>
		{
			p_dev->temp_buffer[i + 4] = data[i];
 8006b34:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8006b38:	68ba      	ldr	r2, [r7, #8]
 8006b3a:	441a      	add	r2, r3
 8006b3c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8006b40:	3304      	adds	r3, #4
 8006b42:	7811      	ldrb	r1, [r2, #0]
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	4413      	add	r3, r2
 8006b48:	460a      	mov	r2, r1
 8006b4a:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 8006b4e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	3b01      	subs	r3, #1
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006b5a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	dae8      	bge.n	8006b34 <vl53lmz_dci_write_data+0x94>
		}

	/* Add headers and footer */
		(void)memcpy(&p_dev->temp_buffer[0], headers, sizeof(headers));
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f203 5304 	addw	r3, r3, #1284	; 0x504
 8006b68:	69fa      	ldr	r2, [r7, #28]
 8006b6a:	601a      	str	r2, [r3, #0]
		(void)memcpy(&p_dev->temp_buffer[data_size + (uint16_t)4],
 8006b6c:	887b      	ldrh	r3, [r7, #2]
 8006b6e:	3304      	adds	r3, #4
 8006b70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	4413      	add	r3, r2
 8006b78:	3304      	adds	r3, #4
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	f107 0314 	add.w	r3, r7, #20
 8006b80:	cb03      	ldmia	r3!, {r0, r1}
 8006b82:	6010      	str	r0, [r2, #0]
 8006b84:	6051      	str	r1, [r2, #4]
			footer, sizeof(footer));

	/* Send data to FW */
		status |= WrMulti(&(p_dev->platform),address,
 8006b86:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer,
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f203 5204 	addw	r2, r3, #1284	; 0x504
			(uint32_t)((uint32_t)data_size + (uint32_t)12));
 8006b8e:	887b      	ldrh	r3, [r7, #2]
		status |= WrMulti(&(p_dev->platform),address,
 8006b90:	330c      	adds	r3, #12
 8006b92:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8006b94:	f7fe f9ee 	bl	8004f74 <WrMulti>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		status |= _vl53lmz_poll_for_answer(p_dev, 4, 1,
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	9301      	str	r3, [sp, #4]
 8006baa:	23ff      	movs	r3, #255	; 0xff
 8006bac:	9300      	str	r3, [sp, #0]
 8006bae:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	2104      	movs	r1, #4
 8006bb6:	68f8      	ldr	r0, [r7, #12]
 8006bb8:	f7fe fa73 	bl	80050a2 <_vl53lmz_poll_for_answer>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53LMZ_UI_CMD_STATUS, 0xff, 0x03);

		SwapBuffer(data, data_size);
 8006bca:	887b      	ldrh	r3, [r7, #2]
 8006bcc:	4619      	mov	r1, r3
 8006bce:	68b8      	ldr	r0, [r7, #8]
 8006bd0:	f7fe fa24 	bl	800501c <SwapBuffer>
	}

	return status;
 8006bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3728      	adds	r7, #40	; 0x28
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <vl53lmz_dci_replace_data>:
		uint32_t			index,
		uint16_t			data_size,
		uint8_t				*new_data,
		uint16_t			new_data_size,
		uint16_t			new_data_pos)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	607a      	str	r2, [r7, #4]
 8006bec:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53LMZ_STATUS_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	75fb      	strb	r3, [r7, #23]

	status |= vl53lmz_dci_read_data(p_dev, data, index, data_size);
 8006bf2:	887b      	ldrh	r3, [r7, #2]
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	68b9      	ldr	r1, [r7, #8]
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f7ff fec7 	bl	800698c <vl53lmz_dci_read_data>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	461a      	mov	r2, r3
 8006c02:	7dfb      	ldrb	r3, [r7, #23]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(&(data[new_data_pos]), new_data, new_data_size);
 8006c08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006c0a:	68ba      	ldr	r2, [r7, #8]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006c10:	6a39      	ldr	r1, [r7, #32]
 8006c12:	4618      	mov	r0, r3
 8006c14:	f002 fa36 	bl	8009084 <memcpy>
	status |= vl53lmz_dci_write_data(p_dev, data, index, data_size);
 8006c18:	887b      	ldrh	r3, [r7, #2]
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	68b9      	ldr	r1, [r7, #8]
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	f7ff ff3e 	bl	8006aa0 <vl53lmz_dci_write_data>
 8006c24:	4603      	mov	r3, r0
 8006c26:	461a      	mov	r2, r3
 8006c28:	7dfb      	ldrb	r3, [r7, #23]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	75fb      	strb	r3, [r7, #23]

	return status;
 8006c2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3718      	adds	r7, #24
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <vl53lmz_create_output_config>:
uint8_t vl53lmz_create_output_config(
		VL53LMZ_Configuration	  *p_dev ) {
 8006c38:	b5b0      	push	{r4, r5, r7, lr}
 8006c3a:	b090      	sub	sp, #64	; 0x40
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]

	uint8_t status = VL53LMZ_STATUS_OK;
 8006c40:	2300      	movs	r3, #0
 8006c42:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	/* Send addresses of possible output */
	uint32_t default_output_config[] ={
 8006c46:	4b30      	ldr	r3, [pc, #192]	; (8006d08 <vl53lmz_create_output_config+0xd0>)
 8006c48:	f107 040c 	add.w	r4, r7, #12
 8006c4c:	461d      	mov	r5, r3
 8006c4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c56:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006c5a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		VL53LMZ_DISTANCE_BH,
		VL53LMZ_REFLECTANCE_BH,
		VL53LMZ_TARGET_STATUS_BH,
		VL53LMZ_MOTION_DETECT_BH };

	memset(g_output_config, 0x00, sizeof(g_output_config));
 8006c5e:	2280      	movs	r2, #128	; 0x80
 8006c60:	2100      	movs	r1, #0
 8006c62:	482a      	ldr	r0, [pc, #168]	; (8006d0c <vl53lmz_create_output_config+0xd4>)
 8006c64:	f002 f9dc 	bl	8009020 <memset>
	memcpy(g_output_config, default_output_config, sizeof(default_output_config));
 8006c68:	4b28      	ldr	r3, [pc, #160]	; (8006d0c <vl53lmz_create_output_config+0xd4>)
 8006c6a:	461d      	mov	r5, r3
 8006c6c:	f107 040c 	add.w	r4, r7, #12
 8006c70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c78:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006c7c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

	/* Enable mandatory output (meta and common data) */
	g_output_bh_enable[0] = 0x00000007U;
 8006c80:	4b23      	ldr	r3, [pc, #140]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006c82:	2207      	movs	r2, #7
 8006c84:	601a      	str	r2, [r3, #0]
	g_output_bh_enable[1] = 0x00000000U;
 8006c86:	4b22      	ldr	r3, [pc, #136]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006c88:	2200      	movs	r2, #0
 8006c8a:	605a      	str	r2, [r3, #4]
	g_output_bh_enable[2] = 0x00000000U;
 8006c8c:	4b20      	ldr	r3, [pc, #128]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006c8e:	2200      	movs	r2, #0
 8006c90:	609a      	str	r2, [r3, #8]
	g_output_bh_enable[3] = 0x00000000U;
 8006c92:	4b1f      	ldr	r3, [pc, #124]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006c94:	2200      	movs	r2, #0
 8006c96:	60da      	str	r2, [r3, #12]

	/* Enable selected outputs in the 'platform.h' file */
#ifndef VL53LMZ_DISABLE_AMBIENT_PER_SPAD
	g_output_bh_enable[0] += (uint32_t)8;
 8006c98:	4b1d      	ldr	r3, [pc, #116]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	3308      	adds	r3, #8
 8006c9e:	4a1c      	ldr	r2, [pc, #112]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006ca0:	6013      	str	r3, [r2, #0]
#endif
#ifndef VL53LMZ_DISABLE_NB_SPADS_ENABLED
	g_output_bh_enable[0] += (uint32_t)16;
 8006ca2:	4b1b      	ldr	r3, [pc, #108]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	3310      	adds	r3, #16
 8006ca8:	4a19      	ldr	r2, [pc, #100]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006caa:	6013      	str	r3, [r2, #0]
#endif
#ifndef VL53LMZ_DISABLE_NB_TARGET_DETECTED
	g_output_bh_enable[0] += (uint32_t)32;
 8006cac:	4b18      	ldr	r3, [pc, #96]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3320      	adds	r3, #32
 8006cb2:	4a17      	ldr	r2, [pc, #92]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cb4:	6013      	str	r3, [r2, #0]
#endif
#ifndef VL53LMZ_DISABLE_SIGNAL_PER_SPAD
	g_output_bh_enable[0] += (uint32_t)64;
 8006cb6:	4b16      	ldr	r3, [pc, #88]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	3340      	adds	r3, #64	; 0x40
 8006cbc:	4a14      	ldr	r2, [pc, #80]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cbe:	6013      	str	r3, [r2, #0]
#endif
#ifndef VL53LMZ_DISABLE_RANGE_SIGMA_MM
	g_output_bh_enable[0] += (uint32_t)128;
 8006cc0:	4b13      	ldr	r3, [pc, #76]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3380      	adds	r3, #128	; 0x80
 8006cc6:	4a12      	ldr	r2, [pc, #72]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cc8:	6013      	str	r3, [r2, #0]
#endif
#ifndef VL53LMZ_DISABLE_DISTANCE_MM
	g_output_bh_enable[0] += (uint32_t)256;
 8006cca:	4b11      	ldr	r3, [pc, #68]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006cd2:	4a0f      	ldr	r2, [pc, #60]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cd4:	6013      	str	r3, [r2, #0]
#endif
#ifndef VL53LMZ_DISABLE_REFLECTANCE_PERCENT
	g_output_bh_enable[0] += (uint32_t)512;
 8006cd6:	4b0e      	ldr	r3, [pc, #56]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006cde:	4a0c      	ldr	r2, [pc, #48]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006ce0:	6013      	str	r3, [r2, #0]
#endif
#ifndef VL53LMZ_DISABLE_TARGET_STATUS
	g_output_bh_enable[0] += (uint32_t)1024;
 8006ce2:	4b0b      	ldr	r3, [pc, #44]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cea:	4a09      	ldr	r2, [pc, #36]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cec:	6013      	str	r3, [r2, #0]
#endif
#ifndef VL53LMZ_DISABLE_MOTION_INDICATOR
	g_output_bh_enable[0] += (uint32_t)2048;
 8006cee:	4b08      	ldr	r3, [pc, #32]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cf6:	4a06      	ldr	r2, [pc, #24]	; (8006d10 <vl53lmz_create_output_config+0xd8>)
 8006cf8:	6013      	str	r3, [r2, #0]
#endif

	return status;
 8006cfa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3740      	adds	r7, #64	; 0x40
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bdb0      	pop	{r4, r5, r7, pc}
 8006d06:	bf00      	nop
 8006d08:	0800b47c 	.word	0x0800b47c
 8006d0c:	20004460 	.word	0x20004460
 8006d10:	2000000c 	.word	0x2000000c

08006d14 <vl53lmz_send_output_config_and_start>:


uint8_t vl53lmz_send_output_config_and_start(
		VL53LMZ_Configuration	  *p_dev ) {
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b08c      	sub	sp, #48	; 0x30
 8006d18:	af02      	add	r7, sp, #8
 8006d1a:	6078      	str	r0, [r7, #4]

	uint8_t resolution, status = VL53LMZ_STATUS_OK;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t tmp;
	uint32_t i;
	uint32_t header_config[2] = {0, 0};
 8006d22:	2300      	movs	r3, #0
 8006d24:	613b      	str	r3, [r7, #16]
 8006d26:	2300      	movs	r3, #0
 8006d28:	617b      	str	r3, [r7, #20]

	union Block_header *bh_ptr;
	uint8_t cmd[] = {0x00, 0x03, 0x00, 0x00};
 8006d2a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006d2e:	60fb      	str	r3, [r7, #12]

	status |= vl53lmz_get_resolution(p_dev, &resolution);
 8006d30:	f107 031b 	add.w	r3, r7, #27
 8006d34:	4619      	mov	r1, r3
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f7ff fd0d 	bl	8006756 <vl53lmz_get_resolution>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	461a      	mov	r2, r3
 8006d40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006d44:	4313      	orrs	r3, r2
 8006d46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	p_dev->data_read_size = 0;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	609a      	str	r2, [r3, #8]
	p_dev->streamcount = 255;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	22ff      	movs	r2, #255	; 0xff
 8006d54:	711a      	strb	r2, [r3, #4]

	/* Update data size */
	for (i = 0; i < (uint32_t)(sizeof(g_output_config)/sizeof(uint32_t)); i++)
 8006d56:	2300      	movs	r3, #0
 8006d58:	623b      	str	r3, [r7, #32]
 8006d5a:	e072      	b.n	8006e42 <vl53lmz_send_output_config_and_start+0x12e>
	{
		if ((g_output_config[i] == (uint8_t)0)
 8006d5c:	4a93      	ldr	r2, [pc, #588]	; (8006fac <vl53lmz_send_output_config_and_start+0x298>)
 8006d5e:	6a3b      	ldr	r3, [r7, #32]
 8006d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d068      	beq.n	8006e3a <vl53lmz_send_output_config_and_start+0x126>
					|| ((g_output_bh_enable[i/(uint32_t)32]
 8006d68:	6a3b      	ldr	r3, [r7, #32]
 8006d6a:	095b      	lsrs	r3, r3, #5
 8006d6c:	4a90      	ldr	r2, [pc, #576]	; (8006fb0 <vl53lmz_send_output_config_and_start+0x29c>)
 8006d6e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						 &((uint32_t)1 << (i%(uint32_t)32))) == (uint32_t)0))
 8006d72:	6a3b      	ldr	r3, [r7, #32]
 8006d74:	f003 031f 	and.w	r3, r3, #31
 8006d78:	fa22 f303 	lsr.w	r3, r2, r3
 8006d7c:	f003 0301 	and.w	r3, r3, #1
					|| ((g_output_bh_enable[i/(uint32_t)32]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d05a      	beq.n	8006e3a <vl53lmz_send_output_config_and_start+0x126>
		{
			continue;
		}

		bh_ptr = (union Block_header *)&(g_output_config[i]);
 8006d84:	6a3b      	ldr	r3, [r7, #32]
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	4a88      	ldr	r2, [pc, #544]	; (8006fac <vl53lmz_send_output_config_and_start+0x298>)
 8006d8a:	4413      	add	r3, r2
 8006d8c:	61fb      	str	r3, [r7, #28]
		if ( (bh_ptr->type >= 0x1) && (bh_ptr->type < 0x0d))
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	781b      	ldrb	r3, [r3, #0]
 8006d92:	f003 030f 	and.w	r3, r3, #15
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d03e      	beq.n	8006e1a <vl53lmz_send_output_config_and_start+0x106>
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b0c      	cmp	r3, #12
 8006da8:	d837      	bhi.n	8006e1a <vl53lmz_send_output_config_and_start+0x106>
		{
			if ( bh_ptr->idx >= 0x54d0 ) {
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	885b      	ldrh	r3, [r3, #2]
 8006dae:	f245 42cf 	movw	r2, #21711	; 0x54cf
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d91e      	bls.n	8006df4 <vl53lmz_send_output_config_and_start+0xe0>
				/* might be a zone or target data block */
				if ( bh_ptr->idx < (0x5890) )
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	885b      	ldrh	r3, [r3, #2]
 8006dba:	f645 028f 	movw	r2, #22671	; 0x588f
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d809      	bhi.n	8006dd6 <vl53lmz_send_output_config_and_start+0xc2>
				{
					/* it is zone data (does not depend on NB_TARGET_PER_ZONE) */
					bh_ptr->size = resolution;
 8006dc2:	7efb      	ldrb	r3, [r7, #27]
 8006dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dc8:	b299      	uxth	r1, r3
 8006dca:	69fa      	ldr	r2, [r7, #28]
 8006dcc:	8813      	ldrh	r3, [r2, #0]
 8006dce:	f361 130f 	bfi	r3, r1, #4, #12
 8006dd2:	8013      	strh	r3, [r2, #0]
 8006dd4:	e00e      	b.n	8006df4 <vl53lmz_send_output_config_and_start+0xe0>
				}
				else if (bh_ptr->idx < (uint16_t)(0x6C90))
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	885b      	ldrh	r3, [r3, #2]
 8006dda:	f646 428f 	movw	r2, #27791	; 0x6c8f
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d808      	bhi.n	8006df4 <vl53lmz_send_output_config_and_start+0xe0>
				{
					/* it is a per-target data block (depends on NB_TARGET_PER_ZONE) */
					bh_ptr->size = resolution * VL53LMZ_NB_TARGET_PER_ZONE;
 8006de2:	7efb      	ldrb	r3, [r7, #27]
 8006de4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006de8:	b299      	uxth	r1, r3
 8006dea:	69fa      	ldr	r2, [r7, #28]
 8006dec:	8813      	ldrh	r3, [r2, #0]
 8006dee:	f361 130f 	bfi	r3, r1, #4, #12
 8006df2:	8013      	strh	r3, [r2, #0]
				}
			}
			p_dev->data_read_size += bh_ptr->type * bh_ptr->size;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	69fa      	ldr	r2, [r7, #28]
 8006dfa:	7812      	ldrb	r2, [r2, #0]
 8006dfc:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8006e00:	b2d2      	uxtb	r2, r2
 8006e02:	4611      	mov	r1, r2
 8006e04:	69fa      	ldr	r2, [r7, #28]
 8006e06:	8812      	ldrh	r2, [r2, #0]
 8006e08:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8006e0c:	b292      	uxth	r2, r2
 8006e0e:	fb01 f202 	mul.w	r2, r1, r2
 8006e12:	441a      	add	r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	609a      	str	r2, [r3, #8]
 8006e18:	e009      	b.n	8006e2e <vl53lmz_send_output_config_and_start+0x11a>
		}
		else
		{
			p_dev->data_read_size += bh_ptr->size;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	8812      	ldrh	r2, [r2, #0]
 8006e22:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8006e26:	b292      	uxth	r2, r2
 8006e28:	441a      	add	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	609a      	str	r2, [r3, #8]
		}
		p_dev->data_read_size += (uint32_t)4;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	1d1a      	adds	r2, r3, #4
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	609a      	str	r2, [r3, #8]
 8006e38:	e000      	b.n	8006e3c <vl53lmz_send_output_config_and_start+0x128>
			continue;
 8006e3a:	bf00      	nop
	for (i = 0; i < (uint32_t)(sizeof(g_output_config)/sizeof(uint32_t)); i++)
 8006e3c:	6a3b      	ldr	r3, [r7, #32]
 8006e3e:	3301      	adds	r3, #1
 8006e40:	623b      	str	r3, [r7, #32]
 8006e42:	6a3b      	ldr	r3, [r7, #32]
 8006e44:	2b1f      	cmp	r3, #31
 8006e46:	d989      	bls.n	8006d5c <vl53lmz_send_output_config_and_start+0x48>
	}
	p_dev->data_read_size += (uint32_t)24;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f103 0218 	add.w	r2, r3, #24
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	609a      	str	r2, [r3, #8]


	if (p_dev->data_read_size > VL53LMZ_MAX_RESULTS_SIZE) {
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	f641 62c8 	movw	r2, #7880	; 0x1ec8
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d905      	bls.n	8006e6c <vl53lmz_send_output_config_and_start+0x158>
		status |= VL53LMZ_STATUS_ERROR;
 8006e60:	23ff      	movs	r3, #255	; 0xff
 8006e62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		return status;
 8006e66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e6a:	e09b      	b.n	8006fa4 <vl53lmz_send_output_config_and_start+0x290>
	}

	status |= vl53lmz_dci_write_data(p_dev,
 8006e6c:	2380      	movs	r3, #128	; 0x80
 8006e6e:	f64d 1280 	movw	r2, #55680	; 0xd980
 8006e72:	494e      	ldr	r1, [pc, #312]	; (8006fac <vl53lmz_send_output_config_and_start+0x298>)
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7ff fe13 	bl	8006aa0 <vl53lmz_dci_write_data>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e82:	4313      	orrs	r3, r2
 8006e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			(uint8_t*)&(g_output_config), VL53LMZ_DCI_OUTPUT_LIST,
			(uint16_t)sizeof(g_output_config));

	header_config[0] = p_dev->data_read_size;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	613b      	str	r3, [r7, #16]
	header_config[1] = i + (uint32_t)1;
 8006e8e:	6a3b      	ldr	r3, [r7, #32]
 8006e90:	3301      	adds	r3, #1
 8006e92:	617b      	str	r3, [r7, #20]

	status |= vl53lmz_dci_write_data(p_dev,
 8006e94:	f107 0110 	add.w	r1, r7, #16
 8006e98:	2308      	movs	r3, #8
 8006e9a:	f64d 1268 	movw	r2, #55656	; 0xd968
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f7ff fdfe 	bl	8006aa0 <vl53lmz_dci_write_data>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006eac:	4313      	orrs	r3, r2
 8006eae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			(uint8_t*)&(header_config), VL53LMZ_DCI_OUTPUT_CONFIG,
			(uint16_t)sizeof(header_config));

	status |= vl53lmz_dci_write_data(p_dev,
 8006eb2:	2310      	movs	r3, #16
 8006eb4:	f64d 1270 	movw	r2, #55664	; 0xd970
 8006eb8:	493d      	ldr	r1, [pc, #244]	; (8006fb0 <vl53lmz_send_output_config_and_start+0x29c>)
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7ff fdf0 	bl	8006aa0 <vl53lmz_dci_write_data>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			(uint8_t*)&(g_output_bh_enable), VL53LMZ_DCI_OUTPUT_ENABLES,
			(uint16_t)sizeof(g_output_bh_enable));

	/* Start xshut bypass (interrupt mode) */
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7fe f824 	bl	8004f24 <WrByte>
 8006edc:	4603      	mov	r3, r0
 8006ede:	461a      	mov	r2, r3
 8006ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	status |= WrByte(&(p_dev->platform), 0x09, 0x05);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2205      	movs	r2, #5
 8006eee:	2109      	movs	r1, #9
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7fe f817 	bl	8004f24 <WrByte>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	461a      	mov	r2, r3
 8006efa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006efe:	4313      	orrs	r3, r2
 8006f00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	status |= WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2202      	movs	r2, #2
 8006f08:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f7fe f809 	bl	8004f24 <WrByte>
 8006f12:	4603      	mov	r3, r0
 8006f14:	461a      	mov	r2, r3
 8006f16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Start ranging session */
	status |= WrMulti(&(p_dev->platform), VL53LMZ_UI_CMD_END -
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f107 020c 	add.w	r2, r7, #12
 8006f26:	2304      	movs	r3, #4
 8006f28:	f642 71fc 	movw	r1, #12284	; 0x2ffc
 8006f2c:	f7fe f822 	bl	8004f74 <WrMulti>
 8006f30:	4603      	mov	r3, r0
 8006f32:	461a      	mov	r2, r3
 8006f34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			(uint16_t)(4 - 1), (uint8_t*)cmd, sizeof(cmd));
	status |= _vl53lmz_poll_for_answer(p_dev, 4, 1,
 8006f3e:	2303      	movs	r3, #3
 8006f40:	9301      	str	r3, [sp, #4]
 8006f42:	23ff      	movs	r3, #255	; 0xff
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	f44f 5330 	mov.w	r3, #11264	; 0x2c00
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	2104      	movs	r1, #4
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f7fe f8a7 	bl	80050a2 <_vl53lmz_poll_for_answer>
 8006f54:	4603      	mov	r3, r0
 8006f56:	461a      	mov	r2, r3
 8006f58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53LMZ_UI_CMD_STATUS, 0xff, 0x03);

	/* Read ui range data content and compare if data size is the correct one */
	status |= vl53lmz_dci_read_data(p_dev,
			(uint8_t*)p_dev->temp_buffer, 0x5440, 12);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f203 5104 	addw	r1, r3, #1284	; 0x504
	status |= vl53lmz_dci_read_data(p_dev,
 8006f68:	230c      	movs	r3, #12
 8006f6a:	f245 4240 	movw	r2, #21568	; 0x5440
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f7ff fd0c 	bl	800698c <vl53lmz_dci_read_data>
 8006f74:	4603      	mov	r3, r0
 8006f76:	461a      	mov	r2, r3
 8006f78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	(void)memcpy(&tmp, &(p_dev->temp_buffer[0x8]), sizeof(tmp));
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f203 530c 	addw	r3, r3, #1292	; 0x50c
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	833b      	strh	r3, [r7, #24]
	if(tmp != p_dev->data_read_size) {
 8006f8e:	8b3b      	ldrh	r3, [r7, #24]
 8006f90:	461a      	mov	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d002      	beq.n	8006fa0 <vl53lmz_send_output_config_and_start+0x28c>
		status |= VL53LMZ_STATUS_ERROR;
 8006f9a:	23ff      	movs	r3, #255	; 0xff
 8006f9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return status;
 8006fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3728      	adds	r7, #40	; 0x28
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	20004460 	.word	0x20004460
 8006fb0:	2000000c 	.word	0x2000000c

08006fb4 <GW_set_params>:
 8006fb4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb8:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
 8006fbc:	e9dd ba0a 	ldrd	fp, sl, [sp, #40]	; 0x28
 8006fc0:	e9dd 980c 	ldrd	r9, r8, [sp, #48]	; 0x30
 8006fc4:	e9dd c615 	ldrd	ip, r6, [sp, #84]	; 0x54
 8006fc8:	e9dd 5717 	ldrd	r5, r7, [sp, #92]	; 0x5c
 8006fcc:	4604      	mov	r4, r0
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f000 80d4 	beq.w	800717c <GW_set_params+0x1c8>
 8006fd4:	2900      	cmp	r1, #0
 8006fd6:	bfb8      	it	lt
 8006fd8:	215f      	movlt	r1, #95	; 0x5f
 8006fda:	2a00      	cmp	r2, #0
 8006fdc:	bfb8      	it	lt
 8006fde:	22c8      	movlt	r2, #200	; 0xc8
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	bfb8      	it	lt
 8006fe4:	f44f 737a 	movlt.w	r3, #1000	; 0x3e8
 8006fe8:	f1bb 0f00 	cmp.w	fp, #0
 8006fec:	bfb8      	it	lt
 8006fee:	f44f 7b16 	movlt.w	fp, #600	; 0x258
 8006ff2:	f1ba 0f00 	cmp.w	sl, #0
 8006ff6:	bfb8      	it	lt
 8006ff8:	f04f 0a14 	movlt.w	sl, #20
 8006ffc:	f1b9 0f00 	cmp.w	r9, #0
 8007000:	6103      	str	r3, [r0, #16]
 8007002:	bfb8      	it	lt
 8007004:	f44f 79fa 	movlt.w	r9, #500	; 0x1f4
 8007008:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800700a:	6082      	str	r2, [r0, #8]
 800700c:	f1b8 0f00 	cmp.w	r8, #0
 8007010:	bfb8      	it	lt
 8007012:	f44f 7816 	movlt.w	r8, #600	; 0x258
 8007016:	f1be 0f00 	cmp.w	lr, #0
 800701a:	bfb8      	it	lt
 800701c:	f44f 7e16 	movlt.w	lr, #600	; 0x258
 8007020:	2b00      	cmp	r3, #0
 8007022:	bfb8      	it	lt
 8007024:	f44f 63fa 	movlt.w	r3, #2000	; 0x7d0
 8007028:	6283      	str	r3, [r0, #40]	; 0x28
 800702a:	930f      	str	r3, [sp, #60]	; 0x3c
 800702c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800702e:	6001      	str	r1, [r0, #0]
 8007030:	2b00      	cmp	r3, #0
 8007032:	bfb8      	it	lt
 8007034:	f44f 73c8 	movlt.w	r3, #400	; 0x190
 8007038:	64c3      	str	r3, [r0, #76]	; 0x4c
 800703a:	9312      	str	r3, [sp, #72]	; 0x48
 800703c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800703e:	f8c0 e024 	str.w	lr, [r0, #36]	; 0x24
 8007042:	2b00      	cmp	r3, #0
 8007044:	bfb8      	it	lt
 8007046:	f44f 6396 	movlt.w	r3, #1200	; 0x4b0
 800704a:	6503      	str	r3, [r0, #80]	; 0x50
 800704c:	9313      	str	r3, [sp, #76]	; 0x4c
 800704e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007050:	f8c0 8020 	str.w	r8, [r0, #32]
 8007054:	2b00      	cmp	r3, #0
 8007056:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800705a:	bfb8      	it	lt
 800705c:	2396      	movlt	r3, #150	; 0x96
 800705e:	60c2      	str	r2, [r0, #12]
 8007060:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007062:	6543      	str	r3, [r0, #84]	; 0x54
 8007064:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007068:	9314      	str	r3, [sp, #80]	; 0x50
 800706a:	f240 3352 	movw	r3, #850	; 0x352
 800706e:	ea32 0222 	bics.w	r2, r2, r2, asr #32
 8007072:	bf28      	it	cs
 8007074:	461a      	movcs	r2, r3
 8007076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800707a:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800707e:	bfb8      	it	lt
 8007080:	ed9f 0a40 	vldrlt	s0, [pc, #256]	; 8007184 <GW_set_params+0x1d0>
 8007084:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007086:	ed80 0a0c 	vstr	s0, [r0, #48]	; 0x30
 800708a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800708e:	eeb5 1ac0 	vcmpe.f32	s2, #0.0
 8007092:	bfb8      	it	lt
 8007094:	eef7 0a00 	vmovlt.f32	s1, #112	; 0x3f800000  1.0
 8007098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800709c:	eef5 1ac0 	vcmpe.f32	s3, #0.0
 80070a0:	bfb8      	it	lt
 80070a2:	ed9f 1a39 	vldrlt	s2, [pc, #228]	; 8007188 <GW_set_params+0x1d4>
 80070a6:	edc0 0a0d 	vstr	s1, [r0, #52]	; 0x34
 80070aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ae:	eeb5 2ac0 	vcmpe.f32	s4, #0.0
 80070b2:	bfb8      	it	lt
 80070b4:	eddf 1a35 	vldrlt	s3, [pc, #212]	; 800718c <GW_set_params+0x1d8>
 80070b8:	ed80 1a0e 	vstr	s2, [r0, #56]	; 0x38
 80070bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070c0:	eef5 2ac0 	vcmpe.f32	s5, #0.0
 80070c4:	bfb8      	it	lt
 80070c6:	eeb0 2a00 	vmovlt.f32	s4, #0	; 0x40000000  2.0
 80070ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ce:	bfb8      	it	lt
 80070d0:	eddf 2a2f 	vldrlt	s5, [pc, #188]	; 8007190 <GW_set_params+0x1dc>
 80070d4:	edc0 1a0f 	vstr	s3, [r0, #60]	; 0x3c
 80070d8:	eeb5 3ac0 	vcmpe.f32	s6, #0.0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	bfd4      	ite	le
 80070e0:	2300      	movle	r3, #0
 80070e2:	2301      	movgt	r3, #1
 80070e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070e8:	bfd8      	it	le
 80070ea:	ed9f 3a2a 	vldrle	s6, [pc, #168]	; 8007194 <GW_set_params+0x1e0>
 80070ee:	ed80 2a10 	vstr	s4, [r0, #64]	; 0x40
 80070f2:	f1bc 0f00 	cmp.w	ip, #0
 80070f6:	bfd8      	it	le
 80070f8:	f44f 7c7a 	movle.w	ip, #1000	; 0x3e8
 80070fc:	2e00      	cmp	r6, #0
 80070fe:	bfd8      	it	le
 8007100:	f44f 76c8 	movle.w	r6, #400	; 0x190
 8007104:	2d00      	cmp	r5, #0
 8007106:	bfd8      	it	le
 8007108:	2564      	movle	r5, #100	; 0x64
 800710a:	43c9      	mvns	r1, r1
 800710c:	edc0 2a11 	vstr	s5, [r0, #68]	; 0x44
 8007110:	62c2      	str	r2, [r0, #44]	; 0x2c
 8007112:	6041      	str	r1, [r0, #4]
 8007114:	9210      	str	r2, [sp, #64]	; 0x40
 8007116:	f8c0 b014 	str.w	fp, [r0, #20]
 800711a:	f8c0 a018 	str.w	sl, [r0, #24]
 800711e:	f8c0 901c 	str.w	r9, [r0, #28]
 8007122:	f500 682f 	add.w	r8, r0, #2800	; 0xaf0
 8007126:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
 800712a:	ed80 3a16 	vstr	s6, [r0, #88]	; 0x58
 800712e:	f8c0 c05c 	str.w	ip, [r0, #92]	; 0x5c
 8007132:	6606      	str	r6, [r0, #96]	; 0x60
 8007134:	6645      	str	r5, [r0, #100]	; 0x64
 8007136:	1b70      	subs	r0, r6, r5
 8007138:	f7f9 f9a0 	bl	800047c <__aeabi_i2d>
 800713c:	4602      	mov	r2, r0
 800713e:	460b      	mov	r3, r1
 8007140:	2000      	movs	r0, #0
 8007142:	4915      	ldr	r1, [pc, #84]	; (8007198 <GW_set_params+0x1e4>)
 8007144:	f7f9 fb2e 	bl	80007a4 <__aeabi_ddiv>
 8007148:	f7f9 fcfa 	bl	8000b40 <__aeabi_d2f>
 800714c:	2105      	movs	r1, #5
 800714e:	f8c8 0000 	str.w	r0, [r8]
 8007152:	f604 00dc 	addw	r0, r4, #2268	; 0x8dc
 8007156:	f001 fc70 	bl	8008a3a <RFBVM_init>
 800715a:	2105      	movs	r1, #5
 800715c:	f604 20f4 	addw	r0, r4, #2804	; 0xaf4
 8007160:	f001 fc6b 	bl	8008a3a <RFBVM_init>
 8007164:	2105      	movs	r1, #5
 8007166:	f604 5008 	addw	r0, r4, #3336	; 0xd08
 800716a:	f001 fc66 	bl	8008a3a <RFBVM_init>
 800716e:	2f00      	cmp	r7, #0
 8007170:	bfd8      	it	le
 8007172:	27fa      	movle	r7, #250	; 0xfa
 8007174:	66a7      	str	r7, [r4, #104]	; 0x68
 8007176:	2000      	movs	r0, #0
 8007178:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800717c:	f06f 0001 	mvn.w	r0, #1
 8007180:	e7fa      	b.n	8007178 <GW_set_params+0x1c4>
 8007182:	bf00      	nop
 8007184:	3ed58106 	.word	0x3ed58106
 8007188:	3fcf7cee 	.word	0x3fcf7cee
 800718c:	3f99999a 	.word	0x3f99999a
 8007190:	3f8f1aa0 	.word	0x3f8f1aa0
 8007194:	451c4000 	.word	0x451c4000
 8007198:	40590000 	.word	0x40590000

0800719c <GW_init>:
 800719c:	b530      	push	{r4, r5, lr}
 800719e:	460d      	mov	r5, r1
 80071a0:	b091      	sub	sp, #68	; 0x44
 80071a2:	4611      	mov	r1, r2
 80071a4:	4604      	mov	r4, r0
 80071a6:	2800      	cmp	r0, #0
 80071a8:	d04c      	beq.n	8007244 <GW_init+0xa8>
 80071aa:	2d00      	cmp	r5, #0
 80071ac:	d04a      	beq.n	8007244 <GW_init+0xa8>
 80071ae:	2a00      	cmp	r2, #0
 80071b0:	d048      	beq.n	8007244 <GW_init+0xa8>
 80071b2:	4628      	mov	r0, r5
 80071b4:	f000 fe99 	bl	8007eea <HT_init>
 80071b8:	2800      	cmp	r0, #0
 80071ba:	d141      	bne.n	8007240 <GW_init+0xa4>
 80071bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071c0:	eebf 3a00 	vmov.f32	s6, #240	; 0xbf800000 -1.0
 80071c4:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 80071c8:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 80071cc:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 80071d0:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80071d4:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80071d8:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80071dc:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	eef0 2a43 	vmov.f32	s5, s6
 80071e6:	eeb0 2a43 	vmov.f32	s4, s6
 80071ea:	eef0 1a43 	vmov.f32	s3, s6
 80071ee:	eeb0 1a43 	vmov.f32	s2, s6
 80071f2:	eef0 0a43 	vmov.f32	s1, s6
 80071f6:	eeb0 0a43 	vmov.f32	s0, s6
 80071fa:	461a      	mov	r2, r3
 80071fc:	4619      	mov	r1, r3
 80071fe:	4620      	mov	r0, r4
 8007200:	f7ff fed8 	bl	8006fb4 <GW_set_params>
 8007204:	b9e0      	cbnz	r0, 8007240 <GW_init+0xa4>
 8007206:	f884 0f1c 	strb.w	r0, [r4, #3868]	; 0xf1c
 800720a:	edd5 7a02 	vldr	s15, [r5, #8]
 800720e:	f8c4 0f20 	str.w	r0, [r4, #3872]	; 0xf20
 8007212:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007216:	f604 732c 	addw	r3, r4, #3884	; 0xf2c
 800721a:	f8c4 0f24 	str.w	r0, [r4, #3876]	; 0xf24
 800721e:	f8a4 0f28 	strh.w	r0, [r4, #3880]	; 0xf28
 8007222:	edc3 7a00 	vstr	s15, [r3]
 8007226:	2300      	movs	r3, #0
 8007228:	6723      	str	r3, [r4, #112]	; 0x70
 800722a:	6763      	str	r3, [r4, #116]	; 0x74
 800722c:	67a3      	str	r3, [r4, #120]	; 0x78
 800722e:	2364      	movs	r3, #100	; 0x64
 8007230:	f8c4 0f30 	str.w	r0, [r4, #3888]	; 0xf30
 8007234:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
 8007238:	f884 0f3c 	strb.w	r0, [r4, #3900]	; 0xf3c
 800723c:	f8c4 0f40 	str.w	r0, [r4, #3904]	; 0xf40
 8007240:	b011      	add	sp, #68	; 0x44
 8007242:	bd30      	pop	{r4, r5, pc}
 8007244:	f06f 0001 	mvn.w	r0, #1
 8007248:	e7fa      	b.n	8007240 <GW_init+0xa4>
	...

0800724c <GW_set_buffer_length>:
 800724c:	e92d 4f90 	stmdb	sp!, {r4, r7, r8, r9, sl, fp, lr}
 8007250:	ed2d 8b02 	vpush	{d8}
 8007254:	4683      	mov	fp, r0
 8007256:	b083      	sub	sp, #12
 8007258:	2800      	cmp	r0, #0
 800725a:	d071      	beq.n	8007340 <GW_set_buffer_length+0xf4>
 800725c:	2900      	cmp	r1, #0
 800725e:	d06f      	beq.n	8007340 <GW_set_buffer_length+0xf4>
 8007260:	edd0 7a02 	vldr	s15, [r0, #8]
 8007264:	ed91 7a03 	vldr	s14, [r1, #12]
 8007268:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800726c:	f10b 077c 	add.w	r7, fp, #124	; 0x7c
 8007270:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007274:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007348 <GW_set_buffer_length+0xfc>
 8007278:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800727c:	ee17 0a90 	vmov	r0, s15
 8007280:	f7f9 f90e 	bl	80004a0 <__aeabi_f2d>
 8007284:	ec41 0b10 	vmov	d0, r0, r1
 8007288:	f002 f90a 	bl	80094a0 <ceil>
 800728c:	ec51 0b10 	vmov	r0, r1, d0
 8007290:	f7f9 fc0e 	bl	8000ab0 <__aeabi_d2iz>
 8007294:	2801      	cmp	r0, #1
 8007296:	bfd6      	itet	le
 8007298:	2302      	movle	r3, #2
 800729a:	f8cb 000c 	strgt.w	r0, [fp, #12]
 800729e:	f8cb 300c 	strle.w	r3, [fp, #12]
 80072a2:	f8db 100c 	ldr.w	r1, [fp, #12]
 80072a6:	4638      	mov	r0, r7
 80072a8:	f001 fbc7 	bl	8008a3a <RFBVM_init>
 80072ac:	4604      	mov	r4, r0
 80072ae:	bb28      	cbnz	r0, 80072fc <GW_set_buffer_length+0xb0>
 80072b0:	f50b 7824 	add.w	r8, fp, #656	; 0x290
 80072b4:	f8db 100c 	ldr.w	r1, [fp, #12]
 80072b8:	4640      	mov	r0, r8
 80072ba:	f001 fbbe 	bl	8008a3a <RFBVM_init>
 80072be:	4604      	mov	r4, r0
 80072c0:	b9e0      	cbnz	r0, 80072fc <GW_set_buffer_length+0xb0>
 80072c2:	f20b 49a4 	addw	r9, fp, #1188	; 0x4a4
 80072c6:	f8db 100c 	ldr.w	r1, [fp, #12]
 80072ca:	4648      	mov	r0, r9
 80072cc:	f001 fbb5 	bl	8008a3a <RFBVM_init>
 80072d0:	4604      	mov	r4, r0
 80072d2:	b998      	cbnz	r0, 80072fc <GW_set_buffer_length+0xb0>
 80072d4:	f50b 6ad7 	add.w	sl, fp, #1720	; 0x6b8
 80072d8:	f8db 100c 	ldr.w	r1, [fp, #12]
 80072dc:	4650      	mov	r0, sl
 80072de:	f001 fbac 	bl	8008a3a <RFBVM_init>
 80072e2:	4604      	mov	r4, r0
 80072e4:	b950      	cbnz	r0, 80072fc <GW_set_buffer_length+0xb0>
 80072e6:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800734c <GW_set_buffer_length+0x100>
 80072ea:	4603      	mov	r3, r0
 80072ec:	f8db 200c 	ldr.w	r2, [fp, #12]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	dc09      	bgt.n	8007308 <GW_set_buffer_length+0xbc>
 80072f4:	2c00      	cmp	r4, #0
 80072f6:	bf18      	it	ne
 80072f8:	f06f 0407 	mvnne.w	r4, #7
 80072fc:	4620      	mov	r0, r4
 80072fe:	b003      	add	sp, #12
 8007300:	ecbd 8b02 	vpop	{d8}
 8007304:	e8bd 8f90 	ldmia.w	sp!, {r4, r7, r8, r9, sl, fp, pc}
 8007308:	eeb0 0a48 	vmov.f32	s0, s16
 800730c:	4638      	mov	r0, r7
 800730e:	9301      	str	r3, [sp, #4]
 8007310:	f001 fbaa 	bl	8008a68 <RFBVM_push>
 8007314:	eeb0 0a48 	vmov.f32	s0, s16
 8007318:	4404      	add	r4, r0
 800731a:	4640      	mov	r0, r8
 800731c:	f001 fba4 	bl	8008a68 <RFBVM_push>
 8007320:	eeb0 0a48 	vmov.f32	s0, s16
 8007324:	4404      	add	r4, r0
 8007326:	4648      	mov	r0, r9
 8007328:	f001 fb9e 	bl	8008a68 <RFBVM_push>
 800732c:	eeb0 0a48 	vmov.f32	s0, s16
 8007330:	4404      	add	r4, r0
 8007332:	4650      	mov	r0, sl
 8007334:	f001 fb98 	bl	8008a68 <RFBVM_push>
 8007338:	9b01      	ldr	r3, [sp, #4]
 800733a:	4404      	add	r4, r0
 800733c:	3301      	adds	r3, #1
 800733e:	e7d5      	b.n	80072ec <GW_set_buffer_length+0xa0>
 8007340:	f06f 0401 	mvn.w	r4, #1
 8007344:	e7da      	b.n	80072fc <GW_set_buffer_length+0xb0>
 8007346:	bf00      	nop
 8007348:	447a0000 	.word	0x447a0000
 800734c:	00000000 	.word	0x00000000

08007350 <GW_set_frequency>:
 8007350:	b513      	push	{r0, r1, r4, lr}
 8007352:	460b      	mov	r3, r1
 8007354:	4604      	mov	r4, r0
 8007356:	4611      	mov	r1, r2
 8007358:	b190      	cbz	r0, 8007380 <GW_set_frequency+0x30>
 800735a:	b18b      	cbz	r3, 8007380 <GW_set_frequency+0x30>
 800735c:	b182      	cbz	r2, 8007380 <GW_set_frequency+0x30>
 800735e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007366:	d90f      	bls.n	8007388 <GW_set_frequency+0x38>
 8007368:	4618      	mov	r0, r3
 800736a:	9201      	str	r2, [sp, #4]
 800736c:	f000 fe02 	bl	8007f74 <HT_set_frequency>
 8007370:	b940      	cbnz	r0, 8007384 <GW_set_frequency+0x34>
 8007372:	9901      	ldr	r1, [sp, #4]
 8007374:	4620      	mov	r0, r4
 8007376:	b002      	add	sp, #8
 8007378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800737c:	f7ff bf66 	b.w	800724c <GW_set_buffer_length>
 8007380:	f06f 0001 	mvn.w	r0, #1
 8007384:	b002      	add	sp, #8
 8007386:	bd10      	pop	{r4, pc}
 8007388:	f06f 0005 	mvn.w	r0, #5
 800738c:	e7fa      	b.n	8007384 <GW_set_frequency+0x34>

0800738e <GW_update_hand_buffers>:
 800738e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007392:	460d      	mov	r5, r1
 8007394:	ed2d 8b04 	vpush	{d8-d9}
 8007398:	4616      	mov	r6, r2
 800739a:	4607      	mov	r7, r0
 800739c:	2800      	cmp	r0, #0
 800739e:	f000 8082 	beq.w	80074a6 <GW_update_hand_buffers+0x118>
 80073a2:	2900      	cmp	r1, #0
 80073a4:	d07f      	beq.n	80074a6 <GW_update_hand_buffers+0x118>
 80073a6:	f8d1 4178 	ldr.w	r4, [r1, #376]	; 0x178
 80073aa:	2c00      	cmp	r4, #0
 80073ac:	d04b      	beq.n	8007446 <GW_update_hand_buffers+0xb8>
 80073ae:	68c3      	ldr	r3, [r0, #12]
 80073b0:	429c      	cmp	r4, r3
 80073b2:	dc7b      	bgt.n	80074ac <GW_update_hand_buffers+0x11e>
 80073b4:	f8d1 1388 	ldr.w	r1, [r1, #904]	; 0x388
 80073b8:	f505 70be 	add.w	r0, r5, #380	; 0x17c
 80073bc:	1b09      	subs	r1, r1, r4
 80073be:	f001 fbbb 	bl	8008b38 <RFBVM_get_element_value>
 80073c2:	f8d5 3178 	ldr.w	r3, [r5, #376]	; 0x178
 80073c6:	f8d5 159c 	ldr.w	r1, [r5, #1436]	; 0x59c
 80073ca:	f505 7064 	add.w	r0, r5, #912	; 0x390
 80073ce:	1ac9      	subs	r1, r1, r3
 80073d0:	eef0 9a40 	vmov.f32	s19, s0
 80073d4:	f001 fbb0 	bl	8008b38 <RFBVM_get_element_value>
 80073d8:	f8d5 3178 	ldr.w	r3, [r5, #376]	; 0x178
 80073dc:	f8d5 17b0 	ldr.w	r1, [r5, #1968]	; 0x7b0
 80073e0:	f205 50a4 	addw	r0, r5, #1444	; 0x5a4
 80073e4:	1ac9      	subs	r1, r1, r3
 80073e6:	eeb0 9a40 	vmov.f32	s18, s0
 80073ea:	f001 fba5 	bl	8008b38 <RFBVM_get_element_value>
 80073ee:	edd5 7a5b 	vldr	s15, [r5, #364]	; 0x16c
 80073f2:	f895 3168 	ldrb.w	r3, [r5, #360]	; 0x168
 80073f6:	eef0 8a40 	vmov.f32	s17, s0
 80073fa:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80073fe:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 8007402:	f507 7924 	add.w	r9, r7, #656	; 0x290
 8007406:	f207 48a4 	addw	r8, r7, #1188	; 0x4a4
 800740a:	eeb0 0a69 	vmov.f32	s0, s19
 800740e:	b39b      	cbz	r3, 8007478 <GW_update_hand_buffers+0xea>
 8007410:	f895 3169 	ldrb.w	r3, [r5, #361]	; 0x169
 8007414:	b383      	cbz	r3, 8007478 <GW_update_hand_buffers+0xea>
 8007416:	f001 fba6 	bl	8008b66 <RFBVM_fill>
 800741a:	eeb0 0a49 	vmov.f32	s0, s18
 800741e:	4604      	mov	r4, r0
 8007420:	4648      	mov	r0, r9
 8007422:	f001 fba0 	bl	8008b66 <RFBVM_fill>
 8007426:	eeb0 0a68 	vmov.f32	s0, s17
 800742a:	4404      	add	r4, r0
 800742c:	4640      	mov	r0, r8
 800742e:	f001 fb9a 	bl	8008b66 <RFBVM_fill>
 8007432:	2500      	movs	r5, #0
 8007434:	4404      	add	r4, r0
 8007436:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 800743a:	f507 69d7 	add.w	r9, r7, #1720	; 0x6b8
 800743e:	f8d7 18c4 	ldr.w	r1, [r7, #2244]	; 0x8c4
 8007442:	42a9      	cmp	r1, r5
 8007444:	dc04      	bgt.n	8007450 <GW_update_hand_buffers+0xc2>
 8007446:	ecbd 8b04 	vpop	{d8-d9}
 800744a:	4620      	mov	r0, r4
 800744c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007450:	fb08 f305 	mul.w	r3, r8, r5
 8007454:	ee07 3a90 	vmov	s15, r3
 8007458:	ed96 7a03 	vldr	s14, [r6, #12]
 800745c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007460:	3901      	subs	r1, #1
 8007462:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8007466:	1b49      	subs	r1, r1, r5
 8007468:	4648      	mov	r0, r9
 800746a:	3501      	adds	r5, #1
 800746c:	ee38 0a40 	vsub.f32	s0, s16, s0
 8007470:	f001 fb6e 	bl	8008b50 <RFBVM_set_element_value>
 8007474:	4404      	add	r4, r0
 8007476:	e7e2      	b.n	800743e <GW_update_hand_buffers+0xb0>
 8007478:	f001 faf6 	bl	8008a68 <RFBVM_push>
 800747c:	eeb0 0a49 	vmov.f32	s0, s18
 8007480:	4604      	mov	r4, r0
 8007482:	4648      	mov	r0, r9
 8007484:	f001 faf0 	bl	8008a68 <RFBVM_push>
 8007488:	eeb0 0a68 	vmov.f32	s0, s17
 800748c:	4404      	add	r4, r0
 800748e:	4640      	mov	r0, r8
 8007490:	f001 faea 	bl	8008a68 <RFBVM_push>
 8007494:	eeb0 0a48 	vmov.f32	s0, s16
 8007498:	4404      	add	r4, r0
 800749a:	f507 60d7 	add.w	r0, r7, #1720	; 0x6b8
 800749e:	f001 fae3 	bl	8008a68 <RFBVM_push>
 80074a2:	4404      	add	r4, r0
 80074a4:	e7cf      	b.n	8007446 <GW_update_hand_buffers+0xb8>
 80074a6:	f06f 0401 	mvn.w	r4, #1
 80074aa:	e7cc      	b.n	8007446 <GW_update_hand_buffers+0xb8>
 80074ac:	2400      	movs	r4, #0
 80074ae:	e7ca      	b.n	8007446 <GW_update_hand_buffers+0xb8>

080074b0 <GW_compute_speeds>:
 80074b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074b4:	4604      	mov	r4, r0
 80074b6:	ed2d 8b0c 	vpush	{d8-d13}
 80074ba:	2800      	cmp	r0, #0
 80074bc:	f000 80cb 	beq.w	8007656 <GW_compute_speeds+0x1a6>
 80074c0:	2900      	cmp	r1, #0
 80074c2:	f000 80c8 	beq.w	8007656 <GW_compute_speeds+0x1a6>
 80074c6:	f890 6048 	ldrb.w	r6, [r0, #72]	; 0x48
 80074ca:	68c5      	ldr	r5, [r0, #12]
 80074cc:	2e00      	cmp	r6, #0
 80074ce:	f040 80a3 	bne.w	8007618 <GW_compute_speeds+0x168>
 80074d2:	edd1 6a03 	vldr	s13, [r1, #12]
 80074d6:	eddf 8a61 	vldr	s17, [pc, #388]	; 800765c <GW_compute_speeds+0x1ac>
 80074da:	ee07 5a10 	vmov	s14, r5
 80074de:	eef2 7a08 	vmov.f32	s15, #40	; 0x41400000  12.0
 80074e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80074e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80074ea:	fb05 f305 	mul.w	r3, r5, r5
 80074ee:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80074f2:	3b01      	subs	r3, #1
 80074f4:	f100 077c 	add.w	r7, r0, #124	; 0x7c
 80074f8:	f500 7824 	add.w	r8, r0, #656	; 0x290
 80074fc:	f200 49a4 	addw	r9, r0, #1188	; 0x4a4
 8007500:	ee07 3a90 	vmov	s15, r3
 8007504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007508:	1c6b      	adds	r3, r5, #1
 800750a:	ee86 9a27 	vdiv.f32	s18, s12, s15
 800750e:	eef9 7a08 	vmov.f32	s15, #152	; 0xc0c00000 -6.0
 8007512:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007516:	ee07 3a90 	vmov	s15, r3
 800751a:	ee86 6a87 	vdiv.f32	s12, s13, s14
 800751e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007522:	eef0 9a68 	vmov.f32	s19, s17
 8007526:	eec6 aa27 	vdiv.f32	s21, s12, s15
 800752a:	eeb0 aa68 	vmov.f32	s20, s17
 800752e:	42ae      	cmp	r6, r5
 8007530:	da67      	bge.n	8007602 <GW_compute_speeds+0x152>
 8007532:	ee07 6a90 	vmov	s15, r6
 8007536:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800753a:	eeb0 8a6a 	vmov.f32	s16, s21
 800753e:	eea7 8a89 	vfma.f32	s16, s15, s18
 8007542:	4631      	mov	r1, r6
 8007544:	4638      	mov	r0, r7
 8007546:	f001 faf7 	bl	8008b38 <RFBVM_get_element_value>
 800754a:	4631      	mov	r1, r6
 800754c:	4640      	mov	r0, r8
 800754e:	eea8 aa00 	vfma.f32	s20, s16, s0
 8007552:	f001 faf1 	bl	8008b38 <RFBVM_get_element_value>
 8007556:	4631      	mov	r1, r6
 8007558:	4648      	mov	r0, r9
 800755a:	eee8 9a00 	vfma.f32	s19, s16, s0
 800755e:	f001 faeb 	bl	8008b38 <RFBVM_get_element_value>
 8007562:	3601      	adds	r6, #1
 8007564:	eee8 8a00 	vfma.f32	s17, s16, s0
 8007568:	e7e1      	b.n	800752e <GW_compute_speeds+0x7e>
 800756a:	4631      	mov	r1, r6
 800756c:	4638      	mov	r0, r7
 800756e:	f001 fae3 	bl	8008b38 <RFBVM_get_element_value>
 8007572:	4631      	mov	r1, r6
 8007574:	4640      	mov	r0, r8
 8007576:	eeb0 ba40 	vmov.f32	s22, s0
 800757a:	f001 fadd 	bl	8008b38 <RFBVM_get_element_value>
 800757e:	4631      	mov	r1, r6
 8007580:	f204 40a4 	addw	r0, r4, #1188	; 0x4a4
 8007584:	eef0 aa40 	vmov.f32	s21, s0
 8007588:	f001 fad6 	bl	8008b38 <RFBVM_get_element_value>
 800758c:	4631      	mov	r1, r6
 800758e:	f504 60d7 	add.w	r0, r4, #1720	; 0x6b8
 8007592:	eeb0 aa40 	vmov.f32	s20, s0
 8007596:	f001 facf 	bl	8008b38 <RFBVM_get_element_value>
 800759a:	eec0 7a2d 	vdiv.f32	s15, s0, s27
 800759e:	3601      	adds	r6, #1
 80075a0:	ee79 9a8b 	vadd.f32	s19, s19, s22
 80075a4:	eea7 daa7 	vfma.f32	s26, s15, s15
 80075a8:	eeeb ca27 	vfma.f32	s25, s22, s15
 80075ac:	eeaa caa7 	vfma.f32	s24, s21, s15
 80075b0:	eeea ba27 	vfma.f32	s23, s20, s15
 80075b4:	ee78 8aa7 	vadd.f32	s17, s17, s15
 80075b8:	ee39 9a2a 	vadd.f32	s18, s18, s21
 80075bc:	ee38 8a0a 	vadd.f32	s16, s16, s20
 80075c0:	42ae      	cmp	r6, r5
 80075c2:	dbd2      	blt.n	800756a <GW_compute_speeds+0xba>
 80075c4:	ee07 5a90 	vmov	s15, r5
 80075c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80075cc:	ee68 7ae8 	vnmul.f32	s15, s17, s17
 80075d0:	eee7 7a0d 	vfma.f32	s15, s14, s26
 80075d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80075d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075dc:	d034      	beq.n	8007648 <GW_compute_speeds+0x198>
 80075de:	ee69 9ae8 	vnmul.f32	s19, s19, s17
 80075e2:	ee29 9a68 	vnmul.f32	s18, s18, s17
 80075e6:	ee28 8a68 	vnmul.f32	s16, s16, s17
 80075ea:	eee7 9a2c 	vfma.f32	s19, s14, s25
 80075ee:	eea7 9a0c 	vfma.f32	s18, s14, s24
 80075f2:	eea7 8a2b 	vfma.f32	s16, s14, s23
 80075f6:	ee89 aaa7 	vdiv.f32	s20, s19, s15
 80075fa:	eec8 8a27 	vdiv.f32	s17, s16, s15
 80075fe:	eec9 9a27 	vdiv.f32	s19, s18, s15
 8007602:	2000      	movs	r0, #0
 8007604:	ed84 aa1c 	vstr	s20, [r4, #112]	; 0x70
 8007608:	edc4 9a1d 	vstr	s19, [r4, #116]	; 0x74
 800760c:	edc4 8a1e 	vstr	s17, [r4, #120]	; 0x78
 8007610:	ecbd 8b0c 	vpop	{d8-d13}
 8007614:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007618:	ed9f 8a10 	vldr	s16, [pc, #64]	; 800765c <GW_compute_speeds+0x1ac>
 800761c:	eddf da10 	vldr	s27, [pc, #64]	; 8007660 <GW_compute_speeds+0x1b0>
 8007620:	eeb0 9a48 	vmov.f32	s18, s16
 8007624:	eef0 9a48 	vmov.f32	s19, s16
 8007628:	eef0 ba48 	vmov.f32	s23, s16
 800762c:	eeb0 ca48 	vmov.f32	s24, s16
 8007630:	eef0 ca48 	vmov.f32	s25, s16
 8007634:	eeb0 da48 	vmov.f32	s26, s16
 8007638:	eef0 8a48 	vmov.f32	s17, s16
 800763c:	2600      	movs	r6, #0
 800763e:	f100 077c 	add.w	r7, r0, #124	; 0x7c
 8007642:	f500 7824 	add.w	r8, r0, #656	; 0x290
 8007646:	e7bb      	b.n	80075c0 <GW_compute_speeds+0x110>
 8007648:	eddf 8a04 	vldr	s17, [pc, #16]	; 800765c <GW_compute_speeds+0x1ac>
 800764c:	eef0 9a68 	vmov.f32	s19, s17
 8007650:	eeb0 aa68 	vmov.f32	s20, s17
 8007654:	e7d5      	b.n	8007602 <GW_compute_speeds+0x152>
 8007656:	f06f 0001 	mvn.w	r0, #1
 800765a:	e7d9      	b.n	8007610 <GW_compute_speeds+0x160>
 800765c:	00000000 	.word	0x00000000
 8007660:	447a0000 	.word	0x447a0000
 8007664:	00000000 	.word	0x00000000

08007668 <GW_interpret_speeds>:
 8007668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	ed2d 8b06 	vpush	{d8-d10}
 8007670:	4604      	mov	r4, r0
 8007672:	b087      	sub	sp, #28
 8007674:	2800      	cmp	r0, #0
 8007676:	f000 81cc 	beq.w	8007a12 <GW_interpret_speeds+0x3aa>
 800767a:	6803      	ldr	r3, [r0, #0]
 800767c:	f003 060c 	and.w	r6, r3, #12
 8007680:	f003 0570 	and.w	r5, r3, #112	; 0x70
 8007684:	079b      	lsls	r3, r3, #30
 8007686:	d051      	beq.n	800772c <GW_interpret_speeds+0xc4>
 8007688:	6f00      	ldr	r0, [r0, #112]	; 0x70
 800768a:	f7f8 ff09 	bl	80004a0 <__aeabi_f2d>
 800768e:	ec41 0b18 	vmov	d8, r0, r1
 8007692:	2e00      	cmp	r6, #0
 8007694:	d051      	beq.n	800773a <GW_interpret_speeds+0xd2>
 8007696:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8007698:	f7f8 ff02 	bl	80004a0 <__aeabi_f2d>
 800769c:	ec41 0b19 	vmov	d9, r0, r1
 80076a0:	2d00      	cmp	r5, #0
 80076a2:	d051      	beq.n	8007748 <GW_interpret_speeds+0xe0>
 80076a4:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80076a6:	f7f8 fefb 	bl	80004a0 <__aeabi_f2d>
 80076aa:	e9cd 0100 	strd	r0, r1, [sp]
 80076ae:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80076b0:	f7f8 fee4 	bl	800047c <__aeabi_i2d>
 80076b4:	2300      	movs	r3, #0
 80076b6:	4606      	mov	r6, r0
 80076b8:	460f      	mov	r7, r1
 80076ba:	f884 38cc 	strb.w	r3, [r4, #2252]	; 0x8cc
 80076be:	ec51 0b18 	vmov	r0, r1, d8
 80076c2:	ec53 2b18 	vmov	r2, r3, d8
 80076c6:	f7f8 ff43 	bl	8000550 <__aeabi_dmul>
 80076ca:	ec53 2b19 	vmov	r2, r3, d9
 80076ce:	4680      	mov	r8, r0
 80076d0:	4689      	mov	r9, r1
 80076d2:	ec51 0b19 	vmov	r0, r1, d9
 80076d6:	f7f8 ff3b 	bl	8000550 <__aeabi_dmul>
 80076da:	4602      	mov	r2, r0
 80076dc:	460b      	mov	r3, r1
 80076de:	4640      	mov	r0, r8
 80076e0:	4649      	mov	r1, r9
 80076e2:	f7f8 fd7f 	bl	80001e4 <__adddf3>
 80076e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076ea:	4680      	mov	r8, r0
 80076ec:	4689      	mov	r9, r1
 80076ee:	4610      	mov	r0, r2
 80076f0:	4619      	mov	r1, r3
 80076f2:	f7f8 ff2d 	bl	8000550 <__aeabi_dmul>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	4640      	mov	r0, r8
 80076fc:	4649      	mov	r1, r9
 80076fe:	f7f8 fd71 	bl	80001e4 <__adddf3>
 8007702:	4632      	mov	r2, r6
 8007704:	ec41 0b1a 	vmov	d10, r0, r1
 8007708:	463b      	mov	r3, r7
 800770a:	4630      	mov	r0, r6
 800770c:	4639      	mov	r1, r7
 800770e:	f7f8 ff1f 	bl	8000550 <__aeabi_dmul>
 8007712:	4602      	mov	r2, r0
 8007714:	460b      	mov	r3, r1
 8007716:	ec51 0b1a 	vmov	r0, r1, d10
 800771a:	f7f9 f98b 	bl	8000a34 <__aeabi_dcmplt>
 800771e:	b9c0      	cbnz	r0, 8007752 <GW_interpret_speeds+0xea>
 8007720:	2000      	movs	r0, #0
 8007722:	b007      	add	sp, #28
 8007724:	ecbd 8b06 	vpop	{d8-d10}
 8007728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800772c:	ed9f 7bbe 	vldr	d7, [pc, #760]	; 8007a28 <GW_interpret_speeds+0x3c0>
 8007730:	eeb0 8a47 	vmov.f32	s16, s14
 8007734:	eef0 8a67 	vmov.f32	s17, s15
 8007738:	e7ab      	b.n	8007692 <GW_interpret_speeds+0x2a>
 800773a:	ed9f 7bbb 	vldr	d7, [pc, #748]	; 8007a28 <GW_interpret_speeds+0x3c0>
 800773e:	eeb0 9a47 	vmov.f32	s18, s14
 8007742:	eef0 9a67 	vmov.f32	s19, s15
 8007746:	e7ab      	b.n	80076a0 <GW_interpret_speeds+0x38>
 8007748:	ed9f 7bb7 	vldr	d7, [pc, #732]	; 8007a28 <GW_interpret_speeds+0x3c0>
 800774c:	ed8d 7b00 	vstr	d7, [sp]
 8007750:	e7ad      	b.n	80076ae <GW_interpret_speeds+0x46>
 8007752:	ee18 3a90 	vmov	r3, s17
 8007756:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800775a:	ee19 3a90 	vmov	r3, s19
 800775e:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8007762:	ee19 0a10 	vmov	r0, s18
 8007766:	2200      	movs	r2, #0
 8007768:	2300      	movs	r3, #0
 800776a:	4659      	mov	r1, fp
 800776c:	ee18 6a10 	vmov	r6, s16
 8007770:	ee19 aa10 	vmov	sl, s18
 8007774:	f7f9 f97c 	bl	8000a70 <__aeabi_dcmpgt>
 8007778:	2800      	cmp	r0, #0
 800777a:	f000 80ff 	beq.w	800797c <GW_interpret_speeds+0x314>
 800777e:	ee19 2a10 	vmov	r2, s18
 8007782:	ee18 0a10 	vmov	r0, s16
 8007786:	465b      	mov	r3, fp
 8007788:	4639      	mov	r1, r7
 800778a:	f7f9 f80b 	bl	80007a4 <__aeabi_ddiv>
 800778e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007792:	e9dd 8300 	ldrd	r8, r3, [sp]
 8007796:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800779a:	2200      	movs	r2, #0
 800779c:	2300      	movs	r3, #0
 800779e:	4640      	mov	r0, r8
 80077a0:	4649      	mov	r1, r9
 80077a2:	f7f9 f965 	bl	8000a70 <__aeabi_dcmpgt>
 80077a6:	2800      	cmp	r0, #0
 80077a8:	f000 80ed 	beq.w	8007986 <GW_interpret_speeds+0x31e>
 80077ac:	4642      	mov	r2, r8
 80077ae:	464b      	mov	r3, r9
 80077b0:	4630      	mov	r0, r6
 80077b2:	4639      	mov	r1, r7
 80077b4:	f7f8 fff6 	bl	80007a4 <__aeabi_ddiv>
 80077b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077bc:	69e0      	ldr	r0, [r4, #28]
 80077be:	f7f8 fe5d 	bl	800047c <__aeabi_i2d>
 80077c2:	4602      	mov	r2, r0
 80077c4:	460b      	mov	r3, r1
 80077c6:	4630      	mov	r0, r6
 80077c8:	4639      	mov	r1, r7
 80077ca:	f7f9 f951 	bl	8000a70 <__aeabi_dcmpgt>
 80077ce:	b1f8      	cbz	r0, 8007810 <GW_interpret_speeds+0x1a8>
 80077d0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80077d2:	f7f8 fe65 	bl	80004a0 <__aeabi_f2d>
 80077d6:	4602      	mov	r2, r0
 80077d8:	460b      	mov	r3, r1
 80077da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077de:	f7f9 f947 	bl	8000a70 <__aeabi_dcmpgt>
 80077e2:	b1a8      	cbz	r0, 8007810 <GW_interpret_speeds+0x1a8>
 80077e4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80077e6:	f7f8 fe5b 	bl	80004a0 <__aeabi_f2d>
 80077ea:	4602      	mov	r2, r0
 80077ec:	460b      	mov	r3, r1
 80077ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077f2:	f7f9 f93d 	bl	8000a70 <__aeabi_dcmpgt>
 80077f6:	b158      	cbz	r0, 8007810 <GW_interpret_speeds+0x1a8>
 80077f8:	ec51 0b18 	vmov	r0, r1, d8
 80077fc:	2200      	movs	r2, #0
 80077fe:	2300      	movs	r3, #0
 8007800:	f7f9 f936 	bl	8000a70 <__aeabi_dcmpgt>
 8007804:	2800      	cmp	r0, #0
 8007806:	f000 80c3 	beq.w	8007990 <GW_interpret_speeds+0x328>
 800780a:	2302      	movs	r3, #2
 800780c:	f884 38cc 	strb.w	r3, [r4, #2252]	; 0x8cc
 8007810:	2200      	movs	r2, #0
 8007812:	2300      	movs	r3, #0
 8007814:	4630      	mov	r0, r6
 8007816:	4639      	mov	r1, r7
 8007818:	f7f9 f92a 	bl	8000a70 <__aeabi_dcmpgt>
 800781c:	2800      	cmp	r0, #0
 800781e:	f000 80c2 	beq.w	80079a6 <GW_interpret_speeds+0x33e>
 8007822:	4632      	mov	r2, r6
 8007824:	463b      	mov	r3, r7
 8007826:	4650      	mov	r0, sl
 8007828:	4659      	mov	r1, fp
 800782a:	f7f8 ffbb 	bl	80007a4 <__aeabi_ddiv>
 800782e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007832:	2200      	movs	r2, #0
 8007834:	2300      	movs	r3, #0
 8007836:	4640      	mov	r0, r8
 8007838:	4649      	mov	r1, r9
 800783a:	f7f9 f919 	bl	8000a70 <__aeabi_dcmpgt>
 800783e:	2800      	cmp	r0, #0
 8007840:	f000 80b6 	beq.w	80079b0 <GW_interpret_speeds+0x348>
 8007844:	4642      	mov	r2, r8
 8007846:	464b      	mov	r3, r9
 8007848:	4650      	mov	r0, sl
 800784a:	4659      	mov	r1, fp
 800784c:	f7f8 ffaa 	bl	80007a4 <__aeabi_ddiv>
 8007850:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007854:	6a20      	ldr	r0, [r4, #32]
 8007856:	f7f8 fe11 	bl	800047c <__aeabi_i2d>
 800785a:	4602      	mov	r2, r0
 800785c:	460b      	mov	r3, r1
 800785e:	4650      	mov	r0, sl
 8007860:	4659      	mov	r1, fp
 8007862:	f7f9 f905 	bl	8000a70 <__aeabi_dcmpgt>
 8007866:	b1f8      	cbz	r0, 80078a8 <GW_interpret_speeds+0x240>
 8007868:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800786a:	f7f8 fe19 	bl	80004a0 <__aeabi_f2d>
 800786e:	4602      	mov	r2, r0
 8007870:	460b      	mov	r3, r1
 8007872:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007876:	f7f9 f8fb 	bl	8000a70 <__aeabi_dcmpgt>
 800787a:	b1a8      	cbz	r0, 80078a8 <GW_interpret_speeds+0x240>
 800787c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800787e:	f7f8 fe0f 	bl	80004a0 <__aeabi_f2d>
 8007882:	4602      	mov	r2, r0
 8007884:	460b      	mov	r3, r1
 8007886:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800788a:	f7f9 f8f1 	bl	8000a70 <__aeabi_dcmpgt>
 800788e:	b158      	cbz	r0, 80078a8 <GW_interpret_speeds+0x240>
 8007890:	ec51 0b19 	vmov	r0, r1, d9
 8007894:	2200      	movs	r2, #0
 8007896:	2300      	movs	r3, #0
 8007898:	f7f9 f8ea 	bl	8000a70 <__aeabi_dcmpgt>
 800789c:	2800      	cmp	r0, #0
 800789e:	f000 808c 	beq.w	80079ba <GW_interpret_speeds+0x352>
 80078a2:	2304      	movs	r3, #4
 80078a4:	f884 38cc 	strb.w	r3, [r4, #2252]	; 0x8cc
 80078a8:	2200      	movs	r2, #0
 80078aa:	2300      	movs	r3, #0
 80078ac:	4630      	mov	r0, r6
 80078ae:	4639      	mov	r1, r7
 80078b0:	f7f9 f8de 	bl	8000a70 <__aeabi_dcmpgt>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	f000 808b 	beq.w	80079d0 <GW_interpret_speeds+0x368>
 80078ba:	4632      	mov	r2, r6
 80078bc:	463b      	mov	r3, r7
 80078be:	4640      	mov	r0, r8
 80078c0:	4649      	mov	r1, r9
 80078c2:	f7f8 ff6f 	bl	80007a4 <__aeabi_ddiv>
 80078c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078ca:	2200      	movs	r2, #0
 80078cc:	2300      	movs	r3, #0
 80078ce:	4650      	mov	r0, sl
 80078d0:	4659      	mov	r1, fp
 80078d2:	f7f9 f8cd 	bl	8000a70 <__aeabi_dcmpgt>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	d07f      	beq.n	80079da <GW_interpret_speeds+0x372>
 80078da:	4652      	mov	r2, sl
 80078dc:	465b      	mov	r3, fp
 80078de:	4640      	mov	r0, r8
 80078e0:	4649      	mov	r1, r9
 80078e2:	f7f8 ff5f 	bl	80007a4 <__aeabi_ddiv>
 80078e6:	4606      	mov	r6, r0
 80078e8:	460f      	mov	r7, r1
 80078ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80078ec:	f7f8 fdc6 	bl	800047c <__aeabi_i2d>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	4640      	mov	r0, r8
 80078f6:	4649      	mov	r1, r9
 80078f8:	f7f9 f8ba 	bl	8000a70 <__aeabi_dcmpgt>
 80078fc:	b328      	cbz	r0, 800794a <GW_interpret_speeds+0x2e2>
 80078fe:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8007900:	f7f8 fdce 	bl	80004a0 <__aeabi_f2d>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800790c:	f7f9 f8b0 	bl	8000a70 <__aeabi_dcmpgt>
 8007910:	b1d8      	cbz	r0, 800794a <GW_interpret_speeds+0x2e2>
 8007912:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8007914:	f7f8 fdc4 	bl	80004a0 <__aeabi_f2d>
 8007918:	4602      	mov	r2, r0
 800791a:	460b      	mov	r3, r1
 800791c:	4630      	mov	r0, r6
 800791e:	4639      	mov	r1, r7
 8007920:	f7f9 f8a6 	bl	8000a70 <__aeabi_dcmpgt>
 8007924:	b188      	cbz	r0, 800794a <GW_interpret_speeds+0x2e2>
 8007926:	e9dd 0100 	ldrd	r0, r1, [sp]
 800792a:	2200      	movs	r2, #0
 800792c:	2300      	movs	r3, #0
 800792e:	f8d4 5f48 	ldr.w	r5, [r4, #3912]	; 0xf48
 8007932:	f7f9 f89d 	bl	8000a70 <__aeabi_dcmpgt>
 8007936:	2800      	cmp	r0, #0
 8007938:	d053      	beq.n	80079e2 <GW_interpret_speeds+0x37a>
 800793a:	2301      	movs	r3, #1
 800793c:	f8c4 3f58 	str.w	r3, [r4, #3928]	; 0xf58
 8007940:	f8c4 5f50 	str.w	r5, [r4, #3920]	; 0xf50
 8007944:	2306      	movs	r3, #6
 8007946:	f884 38cc 	strb.w	r3, [r4, #2252]	; 0x8cc
 800794a:	f894 2f3c 	ldrb.w	r2, [r4, #3900]	; 0xf3c
 800794e:	f894 306c 	ldrb.w	r3, [r4, #108]	; 0x6c
 8007952:	2a00      	cmp	r2, #0
 8007954:	d160      	bne.n	8007a18 <GW_interpret_speeds+0x3b0>
 8007956:	2bc8      	cmp	r3, #200	; 0xc8
 8007958:	f47f aee2 	bne.w	8007720 <GW_interpret_speeds+0xb8>
 800795c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800795e:	f7f8 fd9f 	bl	80004a0 <__aeabi_f2d>
 8007962:	4602      	mov	r2, r0
 8007964:	460b      	mov	r3, r1
 8007966:	ec51 0b1a 	vmov	r0, r1, d10
 800796a:	f7f9 f863 	bl	8000a34 <__aeabi_dcmplt>
 800796e:	2800      	cmp	r0, #0
 8007970:	f43f aed6 	beq.w	8007720 <GW_interpret_speeds+0xb8>
 8007974:	2301      	movs	r3, #1
 8007976:	f884 3f3c 	strb.w	r3, [r4, #3900]	; 0xf3c
 800797a:	e6d1      	b.n	8007720 <GW_interpret_speeds+0xb8>
 800797c:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 8007a30 <GW_interpret_speeds+0x3c8>
 8007980:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007984:	e705      	b.n	8007792 <GW_interpret_speeds+0x12a>
 8007986:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 8007a30 <GW_interpret_speeds+0x3c8>
 800798a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800798e:	e715      	b.n	80077bc <GW_interpret_speeds+0x154>
 8007990:	ec51 0b18 	vmov	r0, r1, d8
 8007994:	2200      	movs	r2, #0
 8007996:	2300      	movs	r3, #0
 8007998:	f7f9 f84c 	bl	8000a34 <__aeabi_dcmplt>
 800799c:	2800      	cmp	r0, #0
 800799e:	f43f af37 	beq.w	8007810 <GW_interpret_speeds+0x1a8>
 80079a2:	2301      	movs	r3, #1
 80079a4:	e732      	b.n	800780c <GW_interpret_speeds+0x1a4>
 80079a6:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8007a30 <GW_interpret_speeds+0x3c8>
 80079aa:	ed8d 7b02 	vstr	d7, [sp, #8]
 80079ae:	e740      	b.n	8007832 <GW_interpret_speeds+0x1ca>
 80079b0:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8007a30 <GW_interpret_speeds+0x3c8>
 80079b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80079b8:	e74c      	b.n	8007854 <GW_interpret_speeds+0x1ec>
 80079ba:	ec51 0b19 	vmov	r0, r1, d9
 80079be:	2200      	movs	r2, #0
 80079c0:	2300      	movs	r3, #0
 80079c2:	f7f9 f837 	bl	8000a34 <__aeabi_dcmplt>
 80079c6:	2800      	cmp	r0, #0
 80079c8:	f43f af6e 	beq.w	80078a8 <GW_interpret_speeds+0x240>
 80079cc:	2303      	movs	r3, #3
 80079ce:	e769      	b.n	80078a4 <GW_interpret_speeds+0x23c>
 80079d0:	ed9f 7b17 	vldr	d7, [pc, #92]	; 8007a30 <GW_interpret_speeds+0x3c8>
 80079d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80079d8:	e777      	b.n	80078ca <GW_interpret_speeds+0x262>
 80079da:	4f17      	ldr	r7, [pc, #92]	; (8007a38 <GW_interpret_speeds+0x3d0>)
 80079dc:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
 80079e0:	e783      	b.n	80078ea <GW_interpret_speeds+0x282>
 80079e2:	f8d4 3f58 	ldr.w	r3, [r4, #3928]	; 0xf58
 80079e6:	f8c4 5f4c 	str.w	r5, [r4, #3916]	; 0xf4c
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d10f      	bne.n	8007a0e <GW_interpret_speeds+0x3a6>
 80079ee:	f8d4 2f50 	ldr.w	r2, [r4, #3920]	; 0xf50
 80079f2:	f8c4 0f58 	str.w	r0, [r4, #3928]	; 0xf58
 80079f6:	1aad      	subs	r5, r5, r2
 80079f8:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80079fa:	f8c4 5f54 	str.w	r5, [r4, #3924]	; 0xf54
 80079fe:	4295      	cmp	r5, r2
 8007a00:	dc03      	bgt.n	8007a0a <GW_interpret_speeds+0x3a2>
 8007a02:	f8c4 3f5c 	str.w	r3, [r4, #3932]	; 0xf5c
 8007a06:	2307      	movs	r3, #7
 8007a08:	e79d      	b.n	8007946 <GW_interpret_speeds+0x2de>
 8007a0a:	f8c4 0f5c 	str.w	r0, [r4, #3932]	; 0xf5c
 8007a0e:	2305      	movs	r3, #5
 8007a10:	e799      	b.n	8007946 <GW_interpret_speeds+0x2de>
 8007a12:	f06f 0001 	mvn.w	r0, #1
 8007a16:	e684      	b.n	8007722 <GW_interpret_speeds+0xba>
 8007a18:	2bc8      	cmp	r3, #200	; 0xc8
 8007a1a:	f43f ae81 	beq.w	8007720 <GW_interpret_speeds+0xb8>
 8007a1e:	2000      	movs	r0, #0
 8007a20:	f884 0f3c 	strb.w	r0, [r4, #3900]	; 0xf3c
 8007a24:	e67d      	b.n	8007722 <GW_interpret_speeds+0xba>
 8007a26:	bf00      	nop
	...
 8007a30:	e0000000 	.word	0xe0000000
 8007a34:	47efffff 	.word	0x47efffff
 8007a38:	47efffff 	.word	0x47efffff
 8007a3c:	00000000 	.word	0x00000000

08007a40 <GW_update_prediction>:
 8007a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a42:	4615      	mov	r5, r2
 8007a44:	4604      	mov	r4, r0
 8007a46:	2800      	cmp	r0, #0
 8007a48:	f000 80b7 	beq.w	8007bba <GW_update_prediction+0x17a>
 8007a4c:	f200 40a4 	addw	r0, r0, #1188	; 0x4a4
 8007a50:	f001 f848 	bl	8008ae4 <RFBVM_mean>
 8007a54:	f504 660d 	add.w	r6, r4, #2256	; 0x8d0
 8007a58:	ed86 0a00 	vstr	s0, [r6]
 8007a5c:	f894 38cc 	ldrb.w	r3, [r4, #2252]	; 0x8cc
 8007a60:	f894 cf1c 	ldrb.w	ip, [r4, #3868]	; 0xf1c
 8007a64:	6920      	ldr	r0, [r4, #16]
 8007a66:	ebac 0103 	sub.w	r1, ip, r3
 8007a6a:	424a      	negs	r2, r1
 8007a6c:	414a      	adcs	r2, r1
 8007a6e:	f604 772c 	addw	r7, r4, #3884	; 0xf2c
 8007a72:	f894 1f28 	ldrb.w	r1, [r4, #3880]	; 0xf28
 8007a76:	edd7 7a00 	vldr	s15, [r7]
 8007a7a:	f884 28d8 	strb.w	r2, [r4, #2264]	; 0x8d8
 8007a7e:	2900      	cmp	r1, #0
 8007a80:	bf08      	it	eq
 8007a82:	2200      	moveq	r2, #0
 8007a84:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007a88:	edd4 7a06 	vldr	s15, [r4, #24]
 8007a8c:	f884 28d5 	strb.w	r2, [r4, #2261]	; 0x8d5
 8007a90:	f8d4 2f24 	ldr.w	r2, [r4, #3876]	; 0xf24
 8007a94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a98:	1aaa      	subs	r2, r5, r2
 8007a9a:	4282      	cmp	r2, r0
 8007a9c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007aa0:	bfd4      	ite	le
 8007aa2:	2200      	movle	r2, #0
 8007aa4:	2201      	movgt	r2, #1
 8007aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aaa:	f884 28d6 	strb.w	r2, [r4, #2262]	; 0x8d6
 8007aae:	bfcc      	ite	gt
 8007ab0:	2201      	movgt	r2, #1
 8007ab2:	2200      	movle	r2, #0
 8007ab4:	f884 28d4 	strb.w	r2, [r4, #2260]	; 0x8d4
 8007ab8:	1e58      	subs	r0, r3, #1
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d06e      	beq.n	8007b9c <GW_update_prediction+0x15c>
 8007abe:	4218      	tst	r0, r3
 8007ac0:	bf0c      	ite	eq
 8007ac2:	2201      	moveq	r2, #1
 8007ac4:	2200      	movne	r2, #0
 8007ac6:	459c      	cmp	ip, r3
 8007ac8:	f884 28d9 	strb.w	r2, [r4, #2265]	; 0x8d9
 8007acc:	d003      	beq.n	8007ad6 <GW_update_prediction+0x96>
 8007ace:	b111      	cbz	r1, 8007ad6 <GW_update_prediction+0x96>
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f884 2f28 	strb.w	r2, [r4, #3880]	; 0xf28
 8007ad6:	fab3 f383 	clz	r3, r3
 8007ada:	095b      	lsrs	r3, r3, #5
 8007adc:	f884 38d7 	strb.w	r3, [r4, #2263]	; 0x8d7
 8007ae0:	f7f8 fccc 	bl	800047c <__aeabi_i2d>
 8007ae4:	ed9f 0b36 	vldr	d0, [pc, #216]	; 8007bc0 <GW_update_prediction+0x180>
 8007ae8:	ec41 0b11 	vmov	d1, r0, r1
 8007aec:	f001 fb20 	bl	8009130 <pow>
 8007af0:	ec51 0b10 	vmov	r0, r1, d0
 8007af4:	f7f9 f804 	bl	8000b00 <__aeabi_d2uiz>
 8007af8:	6863      	ldr	r3, [r4, #4]
 8007afa:	4218      	tst	r0, r3
 8007afc:	f894 38d7 	ldrb.w	r3, [r4, #2263]	; 0x8d7
 8007b00:	bf18      	it	ne
 8007b02:	f043 0301 	orrne.w	r3, r3, #1
 8007b06:	f884 38d7 	strb.w	r3, [r4, #2263]	; 0x8d7
 8007b0a:	bb53      	cbnz	r3, 8007b62 <GW_update_prediction+0x122>
 8007b0c:	f894 38d5 	ldrb.w	r3, [r4, #2261]	; 0x8d5
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d145      	bne.n	8007ba0 <GW_update_prediction+0x160>
 8007b14:	f8d4 38d4 	ldr.w	r3, [r4, #2260]	; 0x8d4
 8007b18:	f013 1fff 	tst.w	r3, #16711935	; 0xff00ff
 8007b1c:	d102      	bne.n	8007b24 <GW_update_prediction+0xe4>
 8007b1e:	f894 38d8 	ldrb.w	r3, [r4, #2264]	; 0x8d8
 8007b22:	b1f3      	cbz	r3, 8007b62 <GW_update_prediction+0x122>
 8007b24:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 8007b28:	ed96 7a00 	vldr	s14, [r6]
 8007b2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b38:	d513      	bpl.n	8007b62 <GW_update_prediction+0x122>
 8007b3a:	f894 38cc 	ldrb.w	r3, [r4, #2252]	; 0x8cc
 8007b3e:	f884 3f1c 	strb.w	r3, [r4, #3868]	; 0xf1c
 8007b42:	f8d4 3f5c 	ldr.w	r3, [r4, #3932]	; 0xf5c
 8007b46:	b113      	cbz	r3, 8007b4e <GW_update_prediction+0x10e>
 8007b48:	2307      	movs	r3, #7
 8007b4a:	f884 3f1c 	strb.w	r3, [r4, #3868]	; 0xf1c
 8007b4e:	f240 1301 	movw	r3, #257	; 0x101
 8007b52:	f8c4 5f20 	str.w	r5, [r4, #3872]	; 0xf20
 8007b56:	f8c4 5f24 	str.w	r5, [r4, #3876]	; 0xf24
 8007b5a:	f8a4 3f28 	strh.w	r3, [r4, #3880]	; 0xf28
 8007b5e:	ed87 7a00 	vstr	s14, [r7]
 8007b62:	f8d4 2f20 	ldr.w	r2, [r4, #3872]	; 0xf20
 8007b66:	6963      	ldr	r3, [r4, #20]
 8007b68:	1aad      	subs	r5, r5, r2
 8007b6a:	429d      	cmp	r5, r3
 8007b6c:	bfcc      	ite	gt
 8007b6e:	2301      	movgt	r3, #1
 8007b70:	2300      	movle	r3, #0
 8007b72:	f884 38da 	strb.w	r3, [r4, #2266]	; 0x8da
 8007b76:	dd16      	ble.n	8007ba6 <GW_update_prediction+0x166>
 8007b78:	f894 3f29 	ldrb.w	r3, [r4, #3881]	; 0xf29
 8007b7c:	b19b      	cbz	r3, 8007ba6 <GW_update_prediction+0x166>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	f884 3f2a 	strb.w	r3, [r4, #3882]	; 0xf2a
 8007b84:	f894 3f1c 	ldrb.w	r3, [r4, #3868]	; 0xf1c
 8007b88:	2000      	movs	r0, #0
 8007b8a:	2b05      	cmp	r3, #5
 8007b8c:	f884 0f29 	strb.w	r0, [r4, #3881]	; 0xf29
 8007b90:	d003      	beq.n	8007b9a <GW_update_prediction+0x15a>
 8007b92:	f8c4 0f5c 	str.w	r0, [r4, #3932]	; 0xf5c
 8007b96:	f8c4 0f58 	str.w	r0, [r4, #3928]	; 0xf58
 8007b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	e792      	b.n	8007ac6 <GW_update_prediction+0x86>
 8007ba0:	f8c4 5f24 	str.w	r5, [r4, #3876]	; 0xf24
 8007ba4:	e7dd      	b.n	8007b62 <GW_update_prediction+0x122>
 8007ba6:	f894 2f2a 	ldrb.w	r2, [r4, #3882]	; 0xf2a
 8007baa:	2300      	movs	r3, #0
 8007bac:	b10a      	cbz	r2, 8007bb2 <GW_update_prediction+0x172>
 8007bae:	f8c4 3f5c 	str.w	r3, [r4, #3932]	; 0xf5c
 8007bb2:	f884 3f2a 	strb.w	r3, [r4, #3882]	; 0xf2a
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	e7ef      	b.n	8007b9a <GW_update_prediction+0x15a>
 8007bba:	f06f 0001 	mvn.w	r0, #1
 8007bbe:	e7ec      	b.n	8007b9a <GW_update_prediction+0x15a>
 8007bc0:	00000000 	.word	0x00000000
 8007bc4:	40000000 	.word	0x40000000

08007bc8 <GW_filter_prediction>:
 8007bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bcc:	f600 7444 	addw	r4, r0, #3908	; 0xf44
 8007bd0:	2500      	movs	r5, #0
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8007bd8:	6025      	str	r5, [r4, #0]
 8007bda:	f102 0720 	add.w	r7, r2, #32
 8007bde:	461e      	mov	r6, r3
 8007be0:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8007be4:	f501 7e94 	add.w	lr, r1, #296	; 0x128
 8007be8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8007bec:	45b4      	cmp	ip, r6
 8007bee:	dc46      	bgt.n	8007c7e <GW_filter_prediction+0xb6>
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d069      	beq.n	8007cc8 <GW_filter_prediction+0x100>
 8007bf4:	ee07 3a90 	vmov	s15, r3
 8007bf8:	edd4 6a00 	vldr	s13, [r4]
 8007bfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c04:	f890 3f2a 	ldrb.w	r3, [r0, #3882]	; 0xf2a
 8007c08:	edd0 7a13 	vldr	s15, [r0, #76]	; 0x4c
 8007c0c:	ed84 7a00 	vstr	s14, [r4]
 8007c10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c1c:	bfc2      	ittt	gt
 8007c1e:	ed90 7a14 	vldrgt	s14, [r0, #80]	; 0x50
 8007c22:	eeb8 7ac7 	vcvtgt.f32.s32	s14, s14
 8007c26:	ed84 7a00 	vstrgt	s14, [r4]
 8007c2a:	ed90 7a15 	vldr	s14, [r0, #84]	; 0x54
 8007c2e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8007c32:	ed94 7a00 	vldr	s14, [r4]
 8007c36:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007c3a:	b15b      	cbz	r3, 8007c54 <GW_filter_prediction+0x8c>
 8007c3c:	f600 732c 	addw	r3, r0, #3884	; 0xf2c
 8007c40:	edd3 6a00 	vldr	s13, [r3]
 8007c44:	eef4 6ac7 	vcmpe.f32	s13, s14
 8007c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c4c:	bfc4      	itt	gt
 8007c4e:	2300      	movgt	r3, #0
 8007c50:	f880 3f2a 	strbgt.w	r3, [r0, #3882]	; 0xf2a
 8007c54:	edd1 6a09 	vldr	s13, [r1, #36]	; 0x24
 8007c58:	eef4 6ac7 	vcmpe.f32	s13, s14
 8007c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c60:	dd0a      	ble.n	8007c78 <GW_filter_prediction+0xb0>
 8007c62:	eef4 7ae6 	vcmpe.f32	s15, s13
 8007c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c6a:	d505      	bpl.n	8007c78 <GW_filter_prediction+0xb0>
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	f881 3168 	strb.w	r3, [r1, #360]	; 0x168
 8007c72:	61cd      	str	r5, [r1, #28]
 8007c74:	620d      	str	r5, [r1, #32]
 8007c76:	624d      	str	r5, [r1, #36]	; 0x24
 8007c78:	2000      	movs	r0, #0
 8007c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c7e:	f812 8b01 	ldrb.w	r8, [r2], #1
 8007c82:	f1b8 0f00 	cmp.w	r8, #0
 8007c86:	d016      	beq.n	8007cb6 <GW_filter_prediction+0xee>
 8007c88:	ed90 7a14 	vldr	s14, [r0, #80]	; 0x50
 8007c8c:	edd7 7a00 	vldr	s15, [r7]
 8007c90:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007c94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c9c:	d50b      	bpl.n	8007cb6 <GW_filter_prediction+0xee>
 8007c9e:	f81e 8006 	ldrb.w	r8, [lr, r6]
 8007ca2:	ed94 7a00 	vldr	s14, [r4]
 8007ca6:	f1b8 0f00 	cmp.w	r8, #0
 8007caa:	d007      	beq.n	8007cbc <GW_filter_prediction+0xf4>
 8007cac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	edc4 7a00 	vstr	s15, [r4]
 8007cb6:	3601      	adds	r6, #1
 8007cb8:	3704      	adds	r7, #4
 8007cba:	e797      	b.n	8007bec <GW_filter_prediction+0x24>
 8007cbc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007cc0:	330a      	adds	r3, #10
 8007cc2:	ed84 7a00 	vstr	s14, [r4]
 8007cc6:	e7f6      	b.n	8007cb6 <GW_filter_prediction+0xee>
 8007cc8:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8007cd0 <GW_filter_prediction+0x108>
 8007ccc:	e79a      	b.n	8007c04 <GW_filter_prediction+0x3c>
 8007cce:	bf00      	nop
 8007cd0:	00000000 	.word	0x00000000

08007cd4 <setLevelController>:
 8007cd4:	edd1 7a09 	vldr	s15, [r1, #36]	; 0x24
 8007cd8:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007cda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007cde:	b538      	push	{r3, r4, r5, lr}
 8007ce0:	ee17 3a90 	vmov	r3, s15
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	f600 05dc 	addw	r5, r0, #2268	; 0x8dc
 8007cec:	da0e      	bge.n	8007d0c <setLevelController+0x38>
 8007cee:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8007d38 <setLevelController+0x64>
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	f000 feb8 	bl	8008a68 <RFBVM_push>
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	f000 fef3 	bl	8008ae4 <RFBVM_mean>
 8007cfe:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8007d02:	ee10 3a10 	vmov	r3, s0
 8007d06:	f8c4 3f30 	str.w	r3, [r4, #3888]	; 0xf30
 8007d0a:	bd38      	pop	{r3, r4, r5, pc}
 8007d0c:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	dd02      	ble.n	8007d18 <setLevelController+0x44>
 8007d12:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8007d3c <setLevelController+0x68>
 8007d16:	e7ec      	b.n	8007cf2 <setLevelController+0x1e>
 8007d18:	1a9b      	subs	r3, r3, r2
 8007d1a:	ee00 3a10 	vmov	s0, r3
 8007d1e:	f500 632f 	add.w	r3, r0, #2800	; 0xaf0
 8007d22:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8007d26:	edd3 7a00 	vldr	s15, [r3]
 8007d2a:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007d2e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007d32:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8007d36:	e7dc      	b.n	8007cf2 <setLevelController+0x1e>
 8007d38:	42c80000 	.word	0x42c80000
 8007d3c:	00000000 	.word	0x00000000

08007d40 <setPolarLevelController>:
 8007d40:	b538      	push	{r3, r4, r5, lr}
 8007d42:	ed91 0a08 	vldr	s0, [r1, #32]
 8007d46:	edd1 7a07 	vldr	s15, [r1, #28]
 8007d4a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007d4e:	ed2d 8b02 	vpush	{d8}
 8007d52:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8007d56:	460c      	mov	r4, r1
 8007d58:	4605      	mov	r5, r0
 8007d5a:	f000 fe3d 	bl	80089d8 <taylor_sqrt>
 8007d5e:	edd4 7a07 	vldr	s15, [r4, #28]
 8007d62:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d6a:	eef0 8a40 	vmov.f32	s17, s0
 8007d6e:	d032      	beq.n	8007dd6 <setPolarLevelController+0x96>
 8007d70:	ed94 0a08 	vldr	s0, [r4, #32]
 8007d74:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8007d78:	f000 fdb6 	bl	80088e8 <taylor_atan>
 8007d7c:	ee10 0a10 	vmov	r0, s0
 8007d80:	f7f8 fb8e 	bl	80004a0 <__aeabi_f2d>
 8007d84:	a321      	add	r3, pc, #132	; (adr r3, 8007e0c <setPolarLevelController+0xcc>)
 8007d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8a:	f7f8 fbe1 	bl	8000550 <__aeabi_dmul>
 8007d8e:	f7f8 fed7 	bl	8000b40 <__aeabi_d2f>
 8007d92:	ee08 0a10 	vmov	s16, r0
 8007d96:	edd4 7a07 	vldr	s15, [r4, #28]
 8007d9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007da2:	d51b      	bpl.n	8007ddc <setPolarLevelController+0x9c>
 8007da4:	eddf 7a16 	vldr	s15, [pc, #88]	; 8007e00 <setPolarLevelController+0xc0>
 8007da8:	ee38 8a27 	vadd.f32	s16, s16, s15
 8007dac:	f605 24f4 	addw	r4, r5, #2804	; 0xaf4
 8007db0:	eeb0 0a68 	vmov.f32	s0, s17
 8007db4:	4620      	mov	r0, r4
 8007db6:	f000 fe57 	bl	8008a68 <RFBVM_push>
 8007dba:	4620      	mov	r0, r4
 8007dbc:	f000 fe92 	bl	8008ae4 <RFBVM_mean>
 8007dc0:	f605 7334 	addw	r3, r5, #3892	; 0xf34
 8007dc4:	f605 7538 	addw	r5, r5, #3896	; 0xf38
 8007dc8:	ed83 0a00 	vstr	s0, [r3]
 8007dcc:	ed85 8a00 	vstr	s16, [r5]
 8007dd0:	ecbd 8b02 	vpop	{d8}
 8007dd4:	bd38      	pop	{r3, r4, r5, pc}
 8007dd6:	ed9f 8a0b 	vldr	s16, [pc, #44]	; 8007e04 <setPolarLevelController+0xc4>
 8007dda:	e7dc      	b.n	8007d96 <setPolarLevelController+0x56>
 8007ddc:	ed94 7a08 	vldr	s14, [r4, #32]
 8007de0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8007de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007de8:	d5e0      	bpl.n	8007dac <setPolarLevelController+0x6c>
 8007dea:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007df2:	dddb      	ble.n	8007dac <setPolarLevelController+0x6c>
 8007df4:	eddf 7a04 	vldr	s15, [pc, #16]	; 8007e08 <setPolarLevelController+0xc8>
 8007df8:	e7d6      	b.n	8007da8 <setPolarLevelController+0x68>
 8007dfa:	bf00      	nop
 8007dfc:	f3af 8000 	nop.w
 8007e00:	43340000 	.word	0x43340000
 8007e04:	42b40000 	.word	0x42b40000
 8007e08:	43b40000 	.word	0x43b40000
 8007e0c:	7a711848 	.word	0x7a711848
 8007e10:	404ca5dc 	.word	0x404ca5dc

08007e14 <GW_level_control>:
 8007e14:	b513      	push	{r0, r1, r4, lr}
 8007e16:	4604      	mov	r4, r0
 8007e18:	b348      	cbz	r0, 8007e6e <GW_level_control+0x5a>
 8007e1a:	f891 0168 	ldrb.w	r0, [r1, #360]	; 0x168
 8007e1e:	b918      	cbnz	r0, 8007e28 <GW_level_control+0x14>
 8007e20:	f884 0f3c 	strb.w	r0, [r4, #3900]	; 0xf3c
 8007e24:	b002      	add	sp, #8
 8007e26:	bd10      	pop	{r4, pc}
 8007e28:	f894 3f3c 	ldrb.w	r3, [r4, #3900]	; 0xf3c
 8007e2c:	b91b      	cbnz	r3, 8007e36 <GW_level_control+0x22>
 8007e2e:	f8c4 3f40 	str.w	r3, [r4, #3904]	; 0xf40
 8007e32:	2000      	movs	r0, #0
 8007e34:	e7f6      	b.n	8007e24 <GW_level_control+0x10>
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d116      	bne.n	8007e68 <GW_level_control+0x54>
 8007e3a:	f8d4 3f40 	ldr.w	r3, [r4, #3904]	; 0xf40
 8007e3e:	b90b      	cbnz	r3, 8007e44 <GW_level_control+0x30>
 8007e40:	f8c4 2f40 	str.w	r2, [r4, #3904]	; 0xf40
 8007e44:	f8d4 3f40 	ldr.w	r3, [r4, #3904]	; 0xf40
 8007e48:	1ad2      	subs	r2, r2, r3
 8007e4a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	ddf0      	ble.n	8007e32 <GW_level_control+0x1e>
 8007e50:	2302      	movs	r3, #2
 8007e52:	f884 3f3c 	strb.w	r3, [r4, #3900]	; 0xf3c
 8007e56:	4620      	mov	r0, r4
 8007e58:	9101      	str	r1, [sp, #4]
 8007e5a:	f7ff ff3b 	bl	8007cd4 <setLevelController>
 8007e5e:	9901      	ldr	r1, [sp, #4]
 8007e60:	4620      	mov	r0, r4
 8007e62:	f7ff ff6d 	bl	8007d40 <setPolarLevelController>
 8007e66:	e7e4      	b.n	8007e32 <GW_level_control+0x1e>
 8007e68:	2b02      	cmp	r3, #2
 8007e6a:	d1e2      	bne.n	8007e32 <GW_level_control+0x1e>
 8007e6c:	e7f3      	b.n	8007e56 <GW_level_control+0x42>
 8007e6e:	f06f 0001 	mvn.w	r0, #1
 8007e72:	e7d7      	b.n	8007e24 <GW_level_control+0x10>

08007e74 <GW_run>:
 8007e74:	b570      	push	{r4, r5, r6, lr}
 8007e76:	460e      	mov	r6, r1
 8007e78:	4615      	mov	r5, r2
 8007e7a:	4604      	mov	r4, r0
 8007e7c:	b390      	cbz	r0, 8007ee4 <GW_run+0x70>
 8007e7e:	b389      	cbz	r1, 8007ee4 <GW_run+0x70>
 8007e80:	b382      	cbz	r2, 8007ee4 <GW_run+0x70>
 8007e82:	69d3      	ldr	r3, [r2, #28]
 8007e84:	f8c0 3f48 	str.w	r3, [r0, #3912]	; 0xf48
 8007e88:	4611      	mov	r1, r2
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	f000 fd1c 	bl	80088c8 <HT_run>
 8007e90:	bb50      	cbnz	r0, 8007ee8 <GW_run+0x74>
 8007e92:	f896 3168 	ldrb.w	r3, [r6, #360]	; 0x168
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	bf14      	ite	ne
 8007e9a:	23c8      	movne	r3, #200	; 0xc8
 8007e9c:	2364      	moveq	r3, #100	; 0x64
 8007e9e:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
 8007ea2:	462a      	mov	r2, r5
 8007ea4:	4631      	mov	r1, r6
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f7ff fa71 	bl	800738e <GW_update_hand_buffers>
 8007eac:	b9e0      	cbnz	r0, 8007ee8 <GW_run+0x74>
 8007eae:	4629      	mov	r1, r5
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f7ff fafd 	bl	80074b0 <GW_compute_speeds>
 8007eb6:	b9b8      	cbnz	r0, 8007ee8 <GW_run+0x74>
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f7ff fbd5 	bl	8007668 <GW_interpret_speeds>
 8007ebe:	b998      	cbnz	r0, 8007ee8 <GW_run+0x74>
 8007ec0:	69ea      	ldr	r2, [r5, #28]
 8007ec2:	4631      	mov	r1, r6
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	f7ff fdbb 	bl	8007a40 <GW_update_prediction>
 8007eca:	b968      	cbnz	r0, 8007ee8 <GW_run+0x74>
 8007ecc:	462a      	mov	r2, r5
 8007ece:	4631      	mov	r1, r6
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	f7ff fe79 	bl	8007bc8 <GW_filter_prediction>
 8007ed6:	b938      	cbnz	r0, 8007ee8 <GW_run+0x74>
 8007ed8:	69ea      	ldr	r2, [r5, #28]
 8007eda:	4620      	mov	r0, r4
 8007edc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007ee0:	f7ff bf98 	b.w	8007e14 <GW_level_control>
 8007ee4:	f06f 0001 	mvn.w	r0, #1
 8007ee8:	bd70      	pop	{r4, r5, r6, pc}

08007eea <HT_init>:
 8007eea:	b410      	push	{r4}
 8007eec:	b1f0      	cbz	r0, 8007f2c <HT_init+0x42>
 8007eee:	b1e9      	cbz	r1, 8007f2c <HT_init+0x42>
 8007ef0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007ef4:	22fa      	movs	r2, #250	; 0xfa
 8007ef6:	e9c0 3200 	strd	r3, r2, [r0]
 8007efa:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
 8007efe:	2301      	movs	r3, #1
 8007f00:	e9c0 4302 	strd	r4, r3, [r0, #8]
 8007f04:	7603      	strb	r3, [r0, #24]
 8007f06:	2300      	movs	r3, #0
 8007f08:	2464      	movs	r4, #100	; 0x64
 8007f0a:	61c3      	str	r3, [r0, #28]
 8007f0c:	6203      	str	r3, [r0, #32]
 8007f0e:	6243      	str	r3, [r0, #36]	; 0x24
 8007f10:	2300      	movs	r3, #0
 8007f12:	e9c0 4204 	strd	r4, r2, [r0, #16]
 8007f16:	f8a0 3168 	strh.w	r3, [r0, #360]	; 0x168
 8007f1a:	f8c0 316c 	str.w	r3, [r0, #364]	; 0x16c
 8007f1e:	f8c0 3178 	str.w	r3, [r0, #376]	; 0x178
 8007f22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f26:	4608      	mov	r0, r1
 8007f28:	f000 be32 	b.w	8008b90 <SEN_init>
 8007f2c:	f06f 0001 	mvn.w	r0, #1
 8007f30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f34:	4770      	bx	lr

08007f36 <HT_set_path_length>:
 8007f36:	b510      	push	{r4, lr}
 8007f38:	4604      	mov	r4, r0
 8007f3a:	b1a8      	cbz	r0, 8007f68 <HT_set_path_length+0x32>
 8007f3c:	2900      	cmp	r1, #0
 8007f3e:	db16      	blt.n	8007f6e <HT_set_path_length+0x38>
 8007f40:	2300      	movs	r3, #0
 8007f42:	6001      	str	r1, [r0, #0]
 8007f44:	6083      	str	r3, [r0, #8]
 8007f46:	300c      	adds	r0, #12
 8007f48:	f000 fd77 	bl	8008a3a <RFBVM_init>
 8007f4c:	b970      	cbnz	r0, 8007f6c <HT_set_path_length+0x36>
 8007f4e:	6821      	ldr	r1, [r4, #0]
 8007f50:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8007f54:	f000 fd71 	bl	8008a3a <RFBVM_init>
 8007f58:	b940      	cbnz	r0, 8007f6c <HT_set_path_length+0x36>
 8007f5a:	6821      	ldr	r1, [r4, #0]
 8007f5c:	f204 4034 	addw	r0, r4, #1076	; 0x434
 8007f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f64:	f000 bd69 	b.w	8008a3a <RFBVM_init>
 8007f68:	f06f 0001 	mvn.w	r0, #1
 8007f6c:	bd10      	pop	{r4, pc}
 8007f6e:	f06f 0003 	mvn.w	r0, #3
 8007f72:	e7fb      	b.n	8007f6c <HT_set_path_length+0x36>

08007f74 <HT_set_frequency>:
 8007f74:	b538      	push	{r3, r4, r5, lr}
 8007f76:	460d      	mov	r5, r1
 8007f78:	ed2d 8b02 	vpush	{d8}
 8007f7c:	4604      	mov	r4, r0
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	d044      	beq.n	800800c <HT_set_frequency+0x98>
 8007f82:	2900      	cmp	r1, #0
 8007f84:	d042      	beq.n	800800c <HT_set_frequency+0x98>
 8007f86:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f8e:	d942      	bls.n	8008016 <HT_set_frequency+0xa2>
 8007f90:	4608      	mov	r0, r1
 8007f92:	f000 fe11 	bl	8008bb8 <SEN_set_frequency>
 8007f96:	bbd8      	cbnz	r0, 8008010 <HT_set_frequency+0x9c>
 8007f98:	edd4 7a00 	vldr	s15, [r4]
 8007f9c:	edd5 8a03 	vldr	s17, [r5, #12]
 8007fa0:	ed9f 8a20 	vldr	s16, [pc, #128]	; 8008024 <HT_set_frequency+0xb0>
 8007fa4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007fa8:	ee27 7a28 	vmul.f32	s14, s14, s17
 8007fac:	eec7 7a08 	vdiv.f32	s15, s14, s16
 8007fb0:	ee17 0a90 	vmov	r0, s15
 8007fb4:	f7f8 fa74 	bl	80004a0 <__aeabi_f2d>
 8007fb8:	ec41 0b10 	vmov	d0, r0, r1
 8007fbc:	f001 fa70 	bl	80094a0 <ceil>
 8007fc0:	ec51 0b10 	vmov	r0, r1, d0
 8007fc4:	f7f8 fd74 	bl	8000ab0 <__aeabi_d2iz>
 8007fc8:	edd4 7a01 	vldr	s15, [r4, #4]
 8007fcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fd0:	4605      	mov	r5, r0
 8007fd2:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8007fd6:	eec7 7a88 	vdiv.f32	s15, s15, s16
 8007fda:	ee17 0a90 	vmov	r0, s15
 8007fde:	f7f8 fa5f 	bl	80004a0 <__aeabi_f2d>
 8007fe2:	ec41 0b10 	vmov	d0, r0, r1
 8007fe6:	f001 fa5b 	bl	80094a0 <ceil>
 8007fea:	ec51 0b10 	vmov	r0, r1, d0
 8007fee:	f7f8 fd5f 	bl	8000ab0 <__aeabi_d2iz>
 8007ff2:	4285      	cmp	r5, r0
 8007ff4:	db12      	blt.n	800801c <HT_set_frequency+0xa8>
 8007ff6:	ecbd 8b02 	vpop	{d8}
 8007ffa:	f8c4 0174 	str.w	r0, [r4, #372]	; 0x174
 8007ffe:	4629      	mov	r1, r5
 8008000:	f504 70b8 	add.w	r0, r4, #368	; 0x170
 8008004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008008:	f7ff bf95 	b.w	8007f36 <HT_set_path_length>
 800800c:	f06f 0001 	mvn.w	r0, #1
 8008010:	ecbd 8b02 	vpop	{d8}
 8008014:	bd38      	pop	{r3, r4, r5, pc}
 8008016:	f06f 0005 	mvn.w	r0, #5
 800801a:	e7f9      	b.n	8008010 <HT_set_frequency+0x9c>
 800801c:	f06f 0006 	mvn.w	r0, #6
 8008020:	e7f6      	b.n	8008010 <HT_set_frequency+0x9c>
 8008022:	bf00      	nop
 8008024:	447a0000 	.word	0x447a0000

08008028 <HT_struct_init>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	460d      	mov	r5, r1
 800802c:	4604      	mov	r4, r0
 800802e:	b178      	cbz	r0, 8008050 <HT_struct_init+0x28>
 8008030:	1e4b      	subs	r3, r1, #1
 8008032:	2b3f      	cmp	r3, #63	; 0x3f
 8008034:	d80f      	bhi.n	8008056 <HT_struct_init+0x2e>
 8008036:	008a      	lsls	r2, r1, #2
 8008038:	300c      	adds	r0, #12
 800803a:	2100      	movs	r1, #0
 800803c:	f000 fff0 	bl	8009020 <memset>
 8008040:	462a      	mov	r2, r5
 8008042:	2100      	movs	r1, #0
 8008044:	f504 7086 	add.w	r0, r4, #268	; 0x10c
 8008048:	f000 ffea 	bl	8009020 <memset>
 800804c:	2000      	movs	r0, #0
 800804e:	bd38      	pop	{r3, r4, r5, pc}
 8008050:	f06f 0001 	mvn.w	r0, #1
 8008054:	e7fb      	b.n	800804e <HT_struct_init+0x26>
 8008056:	f06f 0003 	mvn.w	r0, #3
 800805a:	e7f8      	b.n	800804e <HT_struct_init+0x26>

0800805c <HT_set_square_resolution>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	460c      	mov	r4, r1
 8008060:	4605      	mov	r5, r0
 8008062:	4611      	mov	r1, r2
 8008064:	b168      	cbz	r0, 8008082 <HT_set_square_resolution+0x26>
 8008066:	b164      	cbz	r4, 8008082 <HT_set_square_resolution+0x26>
 8008068:	2a00      	cmp	r2, #0
 800806a:	dd0d      	ble.n	8008088 <HT_set_square_resolution+0x2c>
 800806c:	4620      	mov	r0, r4
 800806e:	f000 fdc7 	bl	8008c00 <SEN_set_square_resolution>
 8008072:	b940      	cbnz	r0, 8008086 <HT_set_square_resolution+0x2a>
 8008074:	68a1      	ldr	r1, [r4, #8]
 8008076:	f105 001c 	add.w	r0, r5, #28
 800807a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800807e:	f7ff bfd3 	b.w	8008028 <HT_struct_init>
 8008082:	f06f 0001 	mvn.w	r0, #1
 8008086:	bd38      	pop	{r3, r4, r5, pc}
 8008088:	f06f 0003 	mvn.w	r0, #3
 800808c:	e7fb      	b.n	8008086 <HT_set_square_resolution+0x2a>
	...

08008090 <HT_find_hand>:
 8008090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008094:	ed2d 8b08 	vpush	{d8-d11}
 8008098:	468a      	mov	sl, r1
 800809a:	f2ad 4dec 	subw	sp, sp, #1260	; 0x4ec
 800809e:	4604      	mov	r4, r0
 80080a0:	2800      	cmp	r0, #0
 80080a2:	f000 8334 	beq.w	800870e <HT_find_hand+0x67e>
 80080a6:	2900      	cmp	r1, #0
 80080a8:	f000 8331 	beq.w	800870e <HT_find_hand+0x67e>
 80080ac:	688b      	ldr	r3, [r1, #8]
 80080ae:	9301      	str	r3, [sp, #4]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	f340 832f 	ble.w	8008714 <HT_find_hand+0x684>
 80080b6:	f501 7308 	add.w	r3, r1, #544	; 0x220
 80080ba:	9306      	str	r3, [sp, #24]
 80080bc:	69cb      	ldr	r3, [r1, #28]
 80080be:	f8c0 316c 	str.w	r3, [r0, #364]	; 0x16c
 80080c2:	9b01      	ldr	r3, [sp, #4]
 80080c4:	ed9f 8a35 	vldr	s16, [pc, #212]	; 800819c <HT_find_hand+0x10c>
 80080c8:	edd0 9a07 	vldr	s19, [r0, #28]
 80080cc:	ed90 aa08 	vldr	s20, [r0, #32]
 80080d0:	ed90 9a09 	vldr	s18, [r0, #36]	; 0x24
 80080d4:	ed80 8a07 	vstr	s16, [r0, #28]
 80080d8:	009e      	lsls	r6, r3, #2
 80080da:	f100 0528 	add.w	r5, r0, #40	; 0x28
 80080de:	2700      	movs	r7, #0
 80080e0:	f101 0920 	add.w	r9, r1, #32
 80080e4:	4632      	mov	r2, r6
 80080e6:	ed80 8a08 	vstr	s16, [r0, #32]
 80080ea:	ed80 8a09 	vstr	s16, [r0, #36]	; 0x24
 80080ee:	f8a0 7168 	strh.w	r7, [r0, #360]	; 0x168
 80080f2:	4629      	mov	r1, r5
 80080f4:	a8e8      	add	r0, sp, #928	; 0x3a0
 80080f6:	f000 ffc5 	bl	8009084 <memcpy>
 80080fa:	f504 7394 	add.w	r3, r4, #296	; 0x128
 80080fe:	4619      	mov	r1, r3
 8008100:	9a01      	ldr	r2, [sp, #4]
 8008102:	9304      	str	r3, [sp, #16]
 8008104:	f50d 6094 	add.w	r0, sp, #1184	; 0x4a0
 8008108:	f000 ffbc 	bl	8009084 <memcpy>
 800810c:	9a04      	ldr	r2, [sp, #16]
 800810e:	9209      	str	r2, [sp, #36]	; 0x24
 8008110:	f20a 231f 	addw	r3, sl, #543	; 0x21f
 8008114:	4611      	mov	r1, r2
 8008116:	f8cd 900c 	str.w	r9, [sp, #12]
 800811a:	444e      	add	r6, r9
 800811c:	4618      	mov	r0, r3
 800811e:	464a      	mov	r2, r9
 8008120:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008124:	f810 cf01 	ldrb.w	ip, [r0, #1]!
 8008128:	ecf2 7a01 	vldmia	r2!, {s15}
 800812c:	f1bc 0f00 	cmp.w	ip, #0
 8008130:	bf0c      	ite	eq
 8008132:	eeb0 7a48 	vmoveq.f32	s14, s16
 8008136:	eeb0 7a66 	vmovne.f32	s14, s13
 800813a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800813e:	42b2      	cmp	r2, r6
 8008140:	ece5 7a01 	vstmia	r5!, {s15}
 8008144:	f801 7b01 	strb.w	r7, [r1], #1
 8008148:	d1ec      	bne.n	8008124 <HT_find_hand+0x94>
 800814a:	4649      	mov	r1, r9
 800814c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8008150:	2200      	movs	r2, #0
 8008152:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 8008156:	b168      	cbz	r0, 8008174 <HT_find_hand+0xe4>
 8008158:	1c70      	adds	r0, r6, #1
 800815a:	d01b      	beq.n	8008194 <HT_find_hand+0x104>
 800815c:	eb09 0086 	add.w	r0, r9, r6, lsl #2
 8008160:	ed91 7a00 	vldr	s14, [r1]
 8008164:	edd0 7a00 	vldr	s15, [r0]
 8008168:	eeb4 7a67 	vcmp.f32	s14, s15
 800816c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008170:	bf48      	it	mi
 8008172:	4616      	movmi	r6, r2
 8008174:	9801      	ldr	r0, [sp, #4]
 8008176:	3201      	adds	r2, #1
 8008178:	4290      	cmp	r0, r2
 800817a:	f101 0104 	add.w	r1, r1, #4
 800817e:	d1e8      	bne.n	8008152 <HT_find_hand+0xc2>
 8008180:	1c73      	adds	r3, r6, #1
 8008182:	d10d      	bne.n	80081a0 <HT_find_hand+0x110>
 8008184:	2500      	movs	r5, #0
 8008186:	4628      	mov	r0, r5
 8008188:	f20d 4dec 	addw	sp, sp, #1260	; 0x4ec
 800818c:	ecbd 8b08 	vpop	{d8-d11}
 8008190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008194:	4616      	mov	r6, r2
 8008196:	e7ed      	b.n	8008174 <HT_find_hand+0xe4>
 8008198:	43c80000 	.word	0x43c80000
 800819c:	00000000 	.word	0x00000000
 80081a0:	4652      	mov	r2, sl
 80081a2:	eeb0 1a49 	vmov.f32	s2, s18
 80081a6:	eef0 0a4a 	vmov.f32	s1, s20
 80081aa:	eeb0 0a69 	vmov.f32	s0, s19
 80081ae:	a919      	add	r1, sp, #100	; 0x64
 80081b0:	a818      	add	r0, sp, #96	; 0x60
 80081b2:	f000 feb5 	bl	8008f20 <SEN_mm_to_col_row>
 80081b6:	1cc7      	adds	r7, r0, #3
 80081b8:	4605      	mov	r5, r0
 80081ba:	d02b      	beq.n	8008214 <HT_find_hand+0x184>
 80081bc:	2800      	cmp	r0, #0
 80081be:	d1e2      	bne.n	8008186 <HT_find_hand+0xf6>
 80081c0:	ed9d 7a19 	vldr	s14, [sp, #100]	; 0x64
 80081c4:	eddd 7a18 	vldr	s15, [sp, #96]	; 0x60
 80081c8:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80081cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80081d0:	ee17 2a10 	vmov	r2, s14
 80081d4:	ee17 1a90 	vmov	r1, s15
 80081d8:	4653      	mov	r3, sl
 80081da:	a816      	add	r0, sp, #88	; 0x58
 80081dc:	f000 fd8c 	bl	8008cf8 <SEN_col_row_to_idx>
 80081e0:	4605      	mov	r5, r0
 80081e2:	2800      	cmp	r0, #0
 80081e4:	d1cf      	bne.n	8008186 <HT_find_hand+0xf6>
 80081e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80081e8:	9a06      	ldr	r2, [sp, #24]
 80081ea:	5cd2      	ldrb	r2, [r2, r3]
 80081ec:	b192      	cbz	r2, 8008214 <HT_find_hand+0x184>
 80081ee:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 80081f2:	eb09 0286 	add.w	r2, r9, r6, lsl #2
 80081f6:	edd2 7a00 	vldr	s15, [r2]
 80081fa:	ed93 7a00 	vldr	s14, [r3]
 80081fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008202:	edd4 7a04 	vldr	s15, [r4, #16]
 8008206:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800820a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800820e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008212:	d400      	bmi.n	8008216 <HT_find_hand+0x186>
 8008214:	9616      	str	r6, [sp, #88]	; 0x58
 8008216:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008218:	9325      	str	r3, [sp, #148]	; 0x94
 800821a:	18e1      	adds	r1, r4, r3
 800821c:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8008220:	2201      	movs	r2, #1
 8008222:	ed93 8a00 	vldr	s16, [r3]
 8008226:	f881 2128 	strb.w	r2, [r1, #296]	; 0x128
 800822a:	2300      	movs	r3, #0
 800822c:	9202      	str	r2, [sp, #8]
 800822e:	9305      	str	r3, [sp, #20]
 8008230:	9a05      	ldr	r2, [sp, #20]
 8008232:	ab25      	add	r3, sp, #148	; 0x94
 8008234:	ae17      	add	r6, sp, #92	; 0x5c
 8008236:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800823a:	4631      	mov	r1, r6
 800823c:	4653      	mov	r3, sl
 800823e:	462a      	mov	r2, r5
 8008240:	a815      	add	r0, sp, #84	; 0x54
 8008242:	f000 fd19 	bl	8008c78 <SEN_idx_to_col_row>
 8008246:	9000      	str	r0, [sp, #0]
 8008248:	2800      	cmp	r0, #0
 800824a:	f040 8266 	bne.w	800871a <HT_find_hand+0x68a>
 800824e:	eb09 0385 	add.w	r3, r9, r5, lsl #2
 8008252:	9312      	str	r3, [sp, #72]	; 0x48
 8008254:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008258:	4680      	mov	r8, r0
 800825a:	9307      	str	r3, [sp, #28]
 800825c:	9613      	str	r6, [sp, #76]	; 0x4c
 800825e:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8008262:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008264:	9807      	ldr	r0, [sp, #28]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	9915      	ldr	r1, [sp, #84]	; 0x54
 800826a:	4653      	mov	r3, sl
 800826c:	4401      	add	r1, r0
 800826e:	445a      	add	r2, fp
 8008270:	a816      	add	r0, sp, #88	; 0x58
 8008272:	f000 fd41 	bl	8008cf8 <SEN_col_row_to_idx>
 8008276:	1cc6      	adds	r6, r0, #3
 8008278:	4605      	mov	r5, r0
 800827a:	d018      	beq.n	80082ae <HT_find_hand+0x21e>
 800827c:	2800      	cmp	r0, #0
 800827e:	d182      	bne.n	8008186 <HT_find_hand+0xf6>
 8008280:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8008282:	19a3      	adds	r3, r4, r6
 8008284:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
 8008288:	9308      	str	r3, [sp, #32]
 800828a:	b983      	cbnz	r3, 80082ae <HT_find_hand+0x21e>
 800828c:	9b06      	ldr	r3, [sp, #24]
 800828e:	5d9b      	ldrb	r3, [r3, r6]
 8008290:	930a      	str	r3, [sp, #40]	; 0x28
 8008292:	b163      	cbz	r3, 80082ae <HT_find_hand+0x21e>
 8008294:	af1c      	add	r7, sp, #112	; 0x70
 8008296:	4545      	cmp	r5, r8
 8008298:	f040 817a 	bne.w	8008590 <HT_find_hand+0x500>
 800829c:	9b08      	ldr	r3, [sp, #32]
 800829e:	b103      	cbz	r3, 80082a2 <HT_find_hand+0x212>
 80082a0:	9616      	str	r6, [sp, #88]	; 0x58
 80082a2:	aa1c      	add	r2, sp, #112	; 0x70
 80082a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80082a6:	f842 3028 	str.w	r3, [r2, r8, lsl #2]
 80082aa:	f108 0801 	add.w	r8, r8, #1
 80082ae:	f10b 0b01 	add.w	fp, fp, #1
 80082b2:	f1bb 0f02 	cmp.w	fp, #2
 80082b6:	d1d4      	bne.n	8008262 <HT_find_hand+0x1d2>
 80082b8:	9b07      	ldr	r3, [sp, #28]
 80082ba:	3301      	adds	r3, #1
 80082bc:	2b02      	cmp	r3, #2
 80082be:	9307      	str	r3, [sp, #28]
 80082c0:	d1cd      	bne.n	800825e <HT_find_hand+0x1ce>
 80082c2:	2500      	movs	r5, #0
 80082c4:	9516      	str	r5, [sp, #88]	; 0x58
 80082c6:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 80082ca:	462b      	mov	r3, r5
 80082cc:	2701      	movs	r7, #1
 80082ce:	4545      	cmp	r5, r8
 80082d0:	f040 8194 	bne.w	80085fc <HT_find_hand+0x56c>
 80082d4:	b103      	cbz	r3, 80082d8 <HT_find_hand+0x248>
 80082d6:	9516      	str	r5, [sp, #88]	; 0x58
 80082d8:	9b05      	ldr	r3, [sp, #20]
 80082da:	3301      	adds	r3, #1
 80082dc:	9305      	str	r3, [sp, #20]
 80082de:	9a05      	ldr	r2, [sp, #20]
 80082e0:	9b02      	ldr	r3, [sp, #8]
 80082e2:	4293      	cmp	r3, r2
 80082e4:	dca4      	bgt.n	8008230 <HT_find_hand+0x1a0>
 80082e6:	edd4 7a02 	vldr	s15, [r4, #8]
 80082ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082ee:	eef4 7ac8 	vcmpe.f32	s15, s16
 80082f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082f6:	f53f af45 	bmi.w	8008184 <HT_find_hand+0xf4>
 80082fa:	68e3      	ldr	r3, [r4, #12]
 80082fc:	9a02      	ldr	r2, [sp, #8]
 80082fe:	4293      	cmp	r3, r2
 8008300:	f6bf af40 	bge.w	8008184 <HT_find_hand+0xf4>
 8008304:	6963      	ldr	r3, [r4, #20]
 8008306:	eddd 7a01 	vldr	s15, [sp, #4]
 800830a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800830e:	ee07 3a90 	vmov	s15, r3
 8008312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008316:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800831a:	eef4 7ac8 	vcmpe.f32	s15, s16
 800831e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008322:	bfdf      	itttt	le
 8008324:	435b      	mulle	r3, r3
 8008326:	ee07 3a90 	vmovle	s15, r3
 800832a:	ee68 6a08 	vmulle.f32	s13, s16, s16
 800832e:	eef8 7ae7 	vcvtle.f32.s32	s15, s15
 8008332:	bfcf      	iteee	gt
 8008334:	ee36 7a07 	vaddgt.f32	s14, s12, s14
 8008338:	eec6 5aa7 	vdivle.f32	s11, s13, s15
 800833c:	eec6 7a25 	vdivle.f32	s15, s12, s11
 8008340:	ee37 7a87 	vaddle.f32	s14, s15, s14
 8008344:	eddd 7a02 	vldr	s15, [sp, #8]
 8008348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800834c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008354:	dd07      	ble.n	8008366 <HT_find_hand+0x2d6>
 8008356:	ed5f 7a70 	vldr	s15, [pc, #-448]	; 8008198 <HT_find_hand+0x108>
 800835a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800835e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008362:	f53f af0f 	bmi.w	8008184 <HT_find_hand+0xf4>
 8008366:	2301      	movs	r3, #1
 8008368:	f884 3168 	strb.w	r3, [r4, #360]	; 0x168
 800836c:	f50d 7825 	add.w	r8, sp, #660	; 0x294
 8008370:	9b04      	ldr	r3, [sp, #16]
 8008372:	9302      	str	r3, [sp, #8]
 8008374:	464f      	mov	r7, r9
 8008376:	46c3      	mov	fp, r8
 8008378:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800837c:	9a02      	ldr	r2, [sp, #8]
 800837e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008382:	9202      	str	r2, [sp, #8]
 8008384:	b1f3      	cbz	r3, 80083c4 <HT_find_hand+0x334>
 8008386:	9a00      	ldr	r2, [sp, #0]
 8008388:	ed97 0a00 	vldr	s0, [r7]
 800838c:	ad65      	add	r5, sp, #404	; 0x194
 800838e:	eb05 0082 	add.w	r0, r5, r2, lsl #2
 8008392:	4653      	mov	r3, sl
 8008394:	4659      	mov	r1, fp
 8008396:	f000 fda4 	bl	8008ee2 <SEN_idx_to_mm>
 800839a:	4605      	mov	r5, r0
 800839c:	2800      	cmp	r0, #0
 800839e:	f47f aef2 	bne.w	8008186 <HT_find_hand+0xf6>
 80083a2:	1c70      	adds	r0, r6, #1
 80083a4:	f000 8167 	beq.w	8008676 <HT_find_hand+0x5e6>
 80083a8:	aba5      	add	r3, sp, #660	; 0x294
 80083aa:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80083ae:	ed93 7a00 	vldr	s14, [r3]
 80083b2:	eddb 7a00 	vldr	s15, [fp]
 80083b6:	9b00      	ldr	r3, [sp, #0]
 80083b8:	eeb4 7a67 	vcmp.f32	s14, s15
 80083bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083c0:	bf48      	it	mi
 80083c2:	461e      	movmi	r6, r3
 80083c4:	9b00      	ldr	r3, [sp, #0]
 80083c6:	3301      	adds	r3, #1
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083ce:	4293      	cmp	r3, r2
 80083d0:	f10b 0b04 	add.w	fp, fp, #4
 80083d4:	f107 0704 	add.w	r7, r7, #4
 80083d8:	dcd0      	bgt.n	800837c <HT_find_hand+0x2ec>
 80083da:	1c71      	adds	r1, r6, #1
 80083dc:	f43f aed2 	beq.w	8008184 <HT_find_hand+0xf4>
 80083e0:	4652      	mov	r2, sl
 80083e2:	eeb0 0a48 	vmov.f32	s0, s16
 80083e6:	a91a      	add	r1, sp, #104	; 0x68
 80083e8:	a81b      	add	r0, sp, #108	; 0x6c
 80083ea:	f000 fcc8 	bl	8008d7e <SEN_zone_size>
 80083ee:	2800      	cmp	r0, #0
 80083f0:	f040 8195 	bne.w	800871e <HT_find_hand+0x68e>
 80083f4:	6963      	ldr	r3, [r4, #20]
 80083f6:	435b      	muls	r3, r3
 80083f8:	ee07 3a90 	vmov	s15, r3
 80083fc:	ee28 8a08 	vmul.f32	s16, s16, s16
 8008400:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008404:	ad65      	add	r5, sp, #404	; 0x194
 8008406:	eec8 7a27 	vdiv.f32	s15, s16, s15
 800840a:	ed1f 8a9c 	vldr	s16, [pc, #-624]	; 800819c <HT_find_hand+0x10c>
 800840e:	ee17 0a90 	vmov	r0, s15
 8008412:	f7f8 f845 	bl	80004a0 <__aeabi_f2d>
 8008416:	ed9f 0bc4 	vldr	d0, [pc, #784]	; 8008728 <HT_find_hand+0x698>
 800841a:	ec41 0b11 	vmov	d1, r0, r1
 800841e:	f000 fe87 	bl	8009130 <pow>
 8008422:	49c3      	ldr	r1, [pc, #780]	; (8008730 <HT_find_hand+0x6a0>)
 8008424:	ec53 2b10 	vmov	r2, r3, d0
 8008428:	2000      	movs	r0, #0
 800842a:	f7f7 fed9 	bl	80001e0 <__aeabi_dsub>
 800842e:	460b      	mov	r3, r1
 8008430:	4602      	mov	r2, r0
 8008432:	f7f7 fed7 	bl	80001e4 <__adddf3>
 8008436:	f7f8 fb83 	bl	8000b40 <__aeabi_d2f>
 800843a:	aba5      	add	r3, sp, #660	; 0x294
 800843c:	ee0a 0a90 	vmov	s21, r0
 8008440:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 8008444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008446:	f812 3b01 	ldrb.w	r3, [r2], #1
 800844a:	9209      	str	r2, [sp, #36]	; 0x24
 800844c:	b3db      	cbz	r3, 80084c6 <HT_find_hand+0x436>
 800844e:	9b03      	ldr	r3, [sp, #12]
 8008450:	edd3 8a40 	vldr	s17, [r3, #256]	; 0x100
 8008454:	7e23      	ldrb	r3, [r4, #24]
 8008456:	b1db      	cbz	r3, 8008490 <HT_find_hand+0x400>
 8008458:	ed96 7a00 	vldr	s14, [r6]
 800845c:	edd8 7a00 	vldr	s15, [r8]
 8008460:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008464:	ed9d 7a1a 	vldr	s14, [sp, #104]	; 0x68
 8008468:	ee67 7aaa 	vmul.f32	s15, s15, s21
 800846c:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8008470:	ee17 0a90 	vmov	r0, s15
 8008474:	f7f8 f814 	bl	80004a0 <__aeabi_f2d>
 8008478:	ec41 0b10 	vmov	d0, r0, r1
 800847c:	f000 fe10 	bl	80090a0 <exp>
 8008480:	ec51 0b10 	vmov	r0, r1, d0
 8008484:	f7f8 fb5c 	bl	8000b40 <__aeabi_d2f>
 8008488:	ee07 0a90 	vmov	s15, r0
 800848c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8008490:	ed95 7a00 	vldr	s14, [r5]
 8008494:	edd4 7a07 	vldr	s15, [r4, #28]
 8008498:	9b03      	ldr	r3, [sp, #12]
 800849a:	eee7 7a28 	vfma.f32	s15, s14, s17
 800849e:	ed98 7a00 	vldr	s14, [r8]
 80084a2:	edc4 7a07 	vstr	s15, [r4, #28]
 80084a6:	edd4 7a08 	vldr	s15, [r4, #32]
 80084aa:	eee7 7a28 	vfma.f32	s15, s14, s17
 80084ae:	ee38 8a28 	vadd.f32	s16, s16, s17
 80084b2:	edc4 7a08 	vstr	s15, [r4, #32]
 80084b6:	ed93 7a00 	vldr	s14, [r3]
 80084ba:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 80084be:	eee7 7a28 	vfma.f32	s15, s14, s17
 80084c2:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
 80084c6:	9b03      	ldr	r3, [sp, #12]
 80084c8:	9a01      	ldr	r2, [sp, #4]
 80084ca:	3304      	adds	r3, #4
 80084cc:	9303      	str	r3, [sp, #12]
 80084ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084d0:	1b1b      	subs	r3, r3, r4
 80084d2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80084d6:	429a      	cmp	r2, r3
 80084d8:	f105 0504 	add.w	r5, r5, #4
 80084dc:	f108 0804 	add.w	r8, r8, #4
 80084e0:	dcb0      	bgt.n	8008444 <HT_find_hand+0x3b4>
 80084e2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80084e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ea:	d011      	beq.n	8008510 <HT_find_hand+0x480>
 80084ec:	ed94 7a07 	vldr	s14, [r4, #28]
 80084f0:	eec7 7a08 	vdiv.f32	s15, s14, s16
 80084f4:	ed94 7a08 	vldr	s14, [r4, #32]
 80084f8:	edc4 7a07 	vstr	s15, [r4, #28]
 80084fc:	eec7 7a08 	vdiv.f32	s15, s14, s16
 8008500:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 8008504:	edc4 7a08 	vstr	s15, [r4, #32]
 8008508:	eec7 7a08 	vdiv.f32	s15, s14, s16
 800850c:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
 8008510:	4651      	mov	r1, sl
 8008512:	eeb0 1a49 	vmov.f32	s2, s18
 8008516:	eef0 0a4a 	vmov.f32	s1, s20
 800851a:	eeb0 0a69 	vmov.f32	s0, s19
 800851e:	a816      	add	r0, sp, #88	; 0x58
 8008520:	f000 fd5f 	bl	8008fe2 <SEN_mm_to_idx>
 8008524:	1cc2      	adds	r2, r0, #3
 8008526:	4605      	mov	r5, r0
 8008528:	f000 80e6 	beq.w	80086f8 <HT_find_hand+0x668>
 800852c:	2800      	cmp	r0, #0
 800852e:	f47f ae2a 	bne.w	8008186 <HT_find_hand+0xf6>
 8008532:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008534:	18e2      	adds	r2, r4, r3
 8008536:	f892 2128 	ldrb.w	r2, [r2, #296]	; 0x128
 800853a:	2a00      	cmp	r2, #0
 800853c:	f47f ae22 	bne.w	8008184 <HT_find_hand+0xf4>
 8008540:	9a06      	ldr	r2, [sp, #24]
 8008542:	5cd2      	ldrb	r2, [r2, r3]
 8008544:	2a00      	cmp	r2, #0
 8008546:	f000 8098 	beq.w	800867a <HT_find_hand+0x5ea>
 800854a:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800854e:	6818      	ldr	r0, [r3, #0]
 8008550:	f7f7 ffa6 	bl	80004a0 <__aeabi_f2d>
 8008554:	4606      	mov	r6, r0
 8008556:	ee19 0a10 	vmov	r0, s18
 800855a:	460f      	mov	r7, r1
 800855c:	f7f7 ffa0 	bl	80004a0 <__aeabi_f2d>
 8008560:	4602      	mov	r2, r0
 8008562:	460b      	mov	r3, r1
 8008564:	4630      	mov	r0, r6
 8008566:	4639      	mov	r1, r7
 8008568:	f7f7 fe3a 	bl	80001e0 <__aeabi_dsub>
 800856c:	4606      	mov	r6, r0
 800856e:	6920      	ldr	r0, [r4, #16]
 8008570:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8008574:	f7f7 ff82 	bl	800047c <__aeabi_i2d>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	4630      	mov	r0, r6
 800857e:	4639      	mov	r1, r7
 8008580:	f7f8 fa58 	bl	8000a34 <__aeabi_dcmplt>
 8008584:	2800      	cmp	r0, #0
 8008586:	d078      	beq.n	800867a <HT_find_hand+0x5ea>
 8008588:	2301      	movs	r3, #1
 800858a:	f884 3169 	strb.w	r3, [r4, #361]	; 0x169
 800858e:	e5f9      	b.n	8008184 <HT_find_hand+0xf4>
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	930b      	str	r3, [sp, #44]	; 0x2c
 8008594:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008596:	6818      	ldr	r0, [r3, #0]
 8008598:	f7f7 ff82 	bl	80004a0 <__aeabi_f2d>
 800859c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800859e:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 80085a2:	ec41 0b1b 	vmov	d11, r0, r1
 80085a6:	6818      	ldr	r0, [r3, #0]
 80085a8:	f7f7 ff7a 	bl	80004a0 <__aeabi_f2d>
 80085ac:	ec53 2b1b 	vmov	r2, r3, d11
 80085b0:	f7f7 fe16 	bl	80001e0 <__aeabi_dsub>
 80085b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80085b8:	930d      	str	r3, [sp, #52]	; 0x34
 80085ba:	eb09 0386 	add.w	r3, r9, r6, lsl #2
 80085be:	900c      	str	r0, [sp, #48]	; 0x30
 80085c0:	6818      	ldr	r0, [r3, #0]
 80085c2:	f7f7 ff6d 	bl	80004a0 <__aeabi_f2d>
 80085c6:	ec53 2b1b 	vmov	r2, r3, d11
 80085ca:	f7f7 fe09 	bl	80001e0 <__aeabi_dsub>
 80085ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80085d2:	900e      	str	r0, [sp, #56]	; 0x38
 80085d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80085d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80085da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80085de:	f7f8 fa47 	bl	8000a70 <__aeabi_dcmpgt>
 80085e2:	b140      	cbz	r0, 80085f6 <HT_find_hand+0x566>
 80085e4:	aa1c      	add	r2, sp, #112	; 0x70
 80085e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085e8:	f842 3028 	str.w	r3, [r2, r8, lsl #2]
 80085ec:	603e      	str	r6, [r7, #0]
 80085ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085f0:	f852 6028 	ldr.w	r6, [r2, r8, lsl #2]
 80085f4:	9308      	str	r3, [sp, #32]
 80085f6:	3501      	adds	r5, #1
 80085f8:	3704      	adds	r7, #4
 80085fa:	e64c      	b.n	8008296 <HT_find_hand+0x206>
 80085fc:	f85b 6b04 	ldr.w	r6, [fp], #4
 8008600:	ee18 0a10 	vmov	r0, s16
 8008604:	eb09 0386 	add.w	r3, r9, r6, lsl #2
 8008608:	edd3 8a00 	vldr	s17, [r3]
 800860c:	f7f7 ff48 	bl	80004a0 <__aeabi_f2d>
 8008610:	ec41 0b1b 	vmov	d11, r0, r1
 8008614:	ee18 0a90 	vmov	r0, s17
 8008618:	f7f7 ff42 	bl	80004a0 <__aeabi_f2d>
 800861c:	4602      	mov	r2, r0
 800861e:	460b      	mov	r3, r1
 8008620:	ec51 0b1b 	vmov	r0, r1, d11
 8008624:	f7f7 fddc 	bl	80001e0 <__aeabi_dsub>
 8008628:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800862c:	9010      	str	r0, [sp, #64]	; 0x40
 800862e:	6920      	ldr	r0, [r4, #16]
 8008630:	9311      	str	r3, [sp, #68]	; 0x44
 8008632:	f7f7 ff23 	bl	800047c <__aeabi_i2d>
 8008636:	4602      	mov	r2, r0
 8008638:	460b      	mov	r3, r1
 800863a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800863e:	f7f8 f9f9 	bl	8000a34 <__aeabi_dcmplt>
 8008642:	b1a8      	cbz	r0, 8008670 <HT_find_hand+0x5e0>
 8008644:	9a02      	ldr	r2, [sp, #8]
 8008646:	19a3      	adds	r3, r4, r6
 8008648:	ee07 2a90 	vmov	s15, r2
 800864c:	f883 7128 	strb.w	r7, [r3, #296]	; 0x128
 8008650:	9b02      	ldr	r3, [sp, #8]
 8008652:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008656:	3301      	adds	r3, #1
 8008658:	eee7 8a88 	vfma.f32	s17, s15, s16
 800865c:	a925      	add	r1, sp, #148	; 0x94
 800865e:	9302      	str	r3, [sp, #8]
 8008660:	ee07 3a90 	vmov	s15, r3
 8008664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008668:	f841 6022 	str.w	r6, [r1, r2, lsl #2]
 800866c:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 8008670:	3501      	adds	r5, #1
 8008672:	2301      	movs	r3, #1
 8008674:	e62b      	b.n	80082ce <HT_find_hand+0x23e>
 8008676:	9e00      	ldr	r6, [sp, #0]
 8008678:	e6a4      	b.n	80083c4 <HT_find_hand+0x334>
 800867a:	ed94 1a09 	vldr	s2, [r4, #36]	; 0x24
 800867e:	edd4 0a08 	vldr	s1, [r4, #32]
 8008682:	ed94 0a07 	vldr	s0, [r4, #28]
 8008686:	4651      	mov	r1, sl
 8008688:	a816      	add	r0, sp, #88	; 0x58
 800868a:	f000 fcaa 	bl	8008fe2 <SEN_mm_to_idx>
 800868e:	1cc3      	adds	r3, r0, #3
 8008690:	f43f ad79 	beq.w	8008186 <HT_find_hand+0xf6>
 8008694:	2800      	cmp	r0, #0
 8008696:	d142      	bne.n	800871e <HT_find_hand+0x68e>
 8008698:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800869a:	9b06      	ldr	r3, [sp, #24]
 800869c:	5d5b      	ldrb	r3, [r3, r5]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	f43f ad70 	beq.w	8008184 <HT_find_hand+0xf4>
 80086a4:	abe5      	add	r3, sp, #916	; 0x394
 80086a6:	442b      	add	r3, r5
 80086a8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f47f ad69 	bne.w	8008184 <HT_find_hand+0xf4>
 80086b2:	eb09 0385 	add.w	r3, r9, r5, lsl #2
 80086b6:	6818      	ldr	r0, [r3, #0]
 80086b8:	f7f7 fef2 	bl	80004a0 <__aeabi_f2d>
 80086bc:	abe5      	add	r3, sp, #916	; 0x394
 80086be:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80086c2:	4606      	mov	r6, r0
 80086c4:	68d8      	ldr	r0, [r3, #12]
 80086c6:	460f      	mov	r7, r1
 80086c8:	f7f7 feea 	bl	80004a0 <__aeabi_f2d>
 80086cc:	4602      	mov	r2, r0
 80086ce:	460b      	mov	r3, r1
 80086d0:	4630      	mov	r0, r6
 80086d2:	4639      	mov	r1, r7
 80086d4:	f7f7 fd84 	bl	80001e0 <__aeabi_dsub>
 80086d8:	4606      	mov	r6, r0
 80086da:	6920      	ldr	r0, [r4, #16]
 80086dc:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80086e0:	f7f7 fecc 	bl	800047c <__aeabi_i2d>
 80086e4:	4602      	mov	r2, r0
 80086e6:	460b      	mov	r3, r1
 80086e8:	4630      	mov	r0, r6
 80086ea:	4639      	mov	r1, r7
 80086ec:	f7f8 f9a2 	bl	8000a34 <__aeabi_dcmplt>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	f47f af49 	bne.w	8008588 <HT_find_hand+0x4f8>
 80086f6:	e545      	b.n	8008184 <HT_find_hand+0xf4>
 80086f8:	f8d4 3178 	ldr.w	r3, [r4, #376]	; 0x178
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f77f af43 	ble.w	8008588 <HT_find_hand+0x4f8>
 8008702:	f8d4 2174 	ldr.w	r2, [r4, #372]	; 0x174
 8008706:	4293      	cmp	r3, r2
 8008708:	f73f af3e 	bgt.w	8008588 <HT_find_hand+0x4f8>
 800870c:	e53a      	b.n	8008184 <HT_find_hand+0xf4>
 800870e:	f06f 0501 	mvn.w	r5, #1
 8008712:	e538      	b.n	8008186 <HT_find_hand+0xf6>
 8008714:	f06f 0503 	mvn.w	r5, #3
 8008718:	e535      	b.n	8008186 <HT_find_hand+0xf6>
 800871a:	9d00      	ldr	r5, [sp, #0]
 800871c:	e533      	b.n	8008186 <HT_find_hand+0xf6>
 800871e:	4605      	mov	r5, r0
 8008720:	e531      	b.n	8008186 <HT_find_hand+0xf6>
 8008722:	bf00      	nop
 8008724:	f3af 8000 	nop.w
 8008728:	00000000 	.word	0x00000000
 800872c:	3fe00000 	.word	0x3fe00000
 8008730:	3ff00000 	.word	0x3ff00000

08008734 <HT_path_interpolate>:
 8008734:	e92d 4f58 	stmdb	sp!, {r3, r4, r6, r8, r9, sl, fp, lr}
 8008738:	4604      	mov	r4, r0
 800873a:	ed2d 8b08 	vpush	{d8-d11}
 800873e:	eeb0 8a40 	vmov.f32	s16, s0
 8008742:	eef0 8a60 	vmov.f32	s17, s1
 8008746:	eeb0 9a41 	vmov.f32	s18, s2
 800874a:	2800      	cmp	r0, #0
 800874c:	d072      	beq.n	8008834 <HT_path_interpolate+0x100>
 800874e:	6883      	ldr	r3, [r0, #8]
 8008750:	f8d0 1218 	ldr.w	r1, [r0, #536]	; 0x218
 8008754:	f100 0b0c 	add.w	fp, r0, #12
 8008758:	1ac9      	subs	r1, r1, r3
 800875a:	4658      	mov	r0, fp
 800875c:	f000 f9ec 	bl	8008b38 <RFBVM_get_element_value>
 8008760:	68a3      	ldr	r3, [r4, #8]
 8008762:	f8d4 142c 	ldr.w	r1, [r4, #1068]	; 0x42c
 8008766:	f504 7908 	add.w	r9, r4, #544	; 0x220
 800876a:	1ac9      	subs	r1, r1, r3
 800876c:	4648      	mov	r0, r9
 800876e:	eef0 9a40 	vmov.f32	s19, s0
 8008772:	f000 f9e1 	bl	8008b38 <RFBVM_get_element_value>
 8008776:	f8d4 1640 	ldr.w	r1, [r4, #1600]	; 0x640
 800877a:	68a3      	ldr	r3, [r4, #8]
 800877c:	f204 4a34 	addw	sl, r4, #1076	; 0x434
 8008780:	1ac9      	subs	r1, r1, r3
 8008782:	4650      	mov	r0, sl
 8008784:	eeb0 aa40 	vmov.f32	s20, s0
 8008788:	f000 f9d6 	bl	8008b38 <RFBVM_get_element_value>
 800878c:	2600      	movs	r6, #0
 800878e:	eef0 aa40 	vmov.f32	s21, s0
 8008792:	f04f 0801 	mov.w	r8, #1
 8008796:	68a3      	ldr	r3, [r4, #8]
 8008798:	4543      	cmp	r3, r8
 800879a:	dc08      	bgt.n	80087ae <HT_path_interpolate+0x7a>
 800879c:	2e00      	cmp	r6, #0
 800879e:	bf18      	it	ne
 80087a0:	f06f 0607 	mvnne.w	r6, #7
 80087a4:	ecbd 8b08 	vpop	{d8-d11}
 80087a8:	4630      	mov	r0, r6
 80087aa:	e8bd 8f58 	ldmia.w	sp!, {r3, r4, r6, r8, r9, sl, fp, pc}
 80087ae:	ee07 8a90 	vmov	s15, r8
 80087b2:	ee39 7ac8 	vsub.f32	s14, s19, s16
 80087b6:	eeb8 bae7 	vcvt.f32.s32	s22, s15
 80087ba:	ee07 3a90 	vmov	s15, r3
 80087be:	ee27 7a0b 	vmul.f32	s14, s14, s22
 80087c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087c6:	f8d4 1218 	ldr.w	r1, [r4, #536]	; 0x218
 80087ca:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80087ce:	eba1 0108 	sub.w	r1, r1, r8
 80087d2:	4658      	mov	r0, fp
 80087d4:	ee30 0a08 	vadd.f32	s0, s0, s16
 80087d8:	f000 f9ba 	bl	8008b50 <RFBVM_set_element_value>
 80087dc:	edd4 7a02 	vldr	s15, [r4, #8]
 80087e0:	f8d4 142c 	ldr.w	r1, [r4, #1068]	; 0x42c
 80087e4:	ee3a 7a68 	vsub.f32	s14, s20, s17
 80087e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087ec:	ee27 7a0b 	vmul.f32	s14, s14, s22
 80087f0:	eba1 0108 	sub.w	r1, r1, r8
 80087f4:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80087f8:	4406      	add	r6, r0
 80087fa:	4648      	mov	r0, r9
 80087fc:	ee30 0a28 	vadd.f32	s0, s0, s17
 8008800:	f000 f9a6 	bl	8008b50 <RFBVM_set_element_value>
 8008804:	edd4 7a02 	vldr	s15, [r4, #8]
 8008808:	f8d4 1640 	ldr.w	r1, [r4, #1600]	; 0x640
 800880c:	ee3a 7ac9 	vsub.f32	s14, s21, s18
 8008810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008814:	ee27 7a0b 	vmul.f32	s14, s14, s22
 8008818:	4406      	add	r6, r0
 800881a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800881e:	eba1 0108 	sub.w	r1, r1, r8
 8008822:	4650      	mov	r0, sl
 8008824:	f108 0801 	add.w	r8, r8, #1
 8008828:	ee30 0a09 	vadd.f32	s0, s0, s18
 800882c:	f000 f990 	bl	8008b50 <RFBVM_set_element_value>
 8008830:	4406      	add	r6, r0
 8008832:	e7b0      	b.n	8008796 <HT_path_interpolate+0x62>
 8008834:	f06f 0601 	mvn.w	r6, #1
 8008838:	e7b4      	b.n	80087a4 <HT_path_interpolate+0x70>

0800883a <HT_update_path>:
 800883a:	b510      	push	{r4, lr}
 800883c:	4604      	mov	r4, r0
 800883e:	2800      	cmp	r0, #0
 8008840:	d03f      	beq.n	80088c2 <HT_update_path+0x88>
 8008842:	f890 2168 	ldrb.w	r2, [r0, #360]	; 0x168
 8008846:	f8d0 3178 	ldr.w	r3, [r0, #376]	; 0x178
 800884a:	b37a      	cbz	r2, 80088ac <HT_update_path+0x72>
 800884c:	2b01      	cmp	r3, #1
 800884e:	dc18      	bgt.n	8008882 <HT_update_path+0x48>
 8008850:	2301      	movs	r3, #1
 8008852:	ed94 0a07 	vldr	s0, [r4, #28]
 8008856:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
 800885a:	f504 70be 	add.w	r0, r4, #380	; 0x17c
 800885e:	f000 f903 	bl	8008a68 <RFBVM_push>
 8008862:	bb10      	cbnz	r0, 80088aa <HT_update_path+0x70>
 8008864:	ed94 0a08 	vldr	s0, [r4, #32]
 8008868:	f504 7064 	add.w	r0, r4, #912	; 0x390
 800886c:	f000 f8fc 	bl	8008a68 <RFBVM_push>
 8008870:	b9d8      	cbnz	r0, 80088aa <HT_update_path+0x70>
 8008872:	ed94 0a09 	vldr	s0, [r4, #36]	; 0x24
 8008876:	f204 50a4 	addw	r0, r4, #1444	; 0x5a4
 800887a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800887e:	f000 b8f3 	b.w	8008a68 <RFBVM_push>
 8008882:	f8d0 2174 	ldr.w	r2, [r0, #372]	; 0x174
 8008886:	429a      	cmp	r2, r3
 8008888:	dbe2      	blt.n	8008850 <HT_update_path+0x16>
 800888a:	f890 3169 	ldrb.w	r3, [r0, #361]	; 0x169
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1de      	bne.n	8008850 <HT_update_path+0x16>
 8008892:	ed90 1a09 	vldr	s2, [r0, #36]	; 0x24
 8008896:	edd0 0a08 	vldr	s1, [r0, #32]
 800889a:	ed90 0a07 	vldr	s0, [r0, #28]
 800889e:	f500 70b8 	add.w	r0, r0, #368	; 0x170
 80088a2:	f7ff ff47 	bl	8008734 <HT_path_interpolate>
 80088a6:	2800      	cmp	r0, #0
 80088a8:	d0d2      	beq.n	8008850 <HT_update_path+0x16>
 80088aa:	bd10      	pop	{r4, pc}
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	dd06      	ble.n	80088be <HT_update_path+0x84>
 80088b0:	f8d0 2170 	ldr.w	r2, [r0, #368]	; 0x170
 80088b4:	1ad2      	subs	r2, r2, r3
 80088b6:	2a00      	cmp	r2, #0
 80088b8:	dd01      	ble.n	80088be <HT_update_path+0x84>
 80088ba:	3301      	adds	r3, #1
 80088bc:	e7c9      	b.n	8008852 <HT_update_path+0x18>
 80088be:	2300      	movs	r3, #0
 80088c0:	e7c7      	b.n	8008852 <HT_update_path+0x18>
 80088c2:	f06f 0001 	mvn.w	r0, #1
 80088c6:	e7f0      	b.n	80088aa <HT_update_path+0x70>

080088c8 <HT_run>:
 80088c8:	b510      	push	{r4, lr}
 80088ca:	4604      	mov	r4, r0
 80088cc:	b140      	cbz	r0, 80088e0 <HT_run+0x18>
 80088ce:	b139      	cbz	r1, 80088e0 <HT_run+0x18>
 80088d0:	f7ff fbde 	bl	8008090 <HT_find_hand>
 80088d4:	b930      	cbnz	r0, 80088e4 <HT_run+0x1c>
 80088d6:	4620      	mov	r0, r4
 80088d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088dc:	f7ff bfad 	b.w	800883a <HT_update_path>
 80088e0:	f06f 0001 	mvn.w	r0, #1
 80088e4:	bd10      	pop	{r4, pc}
	...

080088e8 <taylor_atan>:
 80088e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ea:	ee10 0a10 	vmov	r0, s0
 80088ee:	ed2d 8b02 	vpush	{d8}
 80088f2:	eeb0 8a40 	vmov.f32	s16, s0
 80088f6:	f7f7 fdd3 	bl	80004a0 <__aeabi_f2d>
 80088fa:	ee68 7a08 	vmul.f32	s15, s16, s16
 80088fe:	4606      	mov	r6, r0
 8008900:	ee67 7a88 	vmul.f32	s15, s15, s16
 8008904:	460f      	mov	r7, r1
 8008906:	ee17 0a90 	vmov	r0, s15
 800890a:	f7f7 fdc9 	bl	80004a0 <__aeabi_f2d>
 800890e:	eeff 8a00 	vmov.f32	s17, #240	; 0xbf800000 -1.0
 8008912:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800891a:	4604      	mov	r4, r0
 800891c:	460d      	mov	r5, r1
 800891e:	db23      	blt.n	8008968 <taylor_atan+0x80>
 8008920:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008924:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800892c:	d81c      	bhi.n	8008968 <taylor_atan+0x80>
 800892e:	a322      	add	r3, pc, #136	; (adr r3, 80089b8 <taylor_atan+0xd0>)
 8008930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008934:	4630      	mov	r0, r6
 8008936:	4639      	mov	r1, r7
 8008938:	f7f7 fe0a 	bl	8000550 <__aeabi_dmul>
 800893c:	a320      	add	r3, pc, #128	; (adr r3, 80089c0 <taylor_atan+0xd8>)
 800893e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008942:	4606      	mov	r6, r0
 8008944:	460f      	mov	r7, r1
 8008946:	4620      	mov	r0, r4
 8008948:	4629      	mov	r1, r5
 800894a:	f7f7 fe01 	bl	8000550 <__aeabi_dmul>
 800894e:	4602      	mov	r2, r0
 8008950:	460b      	mov	r3, r1
 8008952:	4630      	mov	r0, r6
 8008954:	4639      	mov	r1, r7
 8008956:	f7f7 fc43 	bl	80001e0 <__aeabi_dsub>
 800895a:	f7f8 f8f1 	bl	8000b40 <__aeabi_d2f>
 800895e:	ecbd 8b02 	vpop	{d8}
 8008962:	ee00 0a10 	vmov	s0, r0
 8008966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008968:	4632      	mov	r2, r6
 800896a:	463b      	mov	r3, r7
 800896c:	a112      	add	r1, pc, #72	; (adr r1, 80089b8 <taylor_atan+0xd0>)
 800896e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008972:	f7f7 ff17 	bl	80007a4 <__aeabi_ddiv>
 8008976:	4622      	mov	r2, r4
 8008978:	462b      	mov	r3, r5
 800897a:	4606      	mov	r6, r0
 800897c:	460f      	mov	r7, r1
 800897e:	a110      	add	r1, pc, #64	; (adr r1, 80089c0 <taylor_atan+0xd8>)
 8008980:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008984:	f7f7 ff0e 	bl	80007a4 <__aeabi_ddiv>
 8008988:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800898c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008990:	4604      	mov	r4, r0
 8008992:	460d      	mov	r5, r1
 8008994:	4632      	mov	r2, r6
 8008996:	463b      	mov	r3, r7
 8008998:	d809      	bhi.n	80089ae <taylor_atan+0xc6>
 800899a:	a10b      	add	r1, pc, #44	; (adr r1, 80089c8 <taylor_atan+0xe0>)
 800899c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089a0:	f7f7 fc1e 	bl	80001e0 <__aeabi_dsub>
 80089a4:	4622      	mov	r2, r4
 80089a6:	462b      	mov	r3, r5
 80089a8:	f7f7 fc1c 	bl	80001e4 <__adddf3>
 80089ac:	e7d5      	b.n	800895a <taylor_atan+0x72>
 80089ae:	a108      	add	r1, pc, #32	; (adr r1, 80089d0 <taylor_atan+0xe8>)
 80089b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089b4:	e7f4      	b.n	80089a0 <taylor_atan+0xb8>
 80089b6:	bf00      	nop
 80089b8:	9ad42c3d 	.word	0x9ad42c3d
 80089bc:	3fef1de6 	.word	0x3fef1de6
 80089c0:	e00d1b71 	.word	0xe00d1b71
 80089c4:	3fc8902d 	.word	0x3fc8902d
 80089c8:	00000000 	.word	0x00000000
 80089cc:	bff921fb 	.word	0xbff921fb
 80089d0:	00000000 	.word	0x00000000
 80089d4:	3ff921fb 	.word	0x3ff921fb

080089d8 <taylor_sqrt>:
 80089d8:	2301      	movs	r3, #1
 80089da:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80089de:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 80089e2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80089e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ea:	dc22      	bgt.n	8008a32 <taylor_sqrt+0x5a>
 80089ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80089f0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80089f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80089f8:	eef0 6a47 	vmov.f32	s13, s14
 80089fc:	ee07 2a90 	vmov	s15, r2
 8008a00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008a04:	1cd1      	adds	r1, r2, #3
 8008a06:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008a0a:	ee06 1a10 	vmov	s12, r1
 8008a0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a12:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8008a16:	3202      	adds	r2, #2
 8008a18:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8008a1c:	2a09      	cmp	r2, #9
 8008a1e:	ee76 6a87 	vadd.f32	s13, s13, s14
 8008a22:	d1eb      	bne.n	80089fc <taylor_sqrt+0x24>
 8008a24:	ee07 3a90 	vmov	s15, r3
 8008a28:	eeb8 0a67 	vcvt.f32.u32	s0, s15
 8008a2c:	ee20 0a26 	vmul.f32	s0, s0, s13
 8008a30:	4770      	bx	lr
 8008a32:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008a36:	005b      	lsls	r3, r3, #1
 8008a38:	e7d3      	b.n	80089e2 <taylor_sqrt+0xa>

08008a3a <RFBVM_init>:
 8008a3a:	2901      	cmp	r1, #1
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	bfb8      	it	lt
 8008a40:	2301      	movlt	r3, #1
 8008a42:	2b80      	cmp	r3, #128	; 0x80
 8008a44:	bfa8      	it	ge
 8008a46:	2380      	movge	r3, #128	; 0x80
 8008a48:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8008a4c:	e9c0 2080 	strd	r2, r0, [r0, #512]	; 0x200
 8008a50:	2200      	movs	r2, #0
 8008a52:	f8c0 3210 	str.w	r3, [r0, #528]	; 0x210
 8008a56:	f8c0 0208 	str.w	r0, [r0, #520]	; 0x208
 8008a5a:	f8c0 220c 	str.w	r2, [r0, #524]	; 0x20c
 8008a5e:	1a58      	subs	r0, r3, r1
 8008a60:	bf18      	it	ne
 8008a62:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8008a66:	4770      	bx	lr

08008a68 <RFBVM_push>:
 8008a68:	b1f0      	cbz	r0, 8008aa8 <RFBVM_push+0x40>
 8008a6a:	f8d0 3208 	ldr.w	r3, [r0, #520]	; 0x208
 8008a6e:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
 8008a72:	eca3 0a01 	vstmia	r3!, {s0}
 8008a76:	4293      	cmp	r3, r2
 8008a78:	bf14      	ite	ne
 8008a7a:	4619      	movne	r1, r3
 8008a7c:	4601      	moveq	r1, r0
 8008a7e:	f8c0 1208 	str.w	r1, [r0, #520]	; 0x208
 8008a82:	e9d0 3183 	ldrd	r3, r1, [r0, #524]	; 0x20c
 8008a86:	428b      	cmp	r3, r1
 8008a88:	d10a      	bne.n	8008aa0 <RFBVM_push+0x38>
 8008a8a:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8008a8e:	3304      	adds	r3, #4
 8008a90:	429a      	cmp	r2, r3
 8008a92:	bf0c      	ite	eq
 8008a94:	f8c0 0204 	streq.w	r0, [r0, #516]	; 0x204
 8008a98:	f8c0 3204 	strne.w	r3, [r0, #516]	; 0x204
 8008a9c:	2000      	movs	r0, #0
 8008a9e:	4770      	bx	lr
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
 8008aa6:	e7f9      	b.n	8008a9c <RFBVM_push+0x34>
 8008aa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008aac:	4770      	bx	lr
	...

08008ab0 <RFBVM_sum>:
 8008ab0:	b530      	push	{r4, r5, lr}
 8008ab2:	f8d0 1204 	ldr.w	r1, [r0, #516]	; 0x204
 8008ab6:	f8d0 420c 	ldr.w	r4, [r0, #524]	; 0x20c
 8008aba:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8008ae0 <RFBVM_sum+0x30>
 8008abe:	2200      	movs	r2, #0
 8008ac0:	4294      	cmp	r4, r2
 8008ac2:	dc00      	bgt.n	8008ac6 <RFBVM_sum+0x16>
 8008ac4:	bd30      	pop	{r4, r5, pc}
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	ecf3 7a01 	vldmia	r3!, {s15}
 8008acc:	f8d0 5200 	ldr.w	r5, [r0, #512]	; 0x200
 8008ad0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008ad4:	3201      	adds	r2, #1
 8008ad6:	429d      	cmp	r5, r3
 8008ad8:	bf14      	ite	ne
 8008ada:	4619      	movne	r1, r3
 8008adc:	4601      	moveq	r1, r0
 8008ade:	e7ef      	b.n	8008ac0 <RFBVM_sum+0x10>
 8008ae0:	00000000 	.word	0x00000000

08008ae4 <RFBVM_mean>:
 8008ae4:	b510      	push	{r4, lr}
 8008ae6:	f8d0 420c 	ldr.w	r4, [r0, #524]	; 0x20c
 8008aea:	b154      	cbz	r4, 8008b02 <RFBVM_mean+0x1e>
 8008aec:	f7ff ffe0 	bl	8008ab0 <RFBVM_sum>
 8008af0:	ee07 4a90 	vmov	s15, r4
 8008af4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008af8:	ee80 7a27 	vdiv.f32	s14, s0, s15
 8008afc:	eeb0 0a47 	vmov.f32	s0, s14
 8008b00:	bd10      	pop	{r4, pc}
 8008b02:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8008b08 <RFBVM_mean+0x24>
 8008b06:	e7f9      	b.n	8008afc <RFBVM_mean+0x18>
 8008b08:	00000000 	.word	0x00000000

08008b0c <RFBVM_get_element_pointer>:
 8008b0c:	2900      	cmp	r1, #0
 8008b0e:	4602      	mov	r2, r0
 8008b10:	db10      	blt.n	8008b34 <RFBVM_get_element_pointer+0x28>
 8008b12:	f8d0 320c 	ldr.w	r3, [r0, #524]	; 0x20c
 8008b16:	428b      	cmp	r3, r1
 8008b18:	dd0c      	ble.n	8008b34 <RFBVM_get_element_pointer+0x28>
 8008b1a:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8008b1e:	eb03 0081 	add.w	r0, r3, r1, lsl #2
 8008b22:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8008b26:	4298      	cmp	r0, r3
 8008b28:	d305      	bcc.n	8008b36 <RFBVM_get_element_pointer+0x2a>
 8008b2a:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8008b2e:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 8008b32:	4770      	bx	lr
 8008b34:	2000      	movs	r0, #0
 8008b36:	4770      	bx	lr

08008b38 <RFBVM_get_element_value>:
 8008b38:	b508      	push	{r3, lr}
 8008b3a:	f7ff ffe7 	bl	8008b0c <RFBVM_get_element_pointer>
 8008b3e:	b110      	cbz	r0, 8008b46 <RFBVM_get_element_value+0xe>
 8008b40:	ed90 0a00 	vldr	s0, [r0]
 8008b44:	bd08      	pop	{r3, pc}
 8008b46:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008b4c <RFBVM_get_element_value+0x14>
 8008b4a:	e7fb      	b.n	8008b44 <RFBVM_get_element_value+0xc>
 8008b4c:	00000000 	.word	0x00000000

08008b50 <RFBVM_set_element_value>:
 8008b50:	b508      	push	{r3, lr}
 8008b52:	f7ff ffdb 	bl	8008b0c <RFBVM_get_element_pointer>
 8008b56:	b118      	cbz	r0, 8008b60 <RFBVM_set_element_value+0x10>
 8008b58:	ed80 0a00 	vstr	s0, [r0]
 8008b5c:	2000      	movs	r0, #0
 8008b5e:	bd08      	pop	{r3, pc}
 8008b60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b64:	e7fb      	b.n	8008b5e <RFBVM_set_element_value+0xe>

08008b66 <RFBVM_fill>:
 8008b66:	b570      	push	{r4, r5, r6, lr}
 8008b68:	2400      	movs	r4, #0
 8008b6a:	4606      	mov	r6, r0
 8008b6c:	4625      	mov	r5, r4
 8008b6e:	f8d6 320c 	ldr.w	r3, [r6, #524]	; 0x20c
 8008b72:	42ab      	cmp	r3, r5
 8008b74:	dc04      	bgt.n	8008b80 <RFBVM_fill+0x1a>
 8008b76:	1e20      	subs	r0, r4, #0
 8008b78:	bf18      	it	ne
 8008b7a:	2001      	movne	r0, #1
 8008b7c:	4240      	negs	r0, r0
 8008b7e:	bd70      	pop	{r4, r5, r6, pc}
 8008b80:	4629      	mov	r1, r5
 8008b82:	4630      	mov	r0, r6
 8008b84:	f7ff ffe4 	bl	8008b50 <RFBVM_set_element_value>
 8008b88:	3501      	adds	r5, #1
 8008b8a:	4404      	add	r4, r0
 8008b8c:	e7ef      	b.n	8008b6e <RFBVM_fill+0x8>
	...

08008b90 <SEN_init>:
 8008b90:	b160      	cbz	r0, 8008bac <SEN_init+0x1c>
 8008b92:	2200      	movs	r2, #0
 8008b94:	60c2      	str	r2, [r0, #12]
 8008b96:	4a07      	ldr	r2, [pc, #28]	; (8008bb4 <SEN_init+0x24>)
 8008b98:	6102      	str	r2, [r0, #16]
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	6142      	str	r2, [r0, #20]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	e9c0 3300 	strd	r3, r3, [r0]
 8008ba4:	6083      	str	r3, [r0, #8]
 8008ba6:	7602      	strb	r2, [r0, #24]
 8008ba8:	4618      	mov	r0, r3
 8008baa:	4770      	bx	lr
 8008bac:	f06f 0001 	mvn.w	r0, #1
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	3f402037 	.word	0x3f402037

08008bb8 <SEN_set_frequency>:
 8008bb8:	b140      	cbz	r0, 8008bcc <SEN_set_frequency+0x14>
 8008bba:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bc2:	d906      	bls.n	8008bd2 <SEN_set_frequency+0x1a>
 8008bc4:	ed80 0a03 	vstr	s0, [r0, #12]
 8008bc8:	2000      	movs	r0, #0
 8008bca:	4770      	bx	lr
 8008bcc:	f06f 0001 	mvn.w	r0, #1
 8008bd0:	4770      	bx	lr
 8008bd2:	f06f 0005 	mvn.w	r0, #5
 8008bd6:	4770      	bx	lr

08008bd8 <SEN_set_resolution>:
 8008bd8:	b160      	cbz	r0, 8008bf4 <SEN_set_resolution+0x1c>
 8008bda:	2900      	cmp	r1, #0
 8008bdc:	dd0d      	ble.n	8008bfa <SEN_set_resolution+0x22>
 8008bde:	2a00      	cmp	r2, #0
 8008be0:	dd0b      	ble.n	8008bfa <SEN_set_resolution+0x22>
 8008be2:	fb02 f301 	mul.w	r3, r2, r1
 8008be6:	2b40      	cmp	r3, #64	; 0x40
 8008be8:	dc07      	bgt.n	8008bfa <SEN_set_resolution+0x22>
 8008bea:	e9c0 1200 	strd	r1, r2, [r0]
 8008bee:	6083      	str	r3, [r0, #8]
 8008bf0:	2000      	movs	r0, #0
 8008bf2:	4770      	bx	lr
 8008bf4:	f06f 0001 	mvn.w	r0, #1
 8008bf8:	4770      	bx	lr
 8008bfa:	f06f 0003 	mvn.w	r0, #3
 8008bfe:	4770      	bx	lr

08008c00 <SEN_set_square_resolution>:
 8008c00:	b538      	push	{r3, r4, r5, lr}
 8008c02:	460c      	mov	r4, r1
 8008c04:	4605      	mov	r5, r0
 8008c06:	b1b8      	cbz	r0, 8008c38 <SEN_set_square_resolution+0x38>
 8008c08:	2900      	cmp	r1, #0
 8008c0a:	dd18      	ble.n	8008c3e <SEN_set_square_resolution+0x3e>
 8008c0c:	4608      	mov	r0, r1
 8008c0e:	f7f7 fc35 	bl	800047c <__aeabi_i2d>
 8008c12:	ec41 0b10 	vmov	d0, r0, r1
 8008c16:	f000 fafb 	bl	8009210 <sqrt>
 8008c1a:	ec51 0b10 	vmov	r0, r1, d0
 8008c1e:	f7f7 ff47 	bl	8000ab0 <__aeabi_d2iz>
 8008c22:	fb00 f300 	mul.w	r3, r0, r0
 8008c26:	42a3      	cmp	r3, r4
 8008c28:	4602      	mov	r2, r0
 8008c2a:	d10b      	bne.n	8008c44 <SEN_set_square_resolution+0x44>
 8008c2c:	4601      	mov	r1, r0
 8008c2e:	4628      	mov	r0, r5
 8008c30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c34:	f7ff bfd0 	b.w	8008bd8 <SEN_set_resolution>
 8008c38:	f06f 0001 	mvn.w	r0, #1
 8008c3c:	bd38      	pop	{r3, r4, r5, pc}
 8008c3e:	f06f 0003 	mvn.w	r0, #3
 8008c42:	e7fb      	b.n	8008c3c <SEN_set_square_resolution+0x3c>
 8008c44:	f06f 0004 	mvn.w	r0, #4
 8008c48:	e7f8      	b.n	8008c3c <SEN_set_square_resolution+0x3c>

08008c4a <SEN_set_data>:
 8008c4a:	b178      	cbz	r0, 8008c6c <SEN_set_data+0x22>
 8008c4c:	2900      	cmp	r1, #0
 8008c4e:	db10      	blt.n	8008c72 <SEN_set_data+0x28>
 8008c50:	6883      	ldr	r3, [r0, #8]
 8008c52:	428b      	cmp	r3, r1
 8008c54:	dd0d      	ble.n	8008c72 <SEN_set_data+0x28>
 8008c56:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8008c5a:	4408      	add	r0, r1
 8008c5c:	ed83 0a08 	vstr	s0, [r3, #32]
 8008c60:	edc3 0a48 	vstr	s1, [r3, #288]	; 0x120
 8008c64:	f880 2220 	strb.w	r2, [r0, #544]	; 0x220
 8008c68:	2000      	movs	r0, #0
 8008c6a:	4770      	bx	lr
 8008c6c:	f06f 0001 	mvn.w	r0, #1
 8008c70:	4770      	bx	lr
 8008c72:	f06f 0002 	mvn.w	r0, #2
 8008c76:	4770      	bx	lr

08008c78 <SEN_idx_to_col_row>:
 8008c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c7a:	b38b      	cbz	r3, 8008ce0 <SEN_idx_to_col_row+0x68>
 8008c7c:	2a00      	cmp	r2, #0
 8008c7e:	db32      	blt.n	8008ce6 <SEN_idx_to_col_row+0x6e>
 8008c80:	689c      	ldr	r4, [r3, #8]
 8008c82:	4294      	cmp	r4, r2
 8008c84:	dd2f      	ble.n	8008ce6 <SEN_idx_to_col_row+0x6e>
 8008c86:	681d      	ldr	r5, [r3, #0]
 8008c88:	2d00      	cmp	r5, #0
 8008c8a:	dd2f      	ble.n	8008cec <SEN_idx_to_col_row+0x74>
 8008c8c:	fb92 f6f5 	sdiv	r6, r2, r5
 8008c90:	7e1f      	ldrb	r7, [r3, #24]
 8008c92:	fb05 2216 	mls	r2, r5, r6, r2
 8008c96:	4634      	mov	r4, r6
 8008c98:	2f07      	cmp	r7, #7
 8008c9a:	d82a      	bhi.n	8008cf2 <SEN_idx_to_col_row+0x7a>
 8008c9c:	e8df f007 	tbb	[pc, r7]
 8008ca0:	090d070f 	.word	0x090d070f
 8008ca4:	1b041613 	.word	0x1b041613
 8008ca8:	4614      	mov	r4, r2
 8008caa:	4632      	mov	r2, r6
 8008cac:	e007      	b.n	8008cbe <SEN_idx_to_col_row+0x46>
 8008cae:	3d01      	subs	r5, #1
 8008cb0:	1aaa      	subs	r2, r5, r2
 8008cb2:	685c      	ldr	r4, [r3, #4]
 8008cb4:	3c01      	subs	r4, #1
 8008cb6:	1ba4      	subs	r4, r4, r6
 8008cb8:	e001      	b.n	8008cbe <SEN_idx_to_col_row+0x46>
 8008cba:	3d01      	subs	r5, #1
 8008cbc:	1aaa      	subs	r2, r5, r2
 8008cbe:	6002      	str	r2, [r0, #0]
 8008cc0:	600c      	str	r4, [r1, #0]
 8008cc2:	2000      	movs	r0, #0
 8008cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cc6:	1e6c      	subs	r4, r5, #1
 8008cc8:	1aa4      	subs	r4, r4, r2
 8008cca:	e7ee      	b.n	8008caa <SEN_idx_to_col_row+0x32>
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	4614      	mov	r4, r2
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	1b9a      	subs	r2, r3, r6
 8008cd4:	e7f3      	b.n	8008cbe <SEN_idx_to_col_row+0x46>
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	1e6c      	subs	r4, r5, #1
 8008cda:	3b01      	subs	r3, #1
 8008cdc:	1aa4      	subs	r4, r4, r2
 8008cde:	e7f8      	b.n	8008cd2 <SEN_idx_to_col_row+0x5a>
 8008ce0:	f06f 0001 	mvn.w	r0, #1
 8008ce4:	e7ee      	b.n	8008cc4 <SEN_idx_to_col_row+0x4c>
 8008ce6:	f06f 0002 	mvn.w	r0, #2
 8008cea:	e7eb      	b.n	8008cc4 <SEN_idx_to_col_row+0x4c>
 8008cec:	f06f 0003 	mvn.w	r0, #3
 8008cf0:	e7e8      	b.n	8008cc4 <SEN_idx_to_col_row+0x4c>
 8008cf2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cf6:	e7e5      	b.n	8008cc4 <SEN_idx_to_col_row+0x4c>

08008cf8 <SEN_col_row_to_idx>:
 8008cf8:	b510      	push	{r4, lr}
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d036      	beq.n	8008d6c <SEN_col_row_to_idx+0x74>
 8008cfe:	7e1c      	ldrb	r4, [r3, #24]
 8008d00:	2c07      	cmp	r4, #7
 8008d02:	d836      	bhi.n	8008d72 <SEN_col_row_to_idx+0x7a>
 8008d04:	e8df f004 	tbb	[pc, r4]
 8008d08:	0b0f0812 	.word	0x0b0f0812
 8008d0c:	2b042721 	.word	0x2b042721
 8008d10:	460c      	mov	r4, r1
 8008d12:	4611      	mov	r1, r2
 8008d14:	4622      	mov	r2, r4
 8008d16:	e009      	b.n	8008d2c <SEN_col_row_to_idx+0x34>
 8008d18:	681c      	ldr	r4, [r3, #0]
 8008d1a:	3c01      	subs	r4, #1
 8008d1c:	1a61      	subs	r1, r4, r1
 8008d1e:	685c      	ldr	r4, [r3, #4]
 8008d20:	3c01      	subs	r4, #1
 8008d22:	1aa2      	subs	r2, r4, r2
 8008d24:	e002      	b.n	8008d2c <SEN_col_row_to_idx+0x34>
 8008d26:	681c      	ldr	r4, [r3, #0]
 8008d28:	3c01      	subs	r4, #1
 8008d2a:	1a61      	subs	r1, r4, r1
 8008d2c:	2900      	cmp	r1, #0
 8008d2e:	db23      	blt.n	8008d78 <SEN_col_row_to_idx+0x80>
 8008d30:	681c      	ldr	r4, [r3, #0]
 8008d32:	428c      	cmp	r4, r1
 8008d34:	dd20      	ble.n	8008d78 <SEN_col_row_to_idx+0x80>
 8008d36:	2a00      	cmp	r2, #0
 8008d38:	db1e      	blt.n	8008d78 <SEN_col_row_to_idx+0x80>
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	dd1b      	ble.n	8008d78 <SEN_col_row_to_idx+0x80>
 8008d40:	fb02 1104 	mla	r1, r2, r4, r1
 8008d44:	6001      	str	r1, [r0, #0]
 8008d46:	2000      	movs	r0, #0
 8008d48:	bd10      	pop	{r4, pc}
 8008d4a:	681c      	ldr	r4, [r3, #0]
 8008d4c:	3c01      	subs	r4, #1
 8008d4e:	1aa4      	subs	r4, r4, r2
 8008d50:	460a      	mov	r2, r1
 8008d52:	4621      	mov	r1, r4
 8008d54:	e7ea      	b.n	8008d2c <SEN_col_row_to_idx+0x34>
 8008d56:	685c      	ldr	r4, [r3, #4]
 8008d58:	3c01      	subs	r4, #1
 8008d5a:	1a64      	subs	r4, r4, r1
 8008d5c:	e7d9      	b.n	8008d12 <SEN_col_row_to_idx+0x1a>
 8008d5e:	681c      	ldr	r4, [r3, #0]
 8008d60:	3c01      	subs	r4, #1
 8008d62:	1aa4      	subs	r4, r4, r2
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	3a01      	subs	r2, #1
 8008d68:	1a52      	subs	r2, r2, r1
 8008d6a:	e7f2      	b.n	8008d52 <SEN_col_row_to_idx+0x5a>
 8008d6c:	f06f 0001 	mvn.w	r0, #1
 8008d70:	e7ea      	b.n	8008d48 <SEN_col_row_to_idx+0x50>
 8008d72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008d76:	e7e7      	b.n	8008d48 <SEN_col_row_to_idx+0x50>
 8008d78:	f06f 0002 	mvn.w	r0, #2
 8008d7c:	e7e4      	b.n	8008d48 <SEN_col_row_to_idx+0x50>

08008d7e <SEN_zone_size>:
 8008d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d82:	4680      	mov	r8, r0
 8008d84:	ed2d 8b04 	vpush	{d8-d9}
 8008d88:	460f      	mov	r7, r1
 8008d8a:	4614      	mov	r4, r2
 8008d8c:	2a00      	cmp	r2, #0
 8008d8e:	d04e      	beq.n	8008e2e <SEN_zone_size+0xb0>
 8008d90:	6816      	ldr	r6, [r2, #0]
 8008d92:	2e00      	cmp	r6, #0
 8008d94:	dd4e      	ble.n	8008e34 <SEN_zone_size+0xb6>
 8008d96:	6855      	ldr	r5, [r2, #4]
 8008d98:	2d00      	cmp	r5, #0
 8008d9a:	dd4b      	ble.n	8008e34 <SEN_zone_size+0xb6>
 8008d9c:	edd2 7a04 	vldr	s15, [r2, #16]
 8008da0:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
 8008da4:	ee67 7a89 	vmul.f32	s15, s15, s18
 8008da8:	ee30 8a00 	vadd.f32	s16, s0, s0
 8008dac:	ee17 0a90 	vmov	r0, s15
 8008db0:	f7f7 fb76 	bl	80004a0 <__aeabi_f2d>
 8008db4:	ec41 0b10 	vmov	d0, r0, r1
 8008db8:	f000 fa56 	bl	8009268 <tan>
 8008dbc:	ec51 0b10 	vmov	r0, r1, d0
 8008dc0:	f7f7 febe 	bl	8000b40 <__aeabi_d2f>
 8008dc4:	ee07 0a90 	vmov	s15, r0
 8008dc8:	ee27 7a88 	vmul.f32	s14, s15, s16
 8008dcc:	ee07 6a90 	vmov	s15, r6
 8008dd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008dd4:	eec7 8a27 	vdiv.f32	s17, s14, s15
 8008dd8:	edd4 7a05 	vldr	s15, [r4, #20]
 8008ddc:	ee67 7a89 	vmul.f32	s15, s15, s18
 8008de0:	ee17 0a90 	vmov	r0, s15
 8008de4:	f7f7 fb5c 	bl	80004a0 <__aeabi_f2d>
 8008de8:	ec41 0b10 	vmov	d0, r0, r1
 8008dec:	f000 fa3c 	bl	8009268 <tan>
 8008df0:	ec51 0b10 	vmov	r0, r1, d0
 8008df4:	f7f7 fea4 	bl	8000b40 <__aeabi_d2f>
 8008df8:	ee07 0a90 	vmov	s15, r0
 8008dfc:	ee27 8a88 	vmul.f32	s16, s15, s16
 8008e00:	ee07 5a90 	vmov	s15, r5
 8008e04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e08:	7e23      	ldrb	r3, [r4, #24]
 8008e0a:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8008e0e:	2b03      	cmp	r3, #3
 8008e10:	f04f 0000 	mov.w	r0, #0
 8008e14:	bf95      	itete	ls
 8008e16:	edc8 8a00 	vstrls	s17, [r8]
 8008e1a:	ed88 7a00 	vstrhi	s14, [r8]
 8008e1e:	ed87 7a00 	vstrls	s14, [r7]
 8008e22:	edc7 8a00 	vstrhi	s17, [r7]
 8008e26:	ecbd 8b04 	vpop	{d8-d9}
 8008e2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e2e:	f06f 0001 	mvn.w	r0, #1
 8008e32:	e7f8      	b.n	8008e26 <SEN_zone_size+0xa8>
 8008e34:	f06f 0003 	mvn.w	r0, #3
 8008e38:	e7f5      	b.n	8008e26 <SEN_zone_size+0xa8>

08008e3a <SEN_actual_res>:
 8008e3a:	b162      	cbz	r2, 8008e56 <SEN_actual_res+0x1c>
 8008e3c:	7e13      	ldrb	r3, [r2, #24]
 8008e3e:	2b03      	cmp	r3, #3
 8008e40:	bf95      	itete	ls
 8008e42:	6813      	ldrls	r3, [r2, #0]
 8008e44:	6853      	ldrhi	r3, [r2, #4]
 8008e46:	6003      	strls	r3, [r0, #0]
 8008e48:	6003      	strhi	r3, [r0, #0]
 8008e4a:	bf94      	ite	ls
 8008e4c:	6853      	ldrls	r3, [r2, #4]
 8008e4e:	6813      	ldrhi	r3, [r2, #0]
 8008e50:	600b      	str	r3, [r1, #0]
 8008e52:	2000      	movs	r0, #0
 8008e54:	4770      	bx	lr
 8008e56:	f06f 0001 	mvn.w	r0, #1
 8008e5a:	4770      	bx	lr

08008e5c <SEN_col_row_to_mm>:
 8008e5c:	b570      	push	{r4, r5, r6, lr}
 8008e5e:	ed2d 8b02 	vpush	{d8}
 8008e62:	b084      	sub	sp, #16
 8008e64:	ee08 2a90 	vmov	s17, r2
 8008e68:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008e6a:	ee08 3a10 	vmov	s16, r3
 8008e6e:	4605      	mov	r5, r0
 8008e70:	460c      	mov	r4, r1
 8008e72:	b39e      	cbz	r6, 8008edc <SEN_col_row_to_mm+0x80>
 8008e74:	4632      	mov	r2, r6
 8008e76:	a901      	add	r1, sp, #4
 8008e78:	4668      	mov	r0, sp
 8008e7a:	f7ff ff80 	bl	8008d7e <SEN_zone_size>
 8008e7e:	bb48      	cbnz	r0, 8008ed4 <SEN_col_row_to_mm+0x78>
 8008e80:	4632      	mov	r2, r6
 8008e82:	a903      	add	r1, sp, #12
 8008e84:	a802      	add	r0, sp, #8
 8008e86:	f7ff ffd8 	bl	8008e3a <SEN_actual_res>
 8008e8a:	bb18      	cbnz	r0, 8008ed4 <SEN_col_row_to_mm+0x78>
 8008e8c:	eddd 7a02 	vldr	s15, [sp, #8]
 8008e90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e9c:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8008ea0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8008ea4:	eee7 8aa6 	vfma.f32	s17, s15, s13
 8008ea8:	eddd 7a00 	vldr	s15, [sp]
 8008eac:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8008eb0:	eddd 7a03 	vldr	s15, [sp, #12]
 8008eb4:	edc5 8a00 	vstr	s17, [r5]
 8008eb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ebc:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8008ec0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008ec4:	eddd 7a01 	vldr	s15, [sp, #4]
 8008ec8:	eea7 8a26 	vfma.f32	s16, s14, s13
 8008ecc:	ee28 8a27 	vmul.f32	s16, s16, s15
 8008ed0:	ed84 8a00 	vstr	s16, [r4]
 8008ed4:	b004      	add	sp, #16
 8008ed6:	ecbd 8b02 	vpop	{d8}
 8008eda:	bd70      	pop	{r4, r5, r6, pc}
 8008edc:	f06f 0001 	mvn.w	r0, #1
 8008ee0:	e7f8      	b.n	8008ed4 <SEN_col_row_to_mm+0x78>

08008ee2 <SEN_idx_to_mm>:
 8008ee2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ee4:	4606      	mov	r6, r0
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	460f      	mov	r7, r1
 8008eea:	461c      	mov	r4, r3
 8008eec:	b193      	cbz	r3, 8008f14 <SEN_idx_to_mm+0x32>
 8008eee:	2a00      	cmp	r2, #0
 8008ef0:	db13      	blt.n	8008f1a <SEN_idx_to_mm+0x38>
 8008ef2:	6899      	ldr	r1, [r3, #8]
 8008ef4:	4291      	cmp	r1, r2
 8008ef6:	dd10      	ble.n	8008f1a <SEN_idx_to_mm+0x38>
 8008ef8:	a903      	add	r1, sp, #12
 8008efa:	a802      	add	r0, sp, #8
 8008efc:	f7ff febc 	bl	8008c78 <SEN_idx_to_col_row>
 8008f00:	b930      	cbnz	r0, 8008f10 <SEN_idx_to_mm+0x2e>
 8008f02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f06:	9400      	str	r4, [sp, #0]
 8008f08:	4639      	mov	r1, r7
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	f7ff ffa6 	bl	8008e5c <SEN_col_row_to_mm>
 8008f10:	b005      	add	sp, #20
 8008f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f14:	f06f 0001 	mvn.w	r0, #1
 8008f18:	e7fa      	b.n	8008f10 <SEN_idx_to_mm+0x2e>
 8008f1a:	f06f 0002 	mvn.w	r0, #2
 8008f1e:	e7f7      	b.n	8008f10 <SEN_idx_to_mm+0x2e>

08008f20 <SEN_mm_to_col_row>:
 8008f20:	b570      	push	{r4, r5, r6, lr}
 8008f22:	ed2d 8b02 	vpush	{d8}
 8008f26:	4606      	mov	r6, r0
 8008f28:	eef0 8a40 	vmov.f32	s17, s0
 8008f2c:	b084      	sub	sp, #16
 8008f2e:	460d      	mov	r5, r1
 8008f30:	eeb0 8a60 	vmov.f32	s16, s1
 8008f34:	eeb0 0a41 	vmov.f32	s0, s2
 8008f38:	4614      	mov	r4, r2
 8008f3a:	2a00      	cmp	r2, #0
 8008f3c:	d04e      	beq.n	8008fdc <SEN_mm_to_col_row+0xbc>
 8008f3e:	a901      	add	r1, sp, #4
 8008f40:	4668      	mov	r0, sp
 8008f42:	f7ff ff1c 	bl	8008d7e <SEN_zone_size>
 8008f46:	b940      	cbnz	r0, 8008f5a <SEN_mm_to_col_row+0x3a>
 8008f48:	eddd 7a00 	vldr	s15, [sp]
 8008f4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f54:	d805      	bhi.n	8008f62 <SEN_mm_to_col_row+0x42>
 8008f56:	f06f 0002 	mvn.w	r0, #2
 8008f5a:	b004      	add	sp, #16
 8008f5c:	ecbd 8b02 	vpop	{d8}
 8008f60:	bd70      	pop	{r4, r5, r6, pc}
 8008f62:	eddd 7a01 	vldr	s15, [sp, #4]
 8008f66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f6e:	d9f2      	bls.n	8008f56 <SEN_mm_to_col_row+0x36>
 8008f70:	4622      	mov	r2, r4
 8008f72:	a903      	add	r1, sp, #12
 8008f74:	a802      	add	r0, sp, #8
 8008f76:	f7ff ff60 	bl	8008e3a <SEN_actual_res>
 8008f7a:	2800      	cmp	r0, #0
 8008f7c:	d1ed      	bne.n	8008f5a <SEN_mm_to_col_row+0x3a>
 8008f7e:	eddd 7a02 	vldr	s15, [sp, #8]
 8008f82:	ed9d 5a01 	vldr	s10, [sp, #4]
 8008f86:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8008f8a:	eddd 7a00 	vldr	s15, [sp]
 8008f8e:	ee88 7aa7 	vdiv.f32	s14, s17, s15
 8008f92:	eddd 7a03 	vldr	s15, [sp, #12]
 8008f96:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8008f9a:	eec8 7a05 	vdiv.f32	s15, s16, s10
 8008f9e:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8008fa2:	eea6 7a25 	vfma.f32	s14, s12, s11
 8008fa6:	eee6 7aa5 	vfma.f32	s15, s13, s11
 8008faa:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fb2:	d4d0      	bmi.n	8008f56 <SEN_mm_to_col_row+0x36>
 8008fb4:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8008fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fbc:	d9cb      	bls.n	8008f56 <SEN_mm_to_col_row+0x36>
 8008fbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fc6:	d4c6      	bmi.n	8008f56 <SEN_mm_to_col_row+0x36>
 8008fc8:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fd0:	d9c1      	bls.n	8008f56 <SEN_mm_to_col_row+0x36>
 8008fd2:	ed86 7a00 	vstr	s14, [r6]
 8008fd6:	edc5 7a00 	vstr	s15, [r5]
 8008fda:	e7be      	b.n	8008f5a <SEN_mm_to_col_row+0x3a>
 8008fdc:	f06f 0001 	mvn.w	r0, #1
 8008fe0:	e7bb      	b.n	8008f5a <SEN_mm_to_col_row+0x3a>

08008fe2 <SEN_mm_to_idx>:
 8008fe2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008fe4:	4604      	mov	r4, r0
 8008fe6:	b1c1      	cbz	r1, 800901a <SEN_mm_to_idx+0x38>
 8008fe8:	460a      	mov	r2, r1
 8008fea:	9101      	str	r1, [sp, #4]
 8008fec:	a802      	add	r0, sp, #8
 8008fee:	a903      	add	r1, sp, #12
 8008ff0:	f7ff ff96 	bl	8008f20 <SEN_mm_to_col_row>
 8008ff4:	b978      	cbnz	r0, 8009016 <SEN_mm_to_idx+0x34>
 8008ff6:	eddd 7a03 	vldr	s15, [sp, #12]
 8008ffa:	9b01      	ldr	r3, [sp, #4]
 8008ffc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009000:	4620      	mov	r0, r4
 8009002:	ee17 2a90 	vmov	r2, s15
 8009006:	eddd 7a02 	vldr	s15, [sp, #8]
 800900a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800900e:	ee17 1a90 	vmov	r1, s15
 8009012:	f7ff fe71 	bl	8008cf8 <SEN_col_row_to_idx>
 8009016:	b004      	add	sp, #16
 8009018:	bd10      	pop	{r4, pc}
 800901a:	f06f 0001 	mvn.w	r0, #1
 800901e:	e7fa      	b.n	8009016 <SEN_mm_to_idx+0x34>

08009020 <memset>:
 8009020:	4402      	add	r2, r0
 8009022:	4603      	mov	r3, r0
 8009024:	4293      	cmp	r3, r2
 8009026:	d100      	bne.n	800902a <memset+0xa>
 8009028:	4770      	bx	lr
 800902a:	f803 1b01 	strb.w	r1, [r3], #1
 800902e:	e7f9      	b.n	8009024 <memset+0x4>

08009030 <__errno>:
 8009030:	4b01      	ldr	r3, [pc, #4]	; (8009038 <__errno+0x8>)
 8009032:	6818      	ldr	r0, [r3, #0]
 8009034:	4770      	bx	lr
 8009036:	bf00      	nop
 8009038:	20000068 	.word	0x20000068

0800903c <__libc_init_array>:
 800903c:	b570      	push	{r4, r5, r6, lr}
 800903e:	4d0d      	ldr	r5, [pc, #52]	; (8009074 <__libc_init_array+0x38>)
 8009040:	4c0d      	ldr	r4, [pc, #52]	; (8009078 <__libc_init_array+0x3c>)
 8009042:	1b64      	subs	r4, r4, r5
 8009044:	10a4      	asrs	r4, r4, #2
 8009046:	2600      	movs	r6, #0
 8009048:	42a6      	cmp	r6, r4
 800904a:	d109      	bne.n	8009060 <__libc_init_array+0x24>
 800904c:	4d0b      	ldr	r5, [pc, #44]	; (800907c <__libc_init_array+0x40>)
 800904e:	4c0c      	ldr	r4, [pc, #48]	; (8009080 <__libc_init_array+0x44>)
 8009050:	f002 f9f2 	bl	800b438 <_init>
 8009054:	1b64      	subs	r4, r4, r5
 8009056:	10a4      	asrs	r4, r4, #2
 8009058:	2600      	movs	r6, #0
 800905a:	42a6      	cmp	r6, r4
 800905c:	d105      	bne.n	800906a <__libc_init_array+0x2e>
 800905e:	bd70      	pop	{r4, r5, r6, pc}
 8009060:	f855 3b04 	ldr.w	r3, [r5], #4
 8009064:	4798      	blx	r3
 8009066:	3601      	adds	r6, #1
 8009068:	e7ee      	b.n	8009048 <__libc_init_array+0xc>
 800906a:	f855 3b04 	ldr.w	r3, [r5], #4
 800906e:	4798      	blx	r3
 8009070:	3601      	adds	r6, #1
 8009072:	e7f2      	b.n	800905a <__libc_init_array+0x1e>
 8009074:	080211d0 	.word	0x080211d0
 8009078:	080211d0 	.word	0x080211d0
 800907c:	080211d0 	.word	0x080211d0
 8009080:	080211d4 	.word	0x080211d4

08009084 <memcpy>:
 8009084:	440a      	add	r2, r1
 8009086:	4291      	cmp	r1, r2
 8009088:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800908c:	d100      	bne.n	8009090 <memcpy+0xc>
 800908e:	4770      	bx	lr
 8009090:	b510      	push	{r4, lr}
 8009092:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009096:	f803 4f01 	strb.w	r4, [r3, #1]!
 800909a:	4291      	cmp	r1, r2
 800909c:	d1f9      	bne.n	8009092 <memcpy+0xe>
 800909e:	bd10      	pop	{r4, pc}

080090a0 <exp>:
 80090a0:	b538      	push	{r3, r4, r5, lr}
 80090a2:	ed2d 8b02 	vpush	{d8}
 80090a6:	ec55 4b10 	vmov	r4, r5, d0
 80090aa:	f000 fc85 	bl	80099b8 <__ieee754_exp>
 80090ae:	eeb0 8a40 	vmov.f32	s16, s0
 80090b2:	eef0 8a60 	vmov.f32	s17, s1
 80090b6:	ec45 4b10 	vmov	d0, r4, r5
 80090ba:	f000 f909 	bl	80092d0 <finite>
 80090be:	b168      	cbz	r0, 80090dc <exp+0x3c>
 80090c0:	a317      	add	r3, pc, #92	; (adr r3, 8009120 <exp+0x80>)
 80090c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c6:	4620      	mov	r0, r4
 80090c8:	4629      	mov	r1, r5
 80090ca:	f7f7 fcd1 	bl	8000a70 <__aeabi_dcmpgt>
 80090ce:	b160      	cbz	r0, 80090ea <exp+0x4a>
 80090d0:	f7ff ffae 	bl	8009030 <__errno>
 80090d4:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8009110 <exp+0x70>
 80090d8:	2322      	movs	r3, #34	; 0x22
 80090da:	6003      	str	r3, [r0, #0]
 80090dc:	eeb0 0a48 	vmov.f32	s0, s16
 80090e0:	eef0 0a68 	vmov.f32	s1, s17
 80090e4:	ecbd 8b02 	vpop	{d8}
 80090e8:	bd38      	pop	{r3, r4, r5, pc}
 80090ea:	a30f      	add	r3, pc, #60	; (adr r3, 8009128 <exp+0x88>)
 80090ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f0:	4620      	mov	r0, r4
 80090f2:	4629      	mov	r1, r5
 80090f4:	f7f7 fc9e 	bl	8000a34 <__aeabi_dcmplt>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	d0ef      	beq.n	80090dc <exp+0x3c>
 80090fc:	f7ff ff98 	bl	8009030 <__errno>
 8009100:	2322      	movs	r3, #34	; 0x22
 8009102:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8009118 <exp+0x78>
 8009106:	6003      	str	r3, [r0, #0]
 8009108:	e7e8      	b.n	80090dc <exp+0x3c>
 800910a:	bf00      	nop
 800910c:	f3af 8000 	nop.w
 8009110:	00000000 	.word	0x00000000
 8009114:	7ff00000 	.word	0x7ff00000
	...
 8009120:	fefa39ef 	.word	0xfefa39ef
 8009124:	40862e42 	.word	0x40862e42
 8009128:	d52d3051 	.word	0xd52d3051
 800912c:	c0874910 	.word	0xc0874910

08009130 <pow>:
 8009130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009132:	ed2d 8b02 	vpush	{d8}
 8009136:	eeb0 8a40 	vmov.f32	s16, s0
 800913a:	eef0 8a60 	vmov.f32	s17, s1
 800913e:	ec55 4b11 	vmov	r4, r5, d1
 8009142:	f000 fdbd 	bl	8009cc0 <__ieee754_pow>
 8009146:	4622      	mov	r2, r4
 8009148:	462b      	mov	r3, r5
 800914a:	4620      	mov	r0, r4
 800914c:	4629      	mov	r1, r5
 800914e:	ec57 6b10 	vmov	r6, r7, d0
 8009152:	f7f7 fc97 	bl	8000a84 <__aeabi_dcmpun>
 8009156:	2800      	cmp	r0, #0
 8009158:	d13b      	bne.n	80091d2 <pow+0xa2>
 800915a:	ec51 0b18 	vmov	r0, r1, d8
 800915e:	2200      	movs	r2, #0
 8009160:	2300      	movs	r3, #0
 8009162:	f7f7 fc5d 	bl	8000a20 <__aeabi_dcmpeq>
 8009166:	b1b8      	cbz	r0, 8009198 <pow+0x68>
 8009168:	2200      	movs	r2, #0
 800916a:	2300      	movs	r3, #0
 800916c:	4620      	mov	r0, r4
 800916e:	4629      	mov	r1, r5
 8009170:	f7f7 fc56 	bl	8000a20 <__aeabi_dcmpeq>
 8009174:	2800      	cmp	r0, #0
 8009176:	d146      	bne.n	8009206 <pow+0xd6>
 8009178:	ec45 4b10 	vmov	d0, r4, r5
 800917c:	f000 f8a8 	bl	80092d0 <finite>
 8009180:	b338      	cbz	r0, 80091d2 <pow+0xa2>
 8009182:	2200      	movs	r2, #0
 8009184:	2300      	movs	r3, #0
 8009186:	4620      	mov	r0, r4
 8009188:	4629      	mov	r1, r5
 800918a:	f7f7 fc53 	bl	8000a34 <__aeabi_dcmplt>
 800918e:	b300      	cbz	r0, 80091d2 <pow+0xa2>
 8009190:	f7ff ff4e 	bl	8009030 <__errno>
 8009194:	2322      	movs	r3, #34	; 0x22
 8009196:	e01b      	b.n	80091d0 <pow+0xa0>
 8009198:	ec47 6b10 	vmov	d0, r6, r7
 800919c:	f000 f898 	bl	80092d0 <finite>
 80091a0:	b9e0      	cbnz	r0, 80091dc <pow+0xac>
 80091a2:	eeb0 0a48 	vmov.f32	s0, s16
 80091a6:	eef0 0a68 	vmov.f32	s1, s17
 80091aa:	f000 f891 	bl	80092d0 <finite>
 80091ae:	b1a8      	cbz	r0, 80091dc <pow+0xac>
 80091b0:	ec45 4b10 	vmov	d0, r4, r5
 80091b4:	f000 f88c 	bl	80092d0 <finite>
 80091b8:	b180      	cbz	r0, 80091dc <pow+0xac>
 80091ba:	4632      	mov	r2, r6
 80091bc:	463b      	mov	r3, r7
 80091be:	4630      	mov	r0, r6
 80091c0:	4639      	mov	r1, r7
 80091c2:	f7f7 fc5f 	bl	8000a84 <__aeabi_dcmpun>
 80091c6:	2800      	cmp	r0, #0
 80091c8:	d0e2      	beq.n	8009190 <pow+0x60>
 80091ca:	f7ff ff31 	bl	8009030 <__errno>
 80091ce:	2321      	movs	r3, #33	; 0x21
 80091d0:	6003      	str	r3, [r0, #0]
 80091d2:	ecbd 8b02 	vpop	{d8}
 80091d6:	ec47 6b10 	vmov	d0, r6, r7
 80091da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091dc:	2200      	movs	r2, #0
 80091de:	2300      	movs	r3, #0
 80091e0:	4630      	mov	r0, r6
 80091e2:	4639      	mov	r1, r7
 80091e4:	f7f7 fc1c 	bl	8000a20 <__aeabi_dcmpeq>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	d0f2      	beq.n	80091d2 <pow+0xa2>
 80091ec:	eeb0 0a48 	vmov.f32	s0, s16
 80091f0:	eef0 0a68 	vmov.f32	s1, s17
 80091f4:	f000 f86c 	bl	80092d0 <finite>
 80091f8:	2800      	cmp	r0, #0
 80091fa:	d0ea      	beq.n	80091d2 <pow+0xa2>
 80091fc:	ec45 4b10 	vmov	d0, r4, r5
 8009200:	f000 f866 	bl	80092d0 <finite>
 8009204:	e7c3      	b.n	800918e <pow+0x5e>
 8009206:	4f01      	ldr	r7, [pc, #4]	; (800920c <pow+0xdc>)
 8009208:	2600      	movs	r6, #0
 800920a:	e7e2      	b.n	80091d2 <pow+0xa2>
 800920c:	3ff00000 	.word	0x3ff00000

08009210 <sqrt>:
 8009210:	b538      	push	{r3, r4, r5, lr}
 8009212:	ed2d 8b02 	vpush	{d8}
 8009216:	ec55 4b10 	vmov	r4, r5, d0
 800921a:	f000 f865 	bl	80092e8 <__ieee754_sqrt>
 800921e:	4622      	mov	r2, r4
 8009220:	462b      	mov	r3, r5
 8009222:	4620      	mov	r0, r4
 8009224:	4629      	mov	r1, r5
 8009226:	eeb0 8a40 	vmov.f32	s16, s0
 800922a:	eef0 8a60 	vmov.f32	s17, s1
 800922e:	f7f7 fc29 	bl	8000a84 <__aeabi_dcmpun>
 8009232:	b990      	cbnz	r0, 800925a <sqrt+0x4a>
 8009234:	2200      	movs	r2, #0
 8009236:	2300      	movs	r3, #0
 8009238:	4620      	mov	r0, r4
 800923a:	4629      	mov	r1, r5
 800923c:	f7f7 fbfa 	bl	8000a34 <__aeabi_dcmplt>
 8009240:	b158      	cbz	r0, 800925a <sqrt+0x4a>
 8009242:	f7ff fef5 	bl	8009030 <__errno>
 8009246:	2321      	movs	r3, #33	; 0x21
 8009248:	6003      	str	r3, [r0, #0]
 800924a:	2200      	movs	r2, #0
 800924c:	2300      	movs	r3, #0
 800924e:	4610      	mov	r0, r2
 8009250:	4619      	mov	r1, r3
 8009252:	f7f7 faa7 	bl	80007a4 <__aeabi_ddiv>
 8009256:	ec41 0b18 	vmov	d8, r0, r1
 800925a:	eeb0 0a48 	vmov.f32	s0, s16
 800925e:	eef0 0a68 	vmov.f32	s1, s17
 8009262:	ecbd 8b02 	vpop	{d8}
 8009266:	bd38      	pop	{r3, r4, r5, pc}

08009268 <tan>:
 8009268:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800926a:	ec53 2b10 	vmov	r2, r3, d0
 800926e:	4816      	ldr	r0, [pc, #88]	; (80092c8 <tan+0x60>)
 8009270:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009274:	4281      	cmp	r1, r0
 8009276:	dc07      	bgt.n	8009288 <tan+0x20>
 8009278:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80092c0 <tan+0x58>
 800927c:	2001      	movs	r0, #1
 800927e:	b005      	add	sp, #20
 8009280:	f85d eb04 	ldr.w	lr, [sp], #4
 8009284:	f000 b98c 	b.w	80095a0 <__kernel_tan>
 8009288:	4810      	ldr	r0, [pc, #64]	; (80092cc <tan+0x64>)
 800928a:	4281      	cmp	r1, r0
 800928c:	dd09      	ble.n	80092a2 <tan+0x3a>
 800928e:	ee10 0a10 	vmov	r0, s0
 8009292:	4619      	mov	r1, r3
 8009294:	f7f6 ffa4 	bl	80001e0 <__aeabi_dsub>
 8009298:	ec41 0b10 	vmov	d0, r0, r1
 800929c:	b005      	add	sp, #20
 800929e:	f85d fb04 	ldr.w	pc, [sp], #4
 80092a2:	4668      	mov	r0, sp
 80092a4:	f001 fa38 	bl	800a718 <__ieee754_rem_pio2>
 80092a8:	0040      	lsls	r0, r0, #1
 80092aa:	f000 0002 	and.w	r0, r0, #2
 80092ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80092b2:	ed9d 0b00 	vldr	d0, [sp]
 80092b6:	f1c0 0001 	rsb	r0, r0, #1
 80092ba:	f000 f971 	bl	80095a0 <__kernel_tan>
 80092be:	e7ed      	b.n	800929c <tan+0x34>
	...
 80092c8:	3fe921fb 	.word	0x3fe921fb
 80092cc:	7fefffff 	.word	0x7fefffff

080092d0 <finite>:
 80092d0:	b082      	sub	sp, #8
 80092d2:	ed8d 0b00 	vstr	d0, [sp]
 80092d6:	9801      	ldr	r0, [sp, #4]
 80092d8:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80092dc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80092e0:	0fc0      	lsrs	r0, r0, #31
 80092e2:	b002      	add	sp, #8
 80092e4:	4770      	bx	lr
	...

080092e8 <__ieee754_sqrt>:
 80092e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ec:	ec55 4b10 	vmov	r4, r5, d0
 80092f0:	4e67      	ldr	r6, [pc, #412]	; (8009490 <__ieee754_sqrt+0x1a8>)
 80092f2:	43ae      	bics	r6, r5
 80092f4:	ee10 0a10 	vmov	r0, s0
 80092f8:	ee10 2a10 	vmov	r2, s0
 80092fc:	4629      	mov	r1, r5
 80092fe:	462b      	mov	r3, r5
 8009300:	d10d      	bne.n	800931e <__ieee754_sqrt+0x36>
 8009302:	f7f7 f925 	bl	8000550 <__aeabi_dmul>
 8009306:	4602      	mov	r2, r0
 8009308:	460b      	mov	r3, r1
 800930a:	4620      	mov	r0, r4
 800930c:	4629      	mov	r1, r5
 800930e:	f7f6 ff69 	bl	80001e4 <__adddf3>
 8009312:	4604      	mov	r4, r0
 8009314:	460d      	mov	r5, r1
 8009316:	ec45 4b10 	vmov	d0, r4, r5
 800931a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800931e:	2d00      	cmp	r5, #0
 8009320:	dc0b      	bgt.n	800933a <__ieee754_sqrt+0x52>
 8009322:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009326:	4326      	orrs	r6, r4
 8009328:	d0f5      	beq.n	8009316 <__ieee754_sqrt+0x2e>
 800932a:	b135      	cbz	r5, 800933a <__ieee754_sqrt+0x52>
 800932c:	f7f6 ff58 	bl	80001e0 <__aeabi_dsub>
 8009330:	4602      	mov	r2, r0
 8009332:	460b      	mov	r3, r1
 8009334:	f7f7 fa36 	bl	80007a4 <__aeabi_ddiv>
 8009338:	e7eb      	b.n	8009312 <__ieee754_sqrt+0x2a>
 800933a:	1509      	asrs	r1, r1, #20
 800933c:	f000 808d 	beq.w	800945a <__ieee754_sqrt+0x172>
 8009340:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009344:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8009348:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800934c:	07c9      	lsls	r1, r1, #31
 800934e:	bf5c      	itt	pl
 8009350:	005b      	lslpl	r3, r3, #1
 8009352:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8009356:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800935a:	bf58      	it	pl
 800935c:	0052      	lslpl	r2, r2, #1
 800935e:	2500      	movs	r5, #0
 8009360:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009364:	1076      	asrs	r6, r6, #1
 8009366:	0052      	lsls	r2, r2, #1
 8009368:	f04f 0e16 	mov.w	lr, #22
 800936c:	46ac      	mov	ip, r5
 800936e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009372:	eb0c 0001 	add.w	r0, ip, r1
 8009376:	4298      	cmp	r0, r3
 8009378:	bfde      	ittt	le
 800937a:	1a1b      	suble	r3, r3, r0
 800937c:	eb00 0c01 	addle.w	ip, r0, r1
 8009380:	186d      	addle	r5, r5, r1
 8009382:	005b      	lsls	r3, r3, #1
 8009384:	f1be 0e01 	subs.w	lr, lr, #1
 8009388:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800938c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009390:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009394:	d1ed      	bne.n	8009372 <__ieee754_sqrt+0x8a>
 8009396:	4674      	mov	r4, lr
 8009398:	2720      	movs	r7, #32
 800939a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800939e:	4563      	cmp	r3, ip
 80093a0:	eb01 000e 	add.w	r0, r1, lr
 80093a4:	dc02      	bgt.n	80093ac <__ieee754_sqrt+0xc4>
 80093a6:	d113      	bne.n	80093d0 <__ieee754_sqrt+0xe8>
 80093a8:	4290      	cmp	r0, r2
 80093aa:	d811      	bhi.n	80093d0 <__ieee754_sqrt+0xe8>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	eb00 0e01 	add.w	lr, r0, r1
 80093b2:	da57      	bge.n	8009464 <__ieee754_sqrt+0x17c>
 80093b4:	f1be 0f00 	cmp.w	lr, #0
 80093b8:	db54      	blt.n	8009464 <__ieee754_sqrt+0x17c>
 80093ba:	f10c 0801 	add.w	r8, ip, #1
 80093be:	eba3 030c 	sub.w	r3, r3, ip
 80093c2:	4290      	cmp	r0, r2
 80093c4:	bf88      	it	hi
 80093c6:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 80093ca:	1a12      	subs	r2, r2, r0
 80093cc:	440c      	add	r4, r1
 80093ce:	46c4      	mov	ip, r8
 80093d0:	005b      	lsls	r3, r3, #1
 80093d2:	3f01      	subs	r7, #1
 80093d4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80093d8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80093dc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80093e0:	d1dd      	bne.n	800939e <__ieee754_sqrt+0xb6>
 80093e2:	4313      	orrs	r3, r2
 80093e4:	d01b      	beq.n	800941e <__ieee754_sqrt+0x136>
 80093e6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8009494 <__ieee754_sqrt+0x1ac>
 80093ea:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8009498 <__ieee754_sqrt+0x1b0>
 80093ee:	e9da 0100 	ldrd	r0, r1, [sl]
 80093f2:	e9db 2300 	ldrd	r2, r3, [fp]
 80093f6:	f7f6 fef3 	bl	80001e0 <__aeabi_dsub>
 80093fa:	e9da 8900 	ldrd	r8, r9, [sl]
 80093fe:	4602      	mov	r2, r0
 8009400:	460b      	mov	r3, r1
 8009402:	4640      	mov	r0, r8
 8009404:	4649      	mov	r1, r9
 8009406:	f7f7 fb1f 	bl	8000a48 <__aeabi_dcmple>
 800940a:	b140      	cbz	r0, 800941e <__ieee754_sqrt+0x136>
 800940c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8009410:	e9da 0100 	ldrd	r0, r1, [sl]
 8009414:	e9db 2300 	ldrd	r2, r3, [fp]
 8009418:	d126      	bne.n	8009468 <__ieee754_sqrt+0x180>
 800941a:	3501      	adds	r5, #1
 800941c:	463c      	mov	r4, r7
 800941e:	106a      	asrs	r2, r5, #1
 8009420:	0863      	lsrs	r3, r4, #1
 8009422:	07e9      	lsls	r1, r5, #31
 8009424:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009428:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800942c:	bf48      	it	mi
 800942e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009432:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8009436:	461c      	mov	r4, r3
 8009438:	e76d      	b.n	8009316 <__ieee754_sqrt+0x2e>
 800943a:	0ad3      	lsrs	r3, r2, #11
 800943c:	3815      	subs	r0, #21
 800943e:	0552      	lsls	r2, r2, #21
 8009440:	2b00      	cmp	r3, #0
 8009442:	d0fa      	beq.n	800943a <__ieee754_sqrt+0x152>
 8009444:	02dc      	lsls	r4, r3, #11
 8009446:	d50a      	bpl.n	800945e <__ieee754_sqrt+0x176>
 8009448:	f1c1 0420 	rsb	r4, r1, #32
 800944c:	fa22 f404 	lsr.w	r4, r2, r4
 8009450:	1e4d      	subs	r5, r1, #1
 8009452:	408a      	lsls	r2, r1
 8009454:	4323      	orrs	r3, r4
 8009456:	1b41      	subs	r1, r0, r5
 8009458:	e772      	b.n	8009340 <__ieee754_sqrt+0x58>
 800945a:	4608      	mov	r0, r1
 800945c:	e7f0      	b.n	8009440 <__ieee754_sqrt+0x158>
 800945e:	005b      	lsls	r3, r3, #1
 8009460:	3101      	adds	r1, #1
 8009462:	e7ef      	b.n	8009444 <__ieee754_sqrt+0x15c>
 8009464:	46e0      	mov	r8, ip
 8009466:	e7aa      	b.n	80093be <__ieee754_sqrt+0xd6>
 8009468:	f7f6 febc 	bl	80001e4 <__adddf3>
 800946c:	e9da 8900 	ldrd	r8, r9, [sl]
 8009470:	4602      	mov	r2, r0
 8009472:	460b      	mov	r3, r1
 8009474:	4640      	mov	r0, r8
 8009476:	4649      	mov	r1, r9
 8009478:	f7f7 fadc 	bl	8000a34 <__aeabi_dcmplt>
 800947c:	b120      	cbz	r0, 8009488 <__ieee754_sqrt+0x1a0>
 800947e:	1ca0      	adds	r0, r4, #2
 8009480:	bf08      	it	eq
 8009482:	3501      	addeq	r5, #1
 8009484:	3402      	adds	r4, #2
 8009486:	e7ca      	b.n	800941e <__ieee754_sqrt+0x136>
 8009488:	3401      	adds	r4, #1
 800948a:	f024 0401 	bic.w	r4, r4, #1
 800948e:	e7c6      	b.n	800941e <__ieee754_sqrt+0x136>
 8009490:	7ff00000 	.word	0x7ff00000
 8009494:	20000070 	.word	0x20000070
 8009498:	20000078 	.word	0x20000078
 800949c:	00000000 	.word	0x00000000

080094a0 <ceil>:
 80094a0:	ec51 0b10 	vmov	r0, r1, d0
 80094a4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80094a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ac:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 80094b0:	2e13      	cmp	r6, #19
 80094b2:	ee10 5a10 	vmov	r5, s0
 80094b6:	ee10 8a10 	vmov	r8, s0
 80094ba:	460c      	mov	r4, r1
 80094bc:	dc2f      	bgt.n	800951e <ceil+0x7e>
 80094be:	2e00      	cmp	r6, #0
 80094c0:	da12      	bge.n	80094e8 <ceil+0x48>
 80094c2:	a333      	add	r3, pc, #204	; (adr r3, 8009590 <ceil+0xf0>)
 80094c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c8:	f7f6 fe8c 	bl	80001e4 <__adddf3>
 80094cc:	2200      	movs	r2, #0
 80094ce:	2300      	movs	r3, #0
 80094d0:	f7f7 face 	bl	8000a70 <__aeabi_dcmpgt>
 80094d4:	b128      	cbz	r0, 80094e2 <ceil+0x42>
 80094d6:	2c00      	cmp	r4, #0
 80094d8:	db51      	blt.n	800957e <ceil+0xde>
 80094da:	432c      	orrs	r4, r5
 80094dc:	d053      	beq.n	8009586 <ceil+0xe6>
 80094de:	4c2e      	ldr	r4, [pc, #184]	; (8009598 <ceil+0xf8>)
 80094e0:	2500      	movs	r5, #0
 80094e2:	4621      	mov	r1, r4
 80094e4:	4628      	mov	r0, r5
 80094e6:	e024      	b.n	8009532 <ceil+0x92>
 80094e8:	4f2c      	ldr	r7, [pc, #176]	; (800959c <ceil+0xfc>)
 80094ea:	4137      	asrs	r7, r6
 80094ec:	ea01 0307 	and.w	r3, r1, r7
 80094f0:	4303      	orrs	r3, r0
 80094f2:	d01e      	beq.n	8009532 <ceil+0x92>
 80094f4:	a326      	add	r3, pc, #152	; (adr r3, 8009590 <ceil+0xf0>)
 80094f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fa:	f7f6 fe73 	bl	80001e4 <__adddf3>
 80094fe:	2200      	movs	r2, #0
 8009500:	2300      	movs	r3, #0
 8009502:	f7f7 fab5 	bl	8000a70 <__aeabi_dcmpgt>
 8009506:	2800      	cmp	r0, #0
 8009508:	d0eb      	beq.n	80094e2 <ceil+0x42>
 800950a:	2c00      	cmp	r4, #0
 800950c:	bfc2      	ittt	gt
 800950e:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8009512:	4133      	asrgt	r3, r6
 8009514:	18e4      	addgt	r4, r4, r3
 8009516:	ea24 0407 	bic.w	r4, r4, r7
 800951a:	2500      	movs	r5, #0
 800951c:	e7e1      	b.n	80094e2 <ceil+0x42>
 800951e:	2e33      	cmp	r6, #51	; 0x33
 8009520:	dd0b      	ble.n	800953a <ceil+0x9a>
 8009522:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009526:	d104      	bne.n	8009532 <ceil+0x92>
 8009528:	ee10 2a10 	vmov	r2, s0
 800952c:	460b      	mov	r3, r1
 800952e:	f7f6 fe59 	bl	80001e4 <__adddf3>
 8009532:	ec41 0b10 	vmov	d0, r0, r1
 8009536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800953a:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800953e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009542:	40df      	lsrs	r7, r3
 8009544:	4238      	tst	r0, r7
 8009546:	d0f4      	beq.n	8009532 <ceil+0x92>
 8009548:	a311      	add	r3, pc, #68	; (adr r3, 8009590 <ceil+0xf0>)
 800954a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800954e:	f7f6 fe49 	bl	80001e4 <__adddf3>
 8009552:	2200      	movs	r2, #0
 8009554:	2300      	movs	r3, #0
 8009556:	f7f7 fa8b 	bl	8000a70 <__aeabi_dcmpgt>
 800955a:	2800      	cmp	r0, #0
 800955c:	d0c1      	beq.n	80094e2 <ceil+0x42>
 800955e:	2c00      	cmp	r4, #0
 8009560:	dd0a      	ble.n	8009578 <ceil+0xd8>
 8009562:	2e14      	cmp	r6, #20
 8009564:	d101      	bne.n	800956a <ceil+0xca>
 8009566:	3401      	adds	r4, #1
 8009568:	e006      	b.n	8009578 <ceil+0xd8>
 800956a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800956e:	2301      	movs	r3, #1
 8009570:	40b3      	lsls	r3, r6
 8009572:	441d      	add	r5, r3
 8009574:	45a8      	cmp	r8, r5
 8009576:	d8f6      	bhi.n	8009566 <ceil+0xc6>
 8009578:	ea25 0507 	bic.w	r5, r5, r7
 800957c:	e7b1      	b.n	80094e2 <ceil+0x42>
 800957e:	2500      	movs	r5, #0
 8009580:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009584:	e7ad      	b.n	80094e2 <ceil+0x42>
 8009586:	4625      	mov	r5, r4
 8009588:	e7ab      	b.n	80094e2 <ceil+0x42>
 800958a:	bf00      	nop
 800958c:	f3af 8000 	nop.w
 8009590:	8800759c 	.word	0x8800759c
 8009594:	7e37e43c 	.word	0x7e37e43c
 8009598:	3ff00000 	.word	0x3ff00000
 800959c:	000fffff 	.word	0x000fffff

080095a0 <__kernel_tan>:
 80095a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a4:	ed2d 8b06 	vpush	{d8-d10}
 80095a8:	ec5b ab10 	vmov	sl, fp, d0
 80095ac:	4be0      	ldr	r3, [pc, #896]	; (8009930 <__kernel_tan+0x390>)
 80095ae:	b083      	sub	sp, #12
 80095b0:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80095b4:	429f      	cmp	r7, r3
 80095b6:	ec59 8b11 	vmov	r8, r9, d1
 80095ba:	4606      	mov	r6, r0
 80095bc:	f8cd b000 	str.w	fp, [sp]
 80095c0:	dc61      	bgt.n	8009686 <__kernel_tan+0xe6>
 80095c2:	ee10 0a10 	vmov	r0, s0
 80095c6:	4659      	mov	r1, fp
 80095c8:	f7f7 fa72 	bl	8000ab0 <__aeabi_d2iz>
 80095cc:	4605      	mov	r5, r0
 80095ce:	2800      	cmp	r0, #0
 80095d0:	f040 8083 	bne.w	80096da <__kernel_tan+0x13a>
 80095d4:	1c73      	adds	r3, r6, #1
 80095d6:	4652      	mov	r2, sl
 80095d8:	4313      	orrs	r3, r2
 80095da:	433b      	orrs	r3, r7
 80095dc:	d112      	bne.n	8009604 <__kernel_tan+0x64>
 80095de:	ec4b ab10 	vmov	d0, sl, fp
 80095e2:	f001 fa9f 	bl	800ab24 <fabs>
 80095e6:	49d3      	ldr	r1, [pc, #844]	; (8009934 <__kernel_tan+0x394>)
 80095e8:	ec53 2b10 	vmov	r2, r3, d0
 80095ec:	2000      	movs	r0, #0
 80095ee:	f7f7 f8d9 	bl	80007a4 <__aeabi_ddiv>
 80095f2:	4682      	mov	sl, r0
 80095f4:	468b      	mov	fp, r1
 80095f6:	ec4b ab10 	vmov	d0, sl, fp
 80095fa:	b003      	add	sp, #12
 80095fc:	ecbd 8b06 	vpop	{d8-d10}
 8009600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009604:	2e01      	cmp	r6, #1
 8009606:	d0f6      	beq.n	80095f6 <__kernel_tan+0x56>
 8009608:	4642      	mov	r2, r8
 800960a:	464b      	mov	r3, r9
 800960c:	4650      	mov	r0, sl
 800960e:	4659      	mov	r1, fp
 8009610:	f7f6 fde8 	bl	80001e4 <__adddf3>
 8009614:	4602      	mov	r2, r0
 8009616:	460b      	mov	r3, r1
 8009618:	460f      	mov	r7, r1
 800961a:	2000      	movs	r0, #0
 800961c:	49c6      	ldr	r1, [pc, #792]	; (8009938 <__kernel_tan+0x398>)
 800961e:	f7f7 f8c1 	bl	80007a4 <__aeabi_ddiv>
 8009622:	e9cd 0100 	strd	r0, r1, [sp]
 8009626:	e9dd 2300 	ldrd	r2, r3, [sp]
 800962a:	462e      	mov	r6, r5
 800962c:	4652      	mov	r2, sl
 800962e:	462c      	mov	r4, r5
 8009630:	4630      	mov	r0, r6
 8009632:	461d      	mov	r5, r3
 8009634:	4639      	mov	r1, r7
 8009636:	465b      	mov	r3, fp
 8009638:	f7f6 fdd2 	bl	80001e0 <__aeabi_dsub>
 800963c:	4602      	mov	r2, r0
 800963e:	460b      	mov	r3, r1
 8009640:	4640      	mov	r0, r8
 8009642:	4649      	mov	r1, r9
 8009644:	f7f6 fdcc 	bl	80001e0 <__aeabi_dsub>
 8009648:	4632      	mov	r2, r6
 800964a:	462b      	mov	r3, r5
 800964c:	f7f6 ff80 	bl	8000550 <__aeabi_dmul>
 8009650:	4632      	mov	r2, r6
 8009652:	4680      	mov	r8, r0
 8009654:	4689      	mov	r9, r1
 8009656:	462b      	mov	r3, r5
 8009658:	4630      	mov	r0, r6
 800965a:	4639      	mov	r1, r7
 800965c:	f7f6 ff78 	bl	8000550 <__aeabi_dmul>
 8009660:	4bb4      	ldr	r3, [pc, #720]	; (8009934 <__kernel_tan+0x394>)
 8009662:	2200      	movs	r2, #0
 8009664:	f7f6 fdbe 	bl	80001e4 <__adddf3>
 8009668:	4602      	mov	r2, r0
 800966a:	460b      	mov	r3, r1
 800966c:	4640      	mov	r0, r8
 800966e:	4649      	mov	r1, r9
 8009670:	f7f6 fdb8 	bl	80001e4 <__adddf3>
 8009674:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009678:	f7f6 ff6a 	bl	8000550 <__aeabi_dmul>
 800967c:	4622      	mov	r2, r4
 800967e:	462b      	mov	r3, r5
 8009680:	f7f6 fdb0 	bl	80001e4 <__adddf3>
 8009684:	e7b5      	b.n	80095f2 <__kernel_tan+0x52>
 8009686:	4bad      	ldr	r3, [pc, #692]	; (800993c <__kernel_tan+0x39c>)
 8009688:	429f      	cmp	r7, r3
 800968a:	dd26      	ble.n	80096da <__kernel_tan+0x13a>
 800968c:	9b00      	ldr	r3, [sp, #0]
 800968e:	2b00      	cmp	r3, #0
 8009690:	da09      	bge.n	80096a6 <__kernel_tan+0x106>
 8009692:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009696:	469b      	mov	fp, r3
 8009698:	ee10 aa10 	vmov	sl, s0
 800969c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80096a0:	ee11 8a10 	vmov	r8, s2
 80096a4:	4699      	mov	r9, r3
 80096a6:	4652      	mov	r2, sl
 80096a8:	465b      	mov	r3, fp
 80096aa:	a183      	add	r1, pc, #524	; (adr r1, 80098b8 <__kernel_tan+0x318>)
 80096ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096b0:	f7f6 fd96 	bl	80001e0 <__aeabi_dsub>
 80096b4:	4642      	mov	r2, r8
 80096b6:	464b      	mov	r3, r9
 80096b8:	4604      	mov	r4, r0
 80096ba:	460d      	mov	r5, r1
 80096bc:	a180      	add	r1, pc, #512	; (adr r1, 80098c0 <__kernel_tan+0x320>)
 80096be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096c2:	f7f6 fd8d 	bl	80001e0 <__aeabi_dsub>
 80096c6:	4622      	mov	r2, r4
 80096c8:	462b      	mov	r3, r5
 80096ca:	f7f6 fd8b 	bl	80001e4 <__adddf3>
 80096ce:	f04f 0800 	mov.w	r8, #0
 80096d2:	4682      	mov	sl, r0
 80096d4:	468b      	mov	fp, r1
 80096d6:	f04f 0900 	mov.w	r9, #0
 80096da:	4652      	mov	r2, sl
 80096dc:	465b      	mov	r3, fp
 80096de:	4650      	mov	r0, sl
 80096e0:	4659      	mov	r1, fp
 80096e2:	f7f6 ff35 	bl	8000550 <__aeabi_dmul>
 80096e6:	4602      	mov	r2, r0
 80096e8:	460b      	mov	r3, r1
 80096ea:	ec43 2b18 	vmov	d8, r2, r3
 80096ee:	f7f6 ff2f 	bl	8000550 <__aeabi_dmul>
 80096f2:	ec53 2b18 	vmov	r2, r3, d8
 80096f6:	4604      	mov	r4, r0
 80096f8:	460d      	mov	r5, r1
 80096fa:	4650      	mov	r0, sl
 80096fc:	4659      	mov	r1, fp
 80096fe:	f7f6 ff27 	bl	8000550 <__aeabi_dmul>
 8009702:	a371      	add	r3, pc, #452	; (adr r3, 80098c8 <__kernel_tan+0x328>)
 8009704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009708:	ec41 0b19 	vmov	d9, r0, r1
 800970c:	4620      	mov	r0, r4
 800970e:	4629      	mov	r1, r5
 8009710:	f7f6 ff1e 	bl	8000550 <__aeabi_dmul>
 8009714:	a36e      	add	r3, pc, #440	; (adr r3, 80098d0 <__kernel_tan+0x330>)
 8009716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800971a:	f7f6 fd63 	bl	80001e4 <__adddf3>
 800971e:	4622      	mov	r2, r4
 8009720:	462b      	mov	r3, r5
 8009722:	f7f6 ff15 	bl	8000550 <__aeabi_dmul>
 8009726:	a36c      	add	r3, pc, #432	; (adr r3, 80098d8 <__kernel_tan+0x338>)
 8009728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972c:	f7f6 fd5a 	bl	80001e4 <__adddf3>
 8009730:	4622      	mov	r2, r4
 8009732:	462b      	mov	r3, r5
 8009734:	f7f6 ff0c 	bl	8000550 <__aeabi_dmul>
 8009738:	a369      	add	r3, pc, #420	; (adr r3, 80098e0 <__kernel_tan+0x340>)
 800973a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973e:	f7f6 fd51 	bl	80001e4 <__adddf3>
 8009742:	4622      	mov	r2, r4
 8009744:	462b      	mov	r3, r5
 8009746:	f7f6 ff03 	bl	8000550 <__aeabi_dmul>
 800974a:	a367      	add	r3, pc, #412	; (adr r3, 80098e8 <__kernel_tan+0x348>)
 800974c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009750:	f7f6 fd48 	bl	80001e4 <__adddf3>
 8009754:	4622      	mov	r2, r4
 8009756:	462b      	mov	r3, r5
 8009758:	f7f6 fefa 	bl	8000550 <__aeabi_dmul>
 800975c:	a364      	add	r3, pc, #400	; (adr r3, 80098f0 <__kernel_tan+0x350>)
 800975e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009762:	f7f6 fd3f 	bl	80001e4 <__adddf3>
 8009766:	ec53 2b18 	vmov	r2, r3, d8
 800976a:	f7f6 fef1 	bl	8000550 <__aeabi_dmul>
 800976e:	a362      	add	r3, pc, #392	; (adr r3, 80098f8 <__kernel_tan+0x358>)
 8009770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009774:	ec41 0b1a 	vmov	d10, r0, r1
 8009778:	4620      	mov	r0, r4
 800977a:	4629      	mov	r1, r5
 800977c:	f7f6 fee8 	bl	8000550 <__aeabi_dmul>
 8009780:	a35f      	add	r3, pc, #380	; (adr r3, 8009900 <__kernel_tan+0x360>)
 8009782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009786:	f7f6 fd2d 	bl	80001e4 <__adddf3>
 800978a:	4622      	mov	r2, r4
 800978c:	462b      	mov	r3, r5
 800978e:	f7f6 fedf 	bl	8000550 <__aeabi_dmul>
 8009792:	a35d      	add	r3, pc, #372	; (adr r3, 8009908 <__kernel_tan+0x368>)
 8009794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009798:	f7f6 fd24 	bl	80001e4 <__adddf3>
 800979c:	4622      	mov	r2, r4
 800979e:	462b      	mov	r3, r5
 80097a0:	f7f6 fed6 	bl	8000550 <__aeabi_dmul>
 80097a4:	a35a      	add	r3, pc, #360	; (adr r3, 8009910 <__kernel_tan+0x370>)
 80097a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097aa:	f7f6 fd1b 	bl	80001e4 <__adddf3>
 80097ae:	4622      	mov	r2, r4
 80097b0:	462b      	mov	r3, r5
 80097b2:	f7f6 fecd 	bl	8000550 <__aeabi_dmul>
 80097b6:	a358      	add	r3, pc, #352	; (adr r3, 8009918 <__kernel_tan+0x378>)
 80097b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097bc:	f7f6 fd12 	bl	80001e4 <__adddf3>
 80097c0:	4622      	mov	r2, r4
 80097c2:	462b      	mov	r3, r5
 80097c4:	f7f6 fec4 	bl	8000550 <__aeabi_dmul>
 80097c8:	a355      	add	r3, pc, #340	; (adr r3, 8009920 <__kernel_tan+0x380>)
 80097ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ce:	f7f6 fd09 	bl	80001e4 <__adddf3>
 80097d2:	4602      	mov	r2, r0
 80097d4:	460b      	mov	r3, r1
 80097d6:	ec51 0b1a 	vmov	r0, r1, d10
 80097da:	f7f6 fd03 	bl	80001e4 <__adddf3>
 80097de:	ec53 2b19 	vmov	r2, r3, d9
 80097e2:	f7f6 feb5 	bl	8000550 <__aeabi_dmul>
 80097e6:	4642      	mov	r2, r8
 80097e8:	464b      	mov	r3, r9
 80097ea:	f7f6 fcfb 	bl	80001e4 <__adddf3>
 80097ee:	ec53 2b18 	vmov	r2, r3, d8
 80097f2:	f7f6 fead 	bl	8000550 <__aeabi_dmul>
 80097f6:	4642      	mov	r2, r8
 80097f8:	464b      	mov	r3, r9
 80097fa:	f7f6 fcf3 	bl	80001e4 <__adddf3>
 80097fe:	a34a      	add	r3, pc, #296	; (adr r3, 8009928 <__kernel_tan+0x388>)
 8009800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009804:	4604      	mov	r4, r0
 8009806:	460d      	mov	r5, r1
 8009808:	ec51 0b19 	vmov	r0, r1, d9
 800980c:	f7f6 fea0 	bl	8000550 <__aeabi_dmul>
 8009810:	4622      	mov	r2, r4
 8009812:	462b      	mov	r3, r5
 8009814:	f7f6 fce6 	bl	80001e4 <__adddf3>
 8009818:	460b      	mov	r3, r1
 800981a:	ec41 0b18 	vmov	d8, r0, r1
 800981e:	4602      	mov	r2, r0
 8009820:	4659      	mov	r1, fp
 8009822:	4650      	mov	r0, sl
 8009824:	f7f6 fcde 	bl	80001e4 <__adddf3>
 8009828:	4b44      	ldr	r3, [pc, #272]	; (800993c <__kernel_tan+0x39c>)
 800982a:	429f      	cmp	r7, r3
 800982c:	4604      	mov	r4, r0
 800982e:	460d      	mov	r5, r1
 8009830:	f340 8086 	ble.w	8009940 <__kernel_tan+0x3a0>
 8009834:	4630      	mov	r0, r6
 8009836:	f7f6 fe21 	bl	800047c <__aeabi_i2d>
 800983a:	4622      	mov	r2, r4
 800983c:	4680      	mov	r8, r0
 800983e:	4689      	mov	r9, r1
 8009840:	462b      	mov	r3, r5
 8009842:	4620      	mov	r0, r4
 8009844:	4629      	mov	r1, r5
 8009846:	f7f6 fe83 	bl	8000550 <__aeabi_dmul>
 800984a:	4642      	mov	r2, r8
 800984c:	4606      	mov	r6, r0
 800984e:	460f      	mov	r7, r1
 8009850:	464b      	mov	r3, r9
 8009852:	4620      	mov	r0, r4
 8009854:	4629      	mov	r1, r5
 8009856:	f7f6 fcc5 	bl	80001e4 <__adddf3>
 800985a:	4602      	mov	r2, r0
 800985c:	460b      	mov	r3, r1
 800985e:	4630      	mov	r0, r6
 8009860:	4639      	mov	r1, r7
 8009862:	f7f6 ff9f 	bl	80007a4 <__aeabi_ddiv>
 8009866:	ec53 2b18 	vmov	r2, r3, d8
 800986a:	f7f6 fcb9 	bl	80001e0 <__aeabi_dsub>
 800986e:	4602      	mov	r2, r0
 8009870:	460b      	mov	r3, r1
 8009872:	4650      	mov	r0, sl
 8009874:	4659      	mov	r1, fp
 8009876:	f7f6 fcb3 	bl	80001e0 <__aeabi_dsub>
 800987a:	4602      	mov	r2, r0
 800987c:	460b      	mov	r3, r1
 800987e:	f7f6 fcb1 	bl	80001e4 <__adddf3>
 8009882:	4602      	mov	r2, r0
 8009884:	460b      	mov	r3, r1
 8009886:	4640      	mov	r0, r8
 8009888:	4649      	mov	r1, r9
 800988a:	f7f6 fca9 	bl	80001e0 <__aeabi_dsub>
 800988e:	9b00      	ldr	r3, [sp, #0]
 8009890:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8009894:	f00a 0a02 	and.w	sl, sl, #2
 8009898:	4604      	mov	r4, r0
 800989a:	f1ca 0001 	rsb	r0, sl, #1
 800989e:	460d      	mov	r5, r1
 80098a0:	f7f6 fdec 	bl	800047c <__aeabi_i2d>
 80098a4:	4602      	mov	r2, r0
 80098a6:	460b      	mov	r3, r1
 80098a8:	4620      	mov	r0, r4
 80098aa:	4629      	mov	r1, r5
 80098ac:	f7f6 fe50 	bl	8000550 <__aeabi_dmul>
 80098b0:	e69f      	b.n	80095f2 <__kernel_tan+0x52>
 80098b2:	bf00      	nop
 80098b4:	f3af 8000 	nop.w
 80098b8:	54442d18 	.word	0x54442d18
 80098bc:	3fe921fb 	.word	0x3fe921fb
 80098c0:	33145c07 	.word	0x33145c07
 80098c4:	3c81a626 	.word	0x3c81a626
 80098c8:	74bf7ad4 	.word	0x74bf7ad4
 80098cc:	3efb2a70 	.word	0x3efb2a70
 80098d0:	32f0a7e9 	.word	0x32f0a7e9
 80098d4:	3f12b80f 	.word	0x3f12b80f
 80098d8:	1a8d1068 	.word	0x1a8d1068
 80098dc:	3f3026f7 	.word	0x3f3026f7
 80098e0:	fee08315 	.word	0xfee08315
 80098e4:	3f57dbc8 	.word	0x3f57dbc8
 80098e8:	e96e8493 	.word	0xe96e8493
 80098ec:	3f8226e3 	.word	0x3f8226e3
 80098f0:	1bb341fe 	.word	0x1bb341fe
 80098f4:	3faba1ba 	.word	0x3faba1ba
 80098f8:	db605373 	.word	0xdb605373
 80098fc:	bef375cb 	.word	0xbef375cb
 8009900:	a03792a6 	.word	0xa03792a6
 8009904:	3f147e88 	.word	0x3f147e88
 8009908:	f2f26501 	.word	0xf2f26501
 800990c:	3f4344d8 	.word	0x3f4344d8
 8009910:	c9560328 	.word	0xc9560328
 8009914:	3f6d6d22 	.word	0x3f6d6d22
 8009918:	8406d637 	.word	0x8406d637
 800991c:	3f9664f4 	.word	0x3f9664f4
 8009920:	1110fe7a 	.word	0x1110fe7a
 8009924:	3fc11111 	.word	0x3fc11111
 8009928:	55555563 	.word	0x55555563
 800992c:	3fd55555 	.word	0x3fd55555
 8009930:	3e2fffff 	.word	0x3e2fffff
 8009934:	3ff00000 	.word	0x3ff00000
 8009938:	bff00000 	.word	0xbff00000
 800993c:	3fe59427 	.word	0x3fe59427
 8009940:	2e01      	cmp	r6, #1
 8009942:	d02f      	beq.n	80099a4 <__kernel_tan+0x404>
 8009944:	460f      	mov	r7, r1
 8009946:	4602      	mov	r2, r0
 8009948:	460b      	mov	r3, r1
 800994a:	4689      	mov	r9, r1
 800994c:	2000      	movs	r0, #0
 800994e:	4917      	ldr	r1, [pc, #92]	; (80099ac <__kernel_tan+0x40c>)
 8009950:	f7f6 ff28 	bl	80007a4 <__aeabi_ddiv>
 8009954:	2600      	movs	r6, #0
 8009956:	e9cd 0100 	strd	r0, r1, [sp]
 800995a:	4652      	mov	r2, sl
 800995c:	465b      	mov	r3, fp
 800995e:	4630      	mov	r0, r6
 8009960:	4639      	mov	r1, r7
 8009962:	f7f6 fc3d 	bl	80001e0 <__aeabi_dsub>
 8009966:	e9dd 4500 	ldrd	r4, r5, [sp]
 800996a:	4602      	mov	r2, r0
 800996c:	460b      	mov	r3, r1
 800996e:	ec51 0b18 	vmov	r0, r1, d8
 8009972:	f7f6 fc35 	bl	80001e0 <__aeabi_dsub>
 8009976:	4632      	mov	r2, r6
 8009978:	462b      	mov	r3, r5
 800997a:	f7f6 fde9 	bl	8000550 <__aeabi_dmul>
 800997e:	46b0      	mov	r8, r6
 8009980:	460f      	mov	r7, r1
 8009982:	4642      	mov	r2, r8
 8009984:	462b      	mov	r3, r5
 8009986:	4634      	mov	r4, r6
 8009988:	4649      	mov	r1, r9
 800998a:	4606      	mov	r6, r0
 800998c:	4640      	mov	r0, r8
 800998e:	f7f6 fddf 	bl	8000550 <__aeabi_dmul>
 8009992:	4b07      	ldr	r3, [pc, #28]	; (80099b0 <__kernel_tan+0x410>)
 8009994:	2200      	movs	r2, #0
 8009996:	f7f6 fc25 	bl	80001e4 <__adddf3>
 800999a:	4602      	mov	r2, r0
 800999c:	460b      	mov	r3, r1
 800999e:	4630      	mov	r0, r6
 80099a0:	4639      	mov	r1, r7
 80099a2:	e665      	b.n	8009670 <__kernel_tan+0xd0>
 80099a4:	4682      	mov	sl, r0
 80099a6:	468b      	mov	fp, r1
 80099a8:	e625      	b.n	80095f6 <__kernel_tan+0x56>
 80099aa:	bf00      	nop
 80099ac:	bff00000 	.word	0xbff00000
 80099b0:	3ff00000 	.word	0x3ff00000
 80099b4:	00000000 	.word	0x00000000

080099b8 <__ieee754_exp>:
 80099b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099bc:	ec55 4b10 	vmov	r4, r5, d0
 80099c0:	49b5      	ldr	r1, [pc, #724]	; (8009c98 <__ieee754_exp+0x2e0>)
 80099c2:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80099c6:	428a      	cmp	r2, r1
 80099c8:	ed2d 8b04 	vpush	{d8-d9}
 80099cc:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80099d0:	d93b      	bls.n	8009a4a <__ieee754_exp+0x92>
 80099d2:	49b2      	ldr	r1, [pc, #712]	; (8009c9c <__ieee754_exp+0x2e4>)
 80099d4:	428a      	cmp	r2, r1
 80099d6:	d916      	bls.n	8009a06 <__ieee754_exp+0x4e>
 80099d8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80099dc:	4323      	orrs	r3, r4
 80099de:	ee10 2a10 	vmov	r2, s0
 80099e2:	d007      	beq.n	80099f4 <__ieee754_exp+0x3c>
 80099e4:	462b      	mov	r3, r5
 80099e6:	4620      	mov	r0, r4
 80099e8:	4629      	mov	r1, r5
 80099ea:	f7f6 fbfb 	bl	80001e4 <__adddf3>
 80099ee:	4604      	mov	r4, r0
 80099f0:	460d      	mov	r5, r1
 80099f2:	e002      	b.n	80099fa <__ieee754_exp+0x42>
 80099f4:	b10e      	cbz	r6, 80099fa <__ieee754_exp+0x42>
 80099f6:	2400      	movs	r4, #0
 80099f8:	2500      	movs	r5, #0
 80099fa:	ecbd 8b04 	vpop	{d8-d9}
 80099fe:	ec45 4b10 	vmov	d0, r4, r5
 8009a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a06:	a38e      	add	r3, pc, #568	; (adr r3, 8009c40 <__ieee754_exp+0x288>)
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	ee10 0a10 	vmov	r0, s0
 8009a10:	4629      	mov	r1, r5
 8009a12:	f7f7 f82d 	bl	8000a70 <__aeabi_dcmpgt>
 8009a16:	4607      	mov	r7, r0
 8009a18:	b130      	cbz	r0, 8009a28 <__ieee754_exp+0x70>
 8009a1a:	ecbd 8b04 	vpop	{d8-d9}
 8009a1e:	2000      	movs	r0, #0
 8009a20:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a24:	f001 b92d 	b.w	800ac82 <__math_oflow>
 8009a28:	a387      	add	r3, pc, #540	; (adr r3, 8009c48 <__ieee754_exp+0x290>)
 8009a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2e:	4620      	mov	r0, r4
 8009a30:	4629      	mov	r1, r5
 8009a32:	f7f6 ffff 	bl	8000a34 <__aeabi_dcmplt>
 8009a36:	2800      	cmp	r0, #0
 8009a38:	f000 808b 	beq.w	8009b52 <__ieee754_exp+0x19a>
 8009a3c:	ecbd 8b04 	vpop	{d8-d9}
 8009a40:	4638      	mov	r0, r7
 8009a42:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a46:	f001 b913 	b.w	800ac70 <__math_uflow>
 8009a4a:	4b95      	ldr	r3, [pc, #596]	; (8009ca0 <__ieee754_exp+0x2e8>)
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	f240 80ac 	bls.w	8009baa <__ieee754_exp+0x1f2>
 8009a52:	4b94      	ldr	r3, [pc, #592]	; (8009ca4 <__ieee754_exp+0x2ec>)
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d87c      	bhi.n	8009b52 <__ieee754_exp+0x19a>
 8009a58:	4b93      	ldr	r3, [pc, #588]	; (8009ca8 <__ieee754_exp+0x2f0>)
 8009a5a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a62:	ee10 0a10 	vmov	r0, s0
 8009a66:	4629      	mov	r1, r5
 8009a68:	f7f6 fbba 	bl	80001e0 <__aeabi_dsub>
 8009a6c:	4b8f      	ldr	r3, [pc, #572]	; (8009cac <__ieee754_exp+0x2f4>)
 8009a6e:	00f7      	lsls	r7, r6, #3
 8009a70:	443b      	add	r3, r7
 8009a72:	ed93 7b00 	vldr	d7, [r3]
 8009a76:	f1c6 0a01 	rsb	sl, r6, #1
 8009a7a:	4680      	mov	r8, r0
 8009a7c:	4689      	mov	r9, r1
 8009a7e:	ebaa 0a06 	sub.w	sl, sl, r6
 8009a82:	eeb0 8a47 	vmov.f32	s16, s14
 8009a86:	eef0 8a67 	vmov.f32	s17, s15
 8009a8a:	ec53 2b18 	vmov	r2, r3, d8
 8009a8e:	4640      	mov	r0, r8
 8009a90:	4649      	mov	r1, r9
 8009a92:	f7f6 fba5 	bl	80001e0 <__aeabi_dsub>
 8009a96:	4604      	mov	r4, r0
 8009a98:	460d      	mov	r5, r1
 8009a9a:	4622      	mov	r2, r4
 8009a9c:	462b      	mov	r3, r5
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	4629      	mov	r1, r5
 8009aa2:	f7f6 fd55 	bl	8000550 <__aeabi_dmul>
 8009aa6:	a36a      	add	r3, pc, #424	; (adr r3, 8009c50 <__ieee754_exp+0x298>)
 8009aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aac:	4606      	mov	r6, r0
 8009aae:	460f      	mov	r7, r1
 8009ab0:	f7f6 fd4e 	bl	8000550 <__aeabi_dmul>
 8009ab4:	a368      	add	r3, pc, #416	; (adr r3, 8009c58 <__ieee754_exp+0x2a0>)
 8009ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aba:	f7f6 fb91 	bl	80001e0 <__aeabi_dsub>
 8009abe:	4632      	mov	r2, r6
 8009ac0:	463b      	mov	r3, r7
 8009ac2:	f7f6 fd45 	bl	8000550 <__aeabi_dmul>
 8009ac6:	a366      	add	r3, pc, #408	; (adr r3, 8009c60 <__ieee754_exp+0x2a8>)
 8009ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009acc:	f7f6 fb8a 	bl	80001e4 <__adddf3>
 8009ad0:	4632      	mov	r2, r6
 8009ad2:	463b      	mov	r3, r7
 8009ad4:	f7f6 fd3c 	bl	8000550 <__aeabi_dmul>
 8009ad8:	a363      	add	r3, pc, #396	; (adr r3, 8009c68 <__ieee754_exp+0x2b0>)
 8009ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ade:	f7f6 fb7f 	bl	80001e0 <__aeabi_dsub>
 8009ae2:	4632      	mov	r2, r6
 8009ae4:	463b      	mov	r3, r7
 8009ae6:	f7f6 fd33 	bl	8000550 <__aeabi_dmul>
 8009aea:	a361      	add	r3, pc, #388	; (adr r3, 8009c70 <__ieee754_exp+0x2b8>)
 8009aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af0:	f7f6 fb78 	bl	80001e4 <__adddf3>
 8009af4:	4632      	mov	r2, r6
 8009af6:	463b      	mov	r3, r7
 8009af8:	f7f6 fd2a 	bl	8000550 <__aeabi_dmul>
 8009afc:	4602      	mov	r2, r0
 8009afe:	460b      	mov	r3, r1
 8009b00:	4620      	mov	r0, r4
 8009b02:	4629      	mov	r1, r5
 8009b04:	f7f6 fb6c 	bl	80001e0 <__aeabi_dsub>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	4606      	mov	r6, r0
 8009b0e:	460f      	mov	r7, r1
 8009b10:	4620      	mov	r0, r4
 8009b12:	4629      	mov	r1, r5
 8009b14:	f7f6 fd1c 	bl	8000550 <__aeabi_dmul>
 8009b18:	ec41 0b19 	vmov	d9, r0, r1
 8009b1c:	f1ba 0f00 	cmp.w	sl, #0
 8009b20:	d15d      	bne.n	8009bde <__ieee754_exp+0x226>
 8009b22:	2200      	movs	r2, #0
 8009b24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009b28:	4630      	mov	r0, r6
 8009b2a:	4639      	mov	r1, r7
 8009b2c:	f7f6 fb58 	bl	80001e0 <__aeabi_dsub>
 8009b30:	4602      	mov	r2, r0
 8009b32:	460b      	mov	r3, r1
 8009b34:	ec51 0b19 	vmov	r0, r1, d9
 8009b38:	f7f6 fe34 	bl	80007a4 <__aeabi_ddiv>
 8009b3c:	4622      	mov	r2, r4
 8009b3e:	462b      	mov	r3, r5
 8009b40:	f7f6 fb4e 	bl	80001e0 <__aeabi_dsub>
 8009b44:	4602      	mov	r2, r0
 8009b46:	460b      	mov	r3, r1
 8009b48:	2000      	movs	r0, #0
 8009b4a:	4959      	ldr	r1, [pc, #356]	; (8009cb0 <__ieee754_exp+0x2f8>)
 8009b4c:	f7f6 fb48 	bl	80001e0 <__aeabi_dsub>
 8009b50:	e74d      	b.n	80099ee <__ieee754_exp+0x36>
 8009b52:	4b58      	ldr	r3, [pc, #352]	; (8009cb4 <__ieee754_exp+0x2fc>)
 8009b54:	4620      	mov	r0, r4
 8009b56:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009b5a:	4629      	mov	r1, r5
 8009b5c:	a346      	add	r3, pc, #280	; (adr r3, 8009c78 <__ieee754_exp+0x2c0>)
 8009b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b62:	f7f6 fcf5 	bl	8000550 <__aeabi_dmul>
 8009b66:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009b6a:	f7f6 fb3b 	bl	80001e4 <__adddf3>
 8009b6e:	f7f6 ff9f 	bl	8000ab0 <__aeabi_d2iz>
 8009b72:	4682      	mov	sl, r0
 8009b74:	f7f6 fc82 	bl	800047c <__aeabi_i2d>
 8009b78:	a341      	add	r3, pc, #260	; (adr r3, 8009c80 <__ieee754_exp+0x2c8>)
 8009b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7e:	4606      	mov	r6, r0
 8009b80:	460f      	mov	r7, r1
 8009b82:	f7f6 fce5 	bl	8000550 <__aeabi_dmul>
 8009b86:	4602      	mov	r2, r0
 8009b88:	460b      	mov	r3, r1
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	4629      	mov	r1, r5
 8009b8e:	f7f6 fb27 	bl	80001e0 <__aeabi_dsub>
 8009b92:	a33d      	add	r3, pc, #244	; (adr r3, 8009c88 <__ieee754_exp+0x2d0>)
 8009b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b98:	4680      	mov	r8, r0
 8009b9a:	4689      	mov	r9, r1
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	4639      	mov	r1, r7
 8009ba0:	f7f6 fcd6 	bl	8000550 <__aeabi_dmul>
 8009ba4:	ec41 0b18 	vmov	d8, r0, r1
 8009ba8:	e76f      	b.n	8009a8a <__ieee754_exp+0xd2>
 8009baa:	4b43      	ldr	r3, [pc, #268]	; (8009cb8 <__ieee754_exp+0x300>)
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d811      	bhi.n	8009bd4 <__ieee754_exp+0x21c>
 8009bb0:	a337      	add	r3, pc, #220	; (adr r3, 8009c90 <__ieee754_exp+0x2d8>)
 8009bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb6:	ee10 0a10 	vmov	r0, s0
 8009bba:	4629      	mov	r1, r5
 8009bbc:	f7f6 fb12 	bl	80001e4 <__adddf3>
 8009bc0:	4b3b      	ldr	r3, [pc, #236]	; (8009cb0 <__ieee754_exp+0x2f8>)
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f7f6 ff54 	bl	8000a70 <__aeabi_dcmpgt>
 8009bc8:	b138      	cbz	r0, 8009bda <__ieee754_exp+0x222>
 8009bca:	4b39      	ldr	r3, [pc, #228]	; (8009cb0 <__ieee754_exp+0x2f8>)
 8009bcc:	2200      	movs	r2, #0
 8009bce:	4620      	mov	r0, r4
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	e70a      	b.n	80099ea <__ieee754_exp+0x32>
 8009bd4:	f04f 0a00 	mov.w	sl, #0
 8009bd8:	e75f      	b.n	8009a9a <__ieee754_exp+0xe2>
 8009bda:	4682      	mov	sl, r0
 8009bdc:	e75d      	b.n	8009a9a <__ieee754_exp+0xe2>
 8009bde:	4632      	mov	r2, r6
 8009be0:	463b      	mov	r3, r7
 8009be2:	2000      	movs	r0, #0
 8009be4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009be8:	f7f6 fafa 	bl	80001e0 <__aeabi_dsub>
 8009bec:	4602      	mov	r2, r0
 8009bee:	460b      	mov	r3, r1
 8009bf0:	ec51 0b19 	vmov	r0, r1, d9
 8009bf4:	f7f6 fdd6 	bl	80007a4 <__aeabi_ddiv>
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	ec51 0b18 	vmov	r0, r1, d8
 8009c00:	f7f6 faee 	bl	80001e0 <__aeabi_dsub>
 8009c04:	4642      	mov	r2, r8
 8009c06:	464b      	mov	r3, r9
 8009c08:	f7f6 faea 	bl	80001e0 <__aeabi_dsub>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	2000      	movs	r0, #0
 8009c12:	4927      	ldr	r1, [pc, #156]	; (8009cb0 <__ieee754_exp+0x2f8>)
 8009c14:	f7f6 fae4 	bl	80001e0 <__aeabi_dsub>
 8009c18:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8009c1c:	4592      	cmp	sl, r2
 8009c1e:	db02      	blt.n	8009c26 <__ieee754_exp+0x26e>
 8009c20:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8009c24:	e6e3      	b.n	80099ee <__ieee754_exp+0x36>
 8009c26:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8009c2a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8009c34:	f7f6 fc8c 	bl	8000550 <__aeabi_dmul>
 8009c38:	e6d9      	b.n	80099ee <__ieee754_exp+0x36>
 8009c3a:	bf00      	nop
 8009c3c:	f3af 8000 	nop.w
 8009c40:	fefa39ef 	.word	0xfefa39ef
 8009c44:	40862e42 	.word	0x40862e42
 8009c48:	d52d3051 	.word	0xd52d3051
 8009c4c:	c0874910 	.word	0xc0874910
 8009c50:	72bea4d0 	.word	0x72bea4d0
 8009c54:	3e663769 	.word	0x3e663769
 8009c58:	c5d26bf1 	.word	0xc5d26bf1
 8009c5c:	3ebbbd41 	.word	0x3ebbbd41
 8009c60:	af25de2c 	.word	0xaf25de2c
 8009c64:	3f11566a 	.word	0x3f11566a
 8009c68:	16bebd93 	.word	0x16bebd93
 8009c6c:	3f66c16c 	.word	0x3f66c16c
 8009c70:	5555553e 	.word	0x5555553e
 8009c74:	3fc55555 	.word	0x3fc55555
 8009c78:	652b82fe 	.word	0x652b82fe
 8009c7c:	3ff71547 	.word	0x3ff71547
 8009c80:	fee00000 	.word	0xfee00000
 8009c84:	3fe62e42 	.word	0x3fe62e42
 8009c88:	35793c76 	.word	0x35793c76
 8009c8c:	3dea39ef 	.word	0x3dea39ef
 8009c90:	8800759c 	.word	0x8800759c
 8009c94:	7e37e43c 	.word	0x7e37e43c
 8009c98:	40862e41 	.word	0x40862e41
 8009c9c:	7fefffff 	.word	0x7fefffff
 8009ca0:	3fd62e42 	.word	0x3fd62e42
 8009ca4:	3ff0a2b1 	.word	0x3ff0a2b1
 8009ca8:	08020fa0 	.word	0x08020fa0
 8009cac:	08020fb0 	.word	0x08020fb0
 8009cb0:	3ff00000 	.word	0x3ff00000
 8009cb4:	08020f90 	.word	0x08020f90
 8009cb8:	3defffff 	.word	0x3defffff
 8009cbc:	00000000 	.word	0x00000000

08009cc0 <__ieee754_pow>:
 8009cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc4:	ed2d 8b06 	vpush	{d8-d10}
 8009cc8:	b089      	sub	sp, #36	; 0x24
 8009cca:	ed8d 1b00 	vstr	d1, [sp]
 8009cce:	e9dd 2900 	ldrd	r2, r9, [sp]
 8009cd2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009cd6:	ea58 0102 	orrs.w	r1, r8, r2
 8009cda:	ec57 6b10 	vmov	r6, r7, d0
 8009cde:	d115      	bne.n	8009d0c <__ieee754_pow+0x4c>
 8009ce0:	19b3      	adds	r3, r6, r6
 8009ce2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8009ce6:	4152      	adcs	r2, r2
 8009ce8:	4299      	cmp	r1, r3
 8009cea:	4b89      	ldr	r3, [pc, #548]	; (8009f10 <__ieee754_pow+0x250>)
 8009cec:	4193      	sbcs	r3, r2
 8009cee:	f080 84d1 	bcs.w	800a694 <__ieee754_pow+0x9d4>
 8009cf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	4639      	mov	r1, r7
 8009cfa:	f7f6 fa73 	bl	80001e4 <__adddf3>
 8009cfe:	ec41 0b10 	vmov	d0, r0, r1
 8009d02:	b009      	add	sp, #36	; 0x24
 8009d04:	ecbd 8b06 	vpop	{d8-d10}
 8009d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d0c:	4b81      	ldr	r3, [pc, #516]	; (8009f14 <__ieee754_pow+0x254>)
 8009d0e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009d12:	429c      	cmp	r4, r3
 8009d14:	ee10 aa10 	vmov	sl, s0
 8009d18:	463d      	mov	r5, r7
 8009d1a:	dc06      	bgt.n	8009d2a <__ieee754_pow+0x6a>
 8009d1c:	d101      	bne.n	8009d22 <__ieee754_pow+0x62>
 8009d1e:	2e00      	cmp	r6, #0
 8009d20:	d1e7      	bne.n	8009cf2 <__ieee754_pow+0x32>
 8009d22:	4598      	cmp	r8, r3
 8009d24:	dc01      	bgt.n	8009d2a <__ieee754_pow+0x6a>
 8009d26:	d10f      	bne.n	8009d48 <__ieee754_pow+0x88>
 8009d28:	b172      	cbz	r2, 8009d48 <__ieee754_pow+0x88>
 8009d2a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8009d2e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8009d32:	ea55 050a 	orrs.w	r5, r5, sl
 8009d36:	d1dc      	bne.n	8009cf2 <__ieee754_pow+0x32>
 8009d38:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009d3c:	18db      	adds	r3, r3, r3
 8009d3e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8009d42:	4152      	adcs	r2, r2
 8009d44:	429d      	cmp	r5, r3
 8009d46:	e7d0      	b.n	8009cea <__ieee754_pow+0x2a>
 8009d48:	2d00      	cmp	r5, #0
 8009d4a:	da3b      	bge.n	8009dc4 <__ieee754_pow+0x104>
 8009d4c:	4b72      	ldr	r3, [pc, #456]	; (8009f18 <__ieee754_pow+0x258>)
 8009d4e:	4598      	cmp	r8, r3
 8009d50:	dc51      	bgt.n	8009df6 <__ieee754_pow+0x136>
 8009d52:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009d56:	4598      	cmp	r8, r3
 8009d58:	f340 84ab 	ble.w	800a6b2 <__ieee754_pow+0x9f2>
 8009d5c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009d60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009d64:	2b14      	cmp	r3, #20
 8009d66:	dd0f      	ble.n	8009d88 <__ieee754_pow+0xc8>
 8009d68:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009d6c:	fa22 f103 	lsr.w	r1, r2, r3
 8009d70:	fa01 f303 	lsl.w	r3, r1, r3
 8009d74:	4293      	cmp	r3, r2
 8009d76:	f040 849c 	bne.w	800a6b2 <__ieee754_pow+0x9f2>
 8009d7a:	f001 0101 	and.w	r1, r1, #1
 8009d7e:	f1c1 0302 	rsb	r3, r1, #2
 8009d82:	9304      	str	r3, [sp, #16]
 8009d84:	b182      	cbz	r2, 8009da8 <__ieee754_pow+0xe8>
 8009d86:	e05f      	b.n	8009e48 <__ieee754_pow+0x188>
 8009d88:	2a00      	cmp	r2, #0
 8009d8a:	d15b      	bne.n	8009e44 <__ieee754_pow+0x184>
 8009d8c:	f1c3 0314 	rsb	r3, r3, #20
 8009d90:	fa48 f103 	asr.w	r1, r8, r3
 8009d94:	fa01 f303 	lsl.w	r3, r1, r3
 8009d98:	4543      	cmp	r3, r8
 8009d9a:	f040 8487 	bne.w	800a6ac <__ieee754_pow+0x9ec>
 8009d9e:	f001 0101 	and.w	r1, r1, #1
 8009da2:	f1c1 0302 	rsb	r3, r1, #2
 8009da6:	9304      	str	r3, [sp, #16]
 8009da8:	4b5c      	ldr	r3, [pc, #368]	; (8009f1c <__ieee754_pow+0x25c>)
 8009daa:	4598      	cmp	r8, r3
 8009dac:	d132      	bne.n	8009e14 <__ieee754_pow+0x154>
 8009dae:	f1b9 0f00 	cmp.w	r9, #0
 8009db2:	f280 8477 	bge.w	800a6a4 <__ieee754_pow+0x9e4>
 8009db6:	4959      	ldr	r1, [pc, #356]	; (8009f1c <__ieee754_pow+0x25c>)
 8009db8:	4632      	mov	r2, r6
 8009dba:	463b      	mov	r3, r7
 8009dbc:	2000      	movs	r0, #0
 8009dbe:	f7f6 fcf1 	bl	80007a4 <__aeabi_ddiv>
 8009dc2:	e79c      	b.n	8009cfe <__ieee754_pow+0x3e>
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	9304      	str	r3, [sp, #16]
 8009dc8:	2a00      	cmp	r2, #0
 8009dca:	d13d      	bne.n	8009e48 <__ieee754_pow+0x188>
 8009dcc:	4b51      	ldr	r3, [pc, #324]	; (8009f14 <__ieee754_pow+0x254>)
 8009dce:	4598      	cmp	r8, r3
 8009dd0:	d1ea      	bne.n	8009da8 <__ieee754_pow+0xe8>
 8009dd2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009dd6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009dda:	ea53 030a 	orrs.w	r3, r3, sl
 8009dde:	f000 8459 	beq.w	800a694 <__ieee754_pow+0x9d4>
 8009de2:	4b4f      	ldr	r3, [pc, #316]	; (8009f20 <__ieee754_pow+0x260>)
 8009de4:	429c      	cmp	r4, r3
 8009de6:	dd08      	ble.n	8009dfa <__ieee754_pow+0x13a>
 8009de8:	f1b9 0f00 	cmp.w	r9, #0
 8009dec:	f2c0 8456 	blt.w	800a69c <__ieee754_pow+0x9dc>
 8009df0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009df4:	e783      	b.n	8009cfe <__ieee754_pow+0x3e>
 8009df6:	2302      	movs	r3, #2
 8009df8:	e7e5      	b.n	8009dc6 <__ieee754_pow+0x106>
 8009dfa:	f1b9 0f00 	cmp.w	r9, #0
 8009dfe:	f04f 0000 	mov.w	r0, #0
 8009e02:	f04f 0100 	mov.w	r1, #0
 8009e06:	f6bf af7a 	bge.w	8009cfe <__ieee754_pow+0x3e>
 8009e0a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009e0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009e12:	e774      	b.n	8009cfe <__ieee754_pow+0x3e>
 8009e14:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009e18:	d106      	bne.n	8009e28 <__ieee754_pow+0x168>
 8009e1a:	4632      	mov	r2, r6
 8009e1c:	463b      	mov	r3, r7
 8009e1e:	4630      	mov	r0, r6
 8009e20:	4639      	mov	r1, r7
 8009e22:	f7f6 fb95 	bl	8000550 <__aeabi_dmul>
 8009e26:	e76a      	b.n	8009cfe <__ieee754_pow+0x3e>
 8009e28:	4b3e      	ldr	r3, [pc, #248]	; (8009f24 <__ieee754_pow+0x264>)
 8009e2a:	4599      	cmp	r9, r3
 8009e2c:	d10c      	bne.n	8009e48 <__ieee754_pow+0x188>
 8009e2e:	2d00      	cmp	r5, #0
 8009e30:	db0a      	blt.n	8009e48 <__ieee754_pow+0x188>
 8009e32:	ec47 6b10 	vmov	d0, r6, r7
 8009e36:	b009      	add	sp, #36	; 0x24
 8009e38:	ecbd 8b06 	vpop	{d8-d10}
 8009e3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e40:	f7ff ba52 	b.w	80092e8 <__ieee754_sqrt>
 8009e44:	2300      	movs	r3, #0
 8009e46:	9304      	str	r3, [sp, #16]
 8009e48:	ec47 6b10 	vmov	d0, r6, r7
 8009e4c:	f000 fe6a 	bl	800ab24 <fabs>
 8009e50:	ec51 0b10 	vmov	r0, r1, d0
 8009e54:	f1ba 0f00 	cmp.w	sl, #0
 8009e58:	d129      	bne.n	8009eae <__ieee754_pow+0x1ee>
 8009e5a:	b124      	cbz	r4, 8009e66 <__ieee754_pow+0x1a6>
 8009e5c:	4b2f      	ldr	r3, [pc, #188]	; (8009f1c <__ieee754_pow+0x25c>)
 8009e5e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d123      	bne.n	8009eae <__ieee754_pow+0x1ee>
 8009e66:	f1b9 0f00 	cmp.w	r9, #0
 8009e6a:	da05      	bge.n	8009e78 <__ieee754_pow+0x1b8>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	460b      	mov	r3, r1
 8009e70:	2000      	movs	r0, #0
 8009e72:	492a      	ldr	r1, [pc, #168]	; (8009f1c <__ieee754_pow+0x25c>)
 8009e74:	f7f6 fc96 	bl	80007a4 <__aeabi_ddiv>
 8009e78:	2d00      	cmp	r5, #0
 8009e7a:	f6bf af40 	bge.w	8009cfe <__ieee754_pow+0x3e>
 8009e7e:	9b04      	ldr	r3, [sp, #16]
 8009e80:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009e84:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009e88:	431c      	orrs	r4, r3
 8009e8a:	d108      	bne.n	8009e9e <__ieee754_pow+0x1de>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	460b      	mov	r3, r1
 8009e90:	4610      	mov	r0, r2
 8009e92:	4619      	mov	r1, r3
 8009e94:	f7f6 f9a4 	bl	80001e0 <__aeabi_dsub>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	460b      	mov	r3, r1
 8009e9c:	e78f      	b.n	8009dbe <__ieee754_pow+0xfe>
 8009e9e:	9b04      	ldr	r3, [sp, #16]
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	f47f af2c 	bne.w	8009cfe <__ieee754_pow+0x3e>
 8009ea6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009eaa:	4619      	mov	r1, r3
 8009eac:	e727      	b.n	8009cfe <__ieee754_pow+0x3e>
 8009eae:	0feb      	lsrs	r3, r5, #31
 8009eb0:	3b01      	subs	r3, #1
 8009eb2:	9306      	str	r3, [sp, #24]
 8009eb4:	9a06      	ldr	r2, [sp, #24]
 8009eb6:	9b04      	ldr	r3, [sp, #16]
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	d102      	bne.n	8009ec2 <__ieee754_pow+0x202>
 8009ebc:	4632      	mov	r2, r6
 8009ebe:	463b      	mov	r3, r7
 8009ec0:	e7e6      	b.n	8009e90 <__ieee754_pow+0x1d0>
 8009ec2:	4b19      	ldr	r3, [pc, #100]	; (8009f28 <__ieee754_pow+0x268>)
 8009ec4:	4598      	cmp	r8, r3
 8009ec6:	f340 80fb 	ble.w	800a0c0 <__ieee754_pow+0x400>
 8009eca:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009ece:	4598      	cmp	r8, r3
 8009ed0:	4b13      	ldr	r3, [pc, #76]	; (8009f20 <__ieee754_pow+0x260>)
 8009ed2:	dd0c      	ble.n	8009eee <__ieee754_pow+0x22e>
 8009ed4:	429c      	cmp	r4, r3
 8009ed6:	dc0f      	bgt.n	8009ef8 <__ieee754_pow+0x238>
 8009ed8:	f1b9 0f00 	cmp.w	r9, #0
 8009edc:	da0f      	bge.n	8009efe <__ieee754_pow+0x23e>
 8009ede:	2000      	movs	r0, #0
 8009ee0:	b009      	add	sp, #36	; 0x24
 8009ee2:	ecbd 8b06 	vpop	{d8-d10}
 8009ee6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eea:	f000 beca 	b.w	800ac82 <__math_oflow>
 8009eee:	429c      	cmp	r4, r3
 8009ef0:	dbf2      	blt.n	8009ed8 <__ieee754_pow+0x218>
 8009ef2:	4b0a      	ldr	r3, [pc, #40]	; (8009f1c <__ieee754_pow+0x25c>)
 8009ef4:	429c      	cmp	r4, r3
 8009ef6:	dd19      	ble.n	8009f2c <__ieee754_pow+0x26c>
 8009ef8:	f1b9 0f00 	cmp.w	r9, #0
 8009efc:	dcef      	bgt.n	8009ede <__ieee754_pow+0x21e>
 8009efe:	2000      	movs	r0, #0
 8009f00:	b009      	add	sp, #36	; 0x24
 8009f02:	ecbd 8b06 	vpop	{d8-d10}
 8009f06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f0a:	f000 beb1 	b.w	800ac70 <__math_uflow>
 8009f0e:	bf00      	nop
 8009f10:	fff00000 	.word	0xfff00000
 8009f14:	7ff00000 	.word	0x7ff00000
 8009f18:	433fffff 	.word	0x433fffff
 8009f1c:	3ff00000 	.word	0x3ff00000
 8009f20:	3fefffff 	.word	0x3fefffff
 8009f24:	3fe00000 	.word	0x3fe00000
 8009f28:	41e00000 	.word	0x41e00000
 8009f2c:	4b60      	ldr	r3, [pc, #384]	; (800a0b0 <__ieee754_pow+0x3f0>)
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f7f6 f956 	bl	80001e0 <__aeabi_dsub>
 8009f34:	a354      	add	r3, pc, #336	; (adr r3, 800a088 <__ieee754_pow+0x3c8>)
 8009f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3a:	4604      	mov	r4, r0
 8009f3c:	460d      	mov	r5, r1
 8009f3e:	f7f6 fb07 	bl	8000550 <__aeabi_dmul>
 8009f42:	a353      	add	r3, pc, #332	; (adr r3, 800a090 <__ieee754_pow+0x3d0>)
 8009f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f48:	4606      	mov	r6, r0
 8009f4a:	460f      	mov	r7, r1
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	4629      	mov	r1, r5
 8009f50:	f7f6 fafe 	bl	8000550 <__aeabi_dmul>
 8009f54:	4b57      	ldr	r3, [pc, #348]	; (800a0b4 <__ieee754_pow+0x3f4>)
 8009f56:	4682      	mov	sl, r0
 8009f58:	468b      	mov	fp, r1
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	4629      	mov	r1, r5
 8009f60:	f7f6 faf6 	bl	8000550 <__aeabi_dmul>
 8009f64:	4602      	mov	r2, r0
 8009f66:	460b      	mov	r3, r1
 8009f68:	a14b      	add	r1, pc, #300	; (adr r1, 800a098 <__ieee754_pow+0x3d8>)
 8009f6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f6e:	f7f6 f937 	bl	80001e0 <__aeabi_dsub>
 8009f72:	4622      	mov	r2, r4
 8009f74:	462b      	mov	r3, r5
 8009f76:	f7f6 faeb 	bl	8000550 <__aeabi_dmul>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	2000      	movs	r0, #0
 8009f80:	494d      	ldr	r1, [pc, #308]	; (800a0b8 <__ieee754_pow+0x3f8>)
 8009f82:	f7f6 f92d 	bl	80001e0 <__aeabi_dsub>
 8009f86:	4622      	mov	r2, r4
 8009f88:	4680      	mov	r8, r0
 8009f8a:	4689      	mov	r9, r1
 8009f8c:	462b      	mov	r3, r5
 8009f8e:	4620      	mov	r0, r4
 8009f90:	4629      	mov	r1, r5
 8009f92:	f7f6 fadd 	bl	8000550 <__aeabi_dmul>
 8009f96:	4602      	mov	r2, r0
 8009f98:	460b      	mov	r3, r1
 8009f9a:	4640      	mov	r0, r8
 8009f9c:	4649      	mov	r1, r9
 8009f9e:	f7f6 fad7 	bl	8000550 <__aeabi_dmul>
 8009fa2:	a33f      	add	r3, pc, #252	; (adr r3, 800a0a0 <__ieee754_pow+0x3e0>)
 8009fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa8:	f7f6 fad2 	bl	8000550 <__aeabi_dmul>
 8009fac:	4602      	mov	r2, r0
 8009fae:	460b      	mov	r3, r1
 8009fb0:	4650      	mov	r0, sl
 8009fb2:	4659      	mov	r1, fp
 8009fb4:	f7f6 f914 	bl	80001e0 <__aeabi_dsub>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	460b      	mov	r3, r1
 8009fbc:	4680      	mov	r8, r0
 8009fbe:	4689      	mov	r9, r1
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	4639      	mov	r1, r7
 8009fc4:	f7f6 f90e 	bl	80001e4 <__adddf3>
 8009fc8:	2000      	movs	r0, #0
 8009fca:	4632      	mov	r2, r6
 8009fcc:	463b      	mov	r3, r7
 8009fce:	4604      	mov	r4, r0
 8009fd0:	460d      	mov	r5, r1
 8009fd2:	f7f6 f905 	bl	80001e0 <__aeabi_dsub>
 8009fd6:	4602      	mov	r2, r0
 8009fd8:	460b      	mov	r3, r1
 8009fda:	4640      	mov	r0, r8
 8009fdc:	4649      	mov	r1, r9
 8009fde:	f7f6 f8ff 	bl	80001e0 <__aeabi_dsub>
 8009fe2:	9b04      	ldr	r3, [sp, #16]
 8009fe4:	9a06      	ldr	r2, [sp, #24]
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	4682      	mov	sl, r0
 8009fec:	468b      	mov	fp, r1
 8009fee:	f040 81e7 	bne.w	800a3c0 <__ieee754_pow+0x700>
 8009ff2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800a0a8 <__ieee754_pow+0x3e8>
 8009ff6:	eeb0 8a47 	vmov.f32	s16, s14
 8009ffa:	eef0 8a67 	vmov.f32	s17, s15
 8009ffe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a002:	2600      	movs	r6, #0
 800a004:	4632      	mov	r2, r6
 800a006:	463b      	mov	r3, r7
 800a008:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a00c:	f7f6 f8e8 	bl	80001e0 <__aeabi_dsub>
 800a010:	4622      	mov	r2, r4
 800a012:	462b      	mov	r3, r5
 800a014:	f7f6 fa9c 	bl	8000550 <__aeabi_dmul>
 800a018:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a01c:	4680      	mov	r8, r0
 800a01e:	4689      	mov	r9, r1
 800a020:	4650      	mov	r0, sl
 800a022:	4659      	mov	r1, fp
 800a024:	f7f6 fa94 	bl	8000550 <__aeabi_dmul>
 800a028:	4602      	mov	r2, r0
 800a02a:	460b      	mov	r3, r1
 800a02c:	4640      	mov	r0, r8
 800a02e:	4649      	mov	r1, r9
 800a030:	f7f6 f8d8 	bl	80001e4 <__adddf3>
 800a034:	4632      	mov	r2, r6
 800a036:	463b      	mov	r3, r7
 800a038:	4680      	mov	r8, r0
 800a03a:	4689      	mov	r9, r1
 800a03c:	4620      	mov	r0, r4
 800a03e:	4629      	mov	r1, r5
 800a040:	f7f6 fa86 	bl	8000550 <__aeabi_dmul>
 800a044:	460b      	mov	r3, r1
 800a046:	4604      	mov	r4, r0
 800a048:	460d      	mov	r5, r1
 800a04a:	4602      	mov	r2, r0
 800a04c:	4649      	mov	r1, r9
 800a04e:	4640      	mov	r0, r8
 800a050:	f7f6 f8c8 	bl	80001e4 <__adddf3>
 800a054:	4b19      	ldr	r3, [pc, #100]	; (800a0bc <__ieee754_pow+0x3fc>)
 800a056:	4299      	cmp	r1, r3
 800a058:	ec45 4b19 	vmov	d9, r4, r5
 800a05c:	4606      	mov	r6, r0
 800a05e:	460f      	mov	r7, r1
 800a060:	468b      	mov	fp, r1
 800a062:	f340 82f0 	ble.w	800a646 <__ieee754_pow+0x986>
 800a066:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a06a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a06e:	4303      	orrs	r3, r0
 800a070:	f000 81e4 	beq.w	800a43c <__ieee754_pow+0x77c>
 800a074:	ec51 0b18 	vmov	r0, r1, d8
 800a078:	2200      	movs	r2, #0
 800a07a:	2300      	movs	r3, #0
 800a07c:	f7f6 fcda 	bl	8000a34 <__aeabi_dcmplt>
 800a080:	3800      	subs	r0, #0
 800a082:	bf18      	it	ne
 800a084:	2001      	movne	r0, #1
 800a086:	e72b      	b.n	8009ee0 <__ieee754_pow+0x220>
 800a088:	60000000 	.word	0x60000000
 800a08c:	3ff71547 	.word	0x3ff71547
 800a090:	f85ddf44 	.word	0xf85ddf44
 800a094:	3e54ae0b 	.word	0x3e54ae0b
 800a098:	55555555 	.word	0x55555555
 800a09c:	3fd55555 	.word	0x3fd55555
 800a0a0:	652b82fe 	.word	0x652b82fe
 800a0a4:	3ff71547 	.word	0x3ff71547
 800a0a8:	00000000 	.word	0x00000000
 800a0ac:	bff00000 	.word	0xbff00000
 800a0b0:	3ff00000 	.word	0x3ff00000
 800a0b4:	3fd00000 	.word	0x3fd00000
 800a0b8:	3fe00000 	.word	0x3fe00000
 800a0bc:	408fffff 	.word	0x408fffff
 800a0c0:	4bd5      	ldr	r3, [pc, #852]	; (800a418 <__ieee754_pow+0x758>)
 800a0c2:	402b      	ands	r3, r5
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	b92b      	cbnz	r3, 800a0d4 <__ieee754_pow+0x414>
 800a0c8:	4bd4      	ldr	r3, [pc, #848]	; (800a41c <__ieee754_pow+0x75c>)
 800a0ca:	f7f6 fa41 	bl	8000550 <__aeabi_dmul>
 800a0ce:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a0d2:	460c      	mov	r4, r1
 800a0d4:	1523      	asrs	r3, r4, #20
 800a0d6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a0da:	4413      	add	r3, r2
 800a0dc:	9305      	str	r3, [sp, #20]
 800a0de:	4bd0      	ldr	r3, [pc, #832]	; (800a420 <__ieee754_pow+0x760>)
 800a0e0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a0e4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a0e8:	429c      	cmp	r4, r3
 800a0ea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a0ee:	dd08      	ble.n	800a102 <__ieee754_pow+0x442>
 800a0f0:	4bcc      	ldr	r3, [pc, #816]	; (800a424 <__ieee754_pow+0x764>)
 800a0f2:	429c      	cmp	r4, r3
 800a0f4:	f340 8162 	ble.w	800a3bc <__ieee754_pow+0x6fc>
 800a0f8:	9b05      	ldr	r3, [sp, #20]
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	9305      	str	r3, [sp, #20]
 800a0fe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a102:	2400      	movs	r4, #0
 800a104:	00e3      	lsls	r3, r4, #3
 800a106:	9307      	str	r3, [sp, #28]
 800a108:	4bc7      	ldr	r3, [pc, #796]	; (800a428 <__ieee754_pow+0x768>)
 800a10a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a10e:	ed93 7b00 	vldr	d7, [r3]
 800a112:	4629      	mov	r1, r5
 800a114:	ec53 2b17 	vmov	r2, r3, d7
 800a118:	eeb0 9a47 	vmov.f32	s18, s14
 800a11c:	eef0 9a67 	vmov.f32	s19, s15
 800a120:	4682      	mov	sl, r0
 800a122:	f7f6 f85d 	bl	80001e0 <__aeabi_dsub>
 800a126:	4652      	mov	r2, sl
 800a128:	4606      	mov	r6, r0
 800a12a:	460f      	mov	r7, r1
 800a12c:	462b      	mov	r3, r5
 800a12e:	ec51 0b19 	vmov	r0, r1, d9
 800a132:	f7f6 f857 	bl	80001e4 <__adddf3>
 800a136:	4602      	mov	r2, r0
 800a138:	460b      	mov	r3, r1
 800a13a:	2000      	movs	r0, #0
 800a13c:	49bb      	ldr	r1, [pc, #748]	; (800a42c <__ieee754_pow+0x76c>)
 800a13e:	f7f6 fb31 	bl	80007a4 <__aeabi_ddiv>
 800a142:	ec41 0b1a 	vmov	d10, r0, r1
 800a146:	4602      	mov	r2, r0
 800a148:	460b      	mov	r3, r1
 800a14a:	4630      	mov	r0, r6
 800a14c:	4639      	mov	r1, r7
 800a14e:	f7f6 f9ff 	bl	8000550 <__aeabi_dmul>
 800a152:	2300      	movs	r3, #0
 800a154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a158:	9302      	str	r3, [sp, #8]
 800a15a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a15e:	46ab      	mov	fp, r5
 800a160:	106d      	asrs	r5, r5, #1
 800a162:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a166:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a16a:	ec41 0b18 	vmov	d8, r0, r1
 800a16e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a172:	2200      	movs	r2, #0
 800a174:	4640      	mov	r0, r8
 800a176:	4649      	mov	r1, r9
 800a178:	4614      	mov	r4, r2
 800a17a:	461d      	mov	r5, r3
 800a17c:	f7f6 f9e8 	bl	8000550 <__aeabi_dmul>
 800a180:	4602      	mov	r2, r0
 800a182:	460b      	mov	r3, r1
 800a184:	4630      	mov	r0, r6
 800a186:	4639      	mov	r1, r7
 800a188:	f7f6 f82a 	bl	80001e0 <__aeabi_dsub>
 800a18c:	ec53 2b19 	vmov	r2, r3, d9
 800a190:	4606      	mov	r6, r0
 800a192:	460f      	mov	r7, r1
 800a194:	4620      	mov	r0, r4
 800a196:	4629      	mov	r1, r5
 800a198:	f7f6 f822 	bl	80001e0 <__aeabi_dsub>
 800a19c:	4602      	mov	r2, r0
 800a19e:	460b      	mov	r3, r1
 800a1a0:	4650      	mov	r0, sl
 800a1a2:	4659      	mov	r1, fp
 800a1a4:	f7f6 f81c 	bl	80001e0 <__aeabi_dsub>
 800a1a8:	4642      	mov	r2, r8
 800a1aa:	464b      	mov	r3, r9
 800a1ac:	f7f6 f9d0 	bl	8000550 <__aeabi_dmul>
 800a1b0:	4602      	mov	r2, r0
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	4630      	mov	r0, r6
 800a1b6:	4639      	mov	r1, r7
 800a1b8:	f7f6 f812 	bl	80001e0 <__aeabi_dsub>
 800a1bc:	ec53 2b1a 	vmov	r2, r3, d10
 800a1c0:	f7f6 f9c6 	bl	8000550 <__aeabi_dmul>
 800a1c4:	ec53 2b18 	vmov	r2, r3, d8
 800a1c8:	ec41 0b19 	vmov	d9, r0, r1
 800a1cc:	ec51 0b18 	vmov	r0, r1, d8
 800a1d0:	f7f6 f9be 	bl	8000550 <__aeabi_dmul>
 800a1d4:	a37c      	add	r3, pc, #496	; (adr r3, 800a3c8 <__ieee754_pow+0x708>)
 800a1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1da:	4604      	mov	r4, r0
 800a1dc:	460d      	mov	r5, r1
 800a1de:	f7f6 f9b7 	bl	8000550 <__aeabi_dmul>
 800a1e2:	a37b      	add	r3, pc, #492	; (adr r3, 800a3d0 <__ieee754_pow+0x710>)
 800a1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e8:	f7f5 fffc 	bl	80001e4 <__adddf3>
 800a1ec:	4622      	mov	r2, r4
 800a1ee:	462b      	mov	r3, r5
 800a1f0:	f7f6 f9ae 	bl	8000550 <__aeabi_dmul>
 800a1f4:	a378      	add	r3, pc, #480	; (adr r3, 800a3d8 <__ieee754_pow+0x718>)
 800a1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fa:	f7f5 fff3 	bl	80001e4 <__adddf3>
 800a1fe:	4622      	mov	r2, r4
 800a200:	462b      	mov	r3, r5
 800a202:	f7f6 f9a5 	bl	8000550 <__aeabi_dmul>
 800a206:	a376      	add	r3, pc, #472	; (adr r3, 800a3e0 <__ieee754_pow+0x720>)
 800a208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20c:	f7f5 ffea 	bl	80001e4 <__adddf3>
 800a210:	4622      	mov	r2, r4
 800a212:	462b      	mov	r3, r5
 800a214:	f7f6 f99c 	bl	8000550 <__aeabi_dmul>
 800a218:	a373      	add	r3, pc, #460	; (adr r3, 800a3e8 <__ieee754_pow+0x728>)
 800a21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a21e:	f7f5 ffe1 	bl	80001e4 <__adddf3>
 800a222:	4622      	mov	r2, r4
 800a224:	462b      	mov	r3, r5
 800a226:	f7f6 f993 	bl	8000550 <__aeabi_dmul>
 800a22a:	a371      	add	r3, pc, #452	; (adr r3, 800a3f0 <__ieee754_pow+0x730>)
 800a22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a230:	f7f5 ffd8 	bl	80001e4 <__adddf3>
 800a234:	4622      	mov	r2, r4
 800a236:	4606      	mov	r6, r0
 800a238:	460f      	mov	r7, r1
 800a23a:	462b      	mov	r3, r5
 800a23c:	4620      	mov	r0, r4
 800a23e:	4629      	mov	r1, r5
 800a240:	f7f6 f986 	bl	8000550 <__aeabi_dmul>
 800a244:	4602      	mov	r2, r0
 800a246:	460b      	mov	r3, r1
 800a248:	4630      	mov	r0, r6
 800a24a:	4639      	mov	r1, r7
 800a24c:	f7f6 f980 	bl	8000550 <__aeabi_dmul>
 800a250:	4642      	mov	r2, r8
 800a252:	4604      	mov	r4, r0
 800a254:	460d      	mov	r5, r1
 800a256:	464b      	mov	r3, r9
 800a258:	ec51 0b18 	vmov	r0, r1, d8
 800a25c:	f7f5 ffc2 	bl	80001e4 <__adddf3>
 800a260:	ec53 2b19 	vmov	r2, r3, d9
 800a264:	f7f6 f974 	bl	8000550 <__aeabi_dmul>
 800a268:	4622      	mov	r2, r4
 800a26a:	462b      	mov	r3, r5
 800a26c:	f7f5 ffba 	bl	80001e4 <__adddf3>
 800a270:	4642      	mov	r2, r8
 800a272:	4682      	mov	sl, r0
 800a274:	468b      	mov	fp, r1
 800a276:	464b      	mov	r3, r9
 800a278:	4640      	mov	r0, r8
 800a27a:	4649      	mov	r1, r9
 800a27c:	f7f6 f968 	bl	8000550 <__aeabi_dmul>
 800a280:	4b6b      	ldr	r3, [pc, #428]	; (800a430 <__ieee754_pow+0x770>)
 800a282:	2200      	movs	r2, #0
 800a284:	4606      	mov	r6, r0
 800a286:	460f      	mov	r7, r1
 800a288:	f7f5 ffac 	bl	80001e4 <__adddf3>
 800a28c:	4652      	mov	r2, sl
 800a28e:	465b      	mov	r3, fp
 800a290:	f7f5 ffa8 	bl	80001e4 <__adddf3>
 800a294:	2000      	movs	r0, #0
 800a296:	4604      	mov	r4, r0
 800a298:	460d      	mov	r5, r1
 800a29a:	4602      	mov	r2, r0
 800a29c:	460b      	mov	r3, r1
 800a29e:	4640      	mov	r0, r8
 800a2a0:	4649      	mov	r1, r9
 800a2a2:	f7f6 f955 	bl	8000550 <__aeabi_dmul>
 800a2a6:	4b62      	ldr	r3, [pc, #392]	; (800a430 <__ieee754_pow+0x770>)
 800a2a8:	4680      	mov	r8, r0
 800a2aa:	4689      	mov	r9, r1
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	4629      	mov	r1, r5
 800a2b2:	f7f5 ff95 	bl	80001e0 <__aeabi_dsub>
 800a2b6:	4632      	mov	r2, r6
 800a2b8:	463b      	mov	r3, r7
 800a2ba:	f7f5 ff91 	bl	80001e0 <__aeabi_dsub>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	4650      	mov	r0, sl
 800a2c4:	4659      	mov	r1, fp
 800a2c6:	f7f5 ff8b 	bl	80001e0 <__aeabi_dsub>
 800a2ca:	ec53 2b18 	vmov	r2, r3, d8
 800a2ce:	f7f6 f93f 	bl	8000550 <__aeabi_dmul>
 800a2d2:	4622      	mov	r2, r4
 800a2d4:	4606      	mov	r6, r0
 800a2d6:	460f      	mov	r7, r1
 800a2d8:	462b      	mov	r3, r5
 800a2da:	ec51 0b19 	vmov	r0, r1, d9
 800a2de:	f7f6 f937 	bl	8000550 <__aeabi_dmul>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	4639      	mov	r1, r7
 800a2ea:	f7f5 ff7b 	bl	80001e4 <__adddf3>
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	460f      	mov	r7, r1
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	4640      	mov	r0, r8
 800a2f8:	4649      	mov	r1, r9
 800a2fa:	f7f5 ff73 	bl	80001e4 <__adddf3>
 800a2fe:	a33e      	add	r3, pc, #248	; (adr r3, 800a3f8 <__ieee754_pow+0x738>)
 800a300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a304:	2000      	movs	r0, #0
 800a306:	4604      	mov	r4, r0
 800a308:	460d      	mov	r5, r1
 800a30a:	f7f6 f921 	bl	8000550 <__aeabi_dmul>
 800a30e:	4642      	mov	r2, r8
 800a310:	ec41 0b18 	vmov	d8, r0, r1
 800a314:	464b      	mov	r3, r9
 800a316:	4620      	mov	r0, r4
 800a318:	4629      	mov	r1, r5
 800a31a:	f7f5 ff61 	bl	80001e0 <__aeabi_dsub>
 800a31e:	4602      	mov	r2, r0
 800a320:	460b      	mov	r3, r1
 800a322:	4630      	mov	r0, r6
 800a324:	4639      	mov	r1, r7
 800a326:	f7f5 ff5b 	bl	80001e0 <__aeabi_dsub>
 800a32a:	a335      	add	r3, pc, #212	; (adr r3, 800a400 <__ieee754_pow+0x740>)
 800a32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a330:	f7f6 f90e 	bl	8000550 <__aeabi_dmul>
 800a334:	a334      	add	r3, pc, #208	; (adr r3, 800a408 <__ieee754_pow+0x748>)
 800a336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33a:	4606      	mov	r6, r0
 800a33c:	460f      	mov	r7, r1
 800a33e:	4620      	mov	r0, r4
 800a340:	4629      	mov	r1, r5
 800a342:	f7f6 f905 	bl	8000550 <__aeabi_dmul>
 800a346:	4602      	mov	r2, r0
 800a348:	460b      	mov	r3, r1
 800a34a:	4630      	mov	r0, r6
 800a34c:	4639      	mov	r1, r7
 800a34e:	f7f5 ff49 	bl	80001e4 <__adddf3>
 800a352:	9a07      	ldr	r2, [sp, #28]
 800a354:	4b37      	ldr	r3, [pc, #220]	; (800a434 <__ieee754_pow+0x774>)
 800a356:	4413      	add	r3, r2
 800a358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35c:	f7f5 ff42 	bl	80001e4 <__adddf3>
 800a360:	4682      	mov	sl, r0
 800a362:	9805      	ldr	r0, [sp, #20]
 800a364:	468b      	mov	fp, r1
 800a366:	f7f6 f889 	bl	800047c <__aeabi_i2d>
 800a36a:	9a07      	ldr	r2, [sp, #28]
 800a36c:	4b32      	ldr	r3, [pc, #200]	; (800a438 <__ieee754_pow+0x778>)
 800a36e:	4413      	add	r3, r2
 800a370:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a374:	4606      	mov	r6, r0
 800a376:	460f      	mov	r7, r1
 800a378:	4652      	mov	r2, sl
 800a37a:	465b      	mov	r3, fp
 800a37c:	ec51 0b18 	vmov	r0, r1, d8
 800a380:	f7f5 ff30 	bl	80001e4 <__adddf3>
 800a384:	4642      	mov	r2, r8
 800a386:	464b      	mov	r3, r9
 800a388:	f7f5 ff2c 	bl	80001e4 <__adddf3>
 800a38c:	4632      	mov	r2, r6
 800a38e:	463b      	mov	r3, r7
 800a390:	f7f5 ff28 	bl	80001e4 <__adddf3>
 800a394:	2000      	movs	r0, #0
 800a396:	4632      	mov	r2, r6
 800a398:	463b      	mov	r3, r7
 800a39a:	4604      	mov	r4, r0
 800a39c:	460d      	mov	r5, r1
 800a39e:	f7f5 ff1f 	bl	80001e0 <__aeabi_dsub>
 800a3a2:	4642      	mov	r2, r8
 800a3a4:	464b      	mov	r3, r9
 800a3a6:	f7f5 ff1b 	bl	80001e0 <__aeabi_dsub>
 800a3aa:	ec53 2b18 	vmov	r2, r3, d8
 800a3ae:	f7f5 ff17 	bl	80001e0 <__aeabi_dsub>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	4650      	mov	r0, sl
 800a3b8:	4659      	mov	r1, fp
 800a3ba:	e610      	b.n	8009fde <__ieee754_pow+0x31e>
 800a3bc:	2401      	movs	r4, #1
 800a3be:	e6a1      	b.n	800a104 <__ieee754_pow+0x444>
 800a3c0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800a410 <__ieee754_pow+0x750>
 800a3c4:	e617      	b.n	8009ff6 <__ieee754_pow+0x336>
 800a3c6:	bf00      	nop
 800a3c8:	4a454eef 	.word	0x4a454eef
 800a3cc:	3fca7e28 	.word	0x3fca7e28
 800a3d0:	93c9db65 	.word	0x93c9db65
 800a3d4:	3fcd864a 	.word	0x3fcd864a
 800a3d8:	a91d4101 	.word	0xa91d4101
 800a3dc:	3fd17460 	.word	0x3fd17460
 800a3e0:	518f264d 	.word	0x518f264d
 800a3e4:	3fd55555 	.word	0x3fd55555
 800a3e8:	db6fabff 	.word	0xdb6fabff
 800a3ec:	3fdb6db6 	.word	0x3fdb6db6
 800a3f0:	33333303 	.word	0x33333303
 800a3f4:	3fe33333 	.word	0x3fe33333
 800a3f8:	e0000000 	.word	0xe0000000
 800a3fc:	3feec709 	.word	0x3feec709
 800a400:	dc3a03fd 	.word	0xdc3a03fd
 800a404:	3feec709 	.word	0x3feec709
 800a408:	145b01f5 	.word	0x145b01f5
 800a40c:	be3e2fe0 	.word	0xbe3e2fe0
 800a410:	00000000 	.word	0x00000000
 800a414:	3ff00000 	.word	0x3ff00000
 800a418:	7ff00000 	.word	0x7ff00000
 800a41c:	43400000 	.word	0x43400000
 800a420:	0003988e 	.word	0x0003988e
 800a424:	000bb679 	.word	0x000bb679
 800a428:	08020fc0 	.word	0x08020fc0
 800a42c:	3ff00000 	.word	0x3ff00000
 800a430:	40080000 	.word	0x40080000
 800a434:	08020fe0 	.word	0x08020fe0
 800a438:	08020fd0 	.word	0x08020fd0
 800a43c:	a3b3      	add	r3, pc, #716	; (adr r3, 800a70c <__ieee754_pow+0xa4c>)
 800a43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a442:	4640      	mov	r0, r8
 800a444:	4649      	mov	r1, r9
 800a446:	f7f5 fecd 	bl	80001e4 <__adddf3>
 800a44a:	4622      	mov	r2, r4
 800a44c:	ec41 0b1a 	vmov	d10, r0, r1
 800a450:	462b      	mov	r3, r5
 800a452:	4630      	mov	r0, r6
 800a454:	4639      	mov	r1, r7
 800a456:	f7f5 fec3 	bl	80001e0 <__aeabi_dsub>
 800a45a:	4602      	mov	r2, r0
 800a45c:	460b      	mov	r3, r1
 800a45e:	ec51 0b1a 	vmov	r0, r1, d10
 800a462:	f7f6 fb05 	bl	8000a70 <__aeabi_dcmpgt>
 800a466:	2800      	cmp	r0, #0
 800a468:	f47f ae04 	bne.w	800a074 <__ieee754_pow+0x3b4>
 800a46c:	4aa2      	ldr	r2, [pc, #648]	; (800a6f8 <__ieee754_pow+0xa38>)
 800a46e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a472:	4293      	cmp	r3, r2
 800a474:	f340 8107 	ble.w	800a686 <__ieee754_pow+0x9c6>
 800a478:	151b      	asrs	r3, r3, #20
 800a47a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a47e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a482:	fa4a fa03 	asr.w	sl, sl, r3
 800a486:	44da      	add	sl, fp
 800a488:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a48c:	489b      	ldr	r0, [pc, #620]	; (800a6fc <__ieee754_pow+0xa3c>)
 800a48e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a492:	4108      	asrs	r0, r1
 800a494:	ea00 030a 	and.w	r3, r0, sl
 800a498:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a49c:	f1c1 0114 	rsb	r1, r1, #20
 800a4a0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a4a4:	fa4a fa01 	asr.w	sl, sl, r1
 800a4a8:	f1bb 0f00 	cmp.w	fp, #0
 800a4ac:	f04f 0200 	mov.w	r2, #0
 800a4b0:	4620      	mov	r0, r4
 800a4b2:	4629      	mov	r1, r5
 800a4b4:	bfb8      	it	lt
 800a4b6:	f1ca 0a00 	rsblt	sl, sl, #0
 800a4ba:	f7f5 fe91 	bl	80001e0 <__aeabi_dsub>
 800a4be:	ec41 0b19 	vmov	d9, r0, r1
 800a4c2:	4642      	mov	r2, r8
 800a4c4:	464b      	mov	r3, r9
 800a4c6:	ec51 0b19 	vmov	r0, r1, d9
 800a4ca:	f7f5 fe8b 	bl	80001e4 <__adddf3>
 800a4ce:	a37a      	add	r3, pc, #488	; (adr r3, 800a6b8 <__ieee754_pow+0x9f8>)
 800a4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d4:	2000      	movs	r0, #0
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	460d      	mov	r5, r1
 800a4da:	f7f6 f839 	bl	8000550 <__aeabi_dmul>
 800a4de:	ec53 2b19 	vmov	r2, r3, d9
 800a4e2:	4606      	mov	r6, r0
 800a4e4:	460f      	mov	r7, r1
 800a4e6:	4620      	mov	r0, r4
 800a4e8:	4629      	mov	r1, r5
 800a4ea:	f7f5 fe79 	bl	80001e0 <__aeabi_dsub>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	4640      	mov	r0, r8
 800a4f4:	4649      	mov	r1, r9
 800a4f6:	f7f5 fe73 	bl	80001e0 <__aeabi_dsub>
 800a4fa:	a371      	add	r3, pc, #452	; (adr r3, 800a6c0 <__ieee754_pow+0xa00>)
 800a4fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a500:	f7f6 f826 	bl	8000550 <__aeabi_dmul>
 800a504:	a370      	add	r3, pc, #448	; (adr r3, 800a6c8 <__ieee754_pow+0xa08>)
 800a506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50a:	4680      	mov	r8, r0
 800a50c:	4689      	mov	r9, r1
 800a50e:	4620      	mov	r0, r4
 800a510:	4629      	mov	r1, r5
 800a512:	f7f6 f81d 	bl	8000550 <__aeabi_dmul>
 800a516:	4602      	mov	r2, r0
 800a518:	460b      	mov	r3, r1
 800a51a:	4640      	mov	r0, r8
 800a51c:	4649      	mov	r1, r9
 800a51e:	f7f5 fe61 	bl	80001e4 <__adddf3>
 800a522:	4604      	mov	r4, r0
 800a524:	460d      	mov	r5, r1
 800a526:	4602      	mov	r2, r0
 800a528:	460b      	mov	r3, r1
 800a52a:	4630      	mov	r0, r6
 800a52c:	4639      	mov	r1, r7
 800a52e:	f7f5 fe59 	bl	80001e4 <__adddf3>
 800a532:	4632      	mov	r2, r6
 800a534:	463b      	mov	r3, r7
 800a536:	4680      	mov	r8, r0
 800a538:	4689      	mov	r9, r1
 800a53a:	f7f5 fe51 	bl	80001e0 <__aeabi_dsub>
 800a53e:	4602      	mov	r2, r0
 800a540:	460b      	mov	r3, r1
 800a542:	4620      	mov	r0, r4
 800a544:	4629      	mov	r1, r5
 800a546:	f7f5 fe4b 	bl	80001e0 <__aeabi_dsub>
 800a54a:	4642      	mov	r2, r8
 800a54c:	4606      	mov	r6, r0
 800a54e:	460f      	mov	r7, r1
 800a550:	464b      	mov	r3, r9
 800a552:	4640      	mov	r0, r8
 800a554:	4649      	mov	r1, r9
 800a556:	f7f5 fffb 	bl	8000550 <__aeabi_dmul>
 800a55a:	a35d      	add	r3, pc, #372	; (adr r3, 800a6d0 <__ieee754_pow+0xa10>)
 800a55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a560:	4604      	mov	r4, r0
 800a562:	460d      	mov	r5, r1
 800a564:	f7f5 fff4 	bl	8000550 <__aeabi_dmul>
 800a568:	a35b      	add	r3, pc, #364	; (adr r3, 800a6d8 <__ieee754_pow+0xa18>)
 800a56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56e:	f7f5 fe37 	bl	80001e0 <__aeabi_dsub>
 800a572:	4622      	mov	r2, r4
 800a574:	462b      	mov	r3, r5
 800a576:	f7f5 ffeb 	bl	8000550 <__aeabi_dmul>
 800a57a:	a359      	add	r3, pc, #356	; (adr r3, 800a6e0 <__ieee754_pow+0xa20>)
 800a57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a580:	f7f5 fe30 	bl	80001e4 <__adddf3>
 800a584:	4622      	mov	r2, r4
 800a586:	462b      	mov	r3, r5
 800a588:	f7f5 ffe2 	bl	8000550 <__aeabi_dmul>
 800a58c:	a356      	add	r3, pc, #344	; (adr r3, 800a6e8 <__ieee754_pow+0xa28>)
 800a58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a592:	f7f5 fe25 	bl	80001e0 <__aeabi_dsub>
 800a596:	4622      	mov	r2, r4
 800a598:	462b      	mov	r3, r5
 800a59a:	f7f5 ffd9 	bl	8000550 <__aeabi_dmul>
 800a59e:	a354      	add	r3, pc, #336	; (adr r3, 800a6f0 <__ieee754_pow+0xa30>)
 800a5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a4:	f7f5 fe1e 	bl	80001e4 <__adddf3>
 800a5a8:	4622      	mov	r2, r4
 800a5aa:	462b      	mov	r3, r5
 800a5ac:	f7f5 ffd0 	bl	8000550 <__aeabi_dmul>
 800a5b0:	4602      	mov	r2, r0
 800a5b2:	460b      	mov	r3, r1
 800a5b4:	4640      	mov	r0, r8
 800a5b6:	4649      	mov	r1, r9
 800a5b8:	f7f5 fe12 	bl	80001e0 <__aeabi_dsub>
 800a5bc:	4604      	mov	r4, r0
 800a5be:	460d      	mov	r5, r1
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	4640      	mov	r0, r8
 800a5c6:	4649      	mov	r1, r9
 800a5c8:	f7f5 ffc2 	bl	8000550 <__aeabi_dmul>
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	ec41 0b19 	vmov	d9, r0, r1
 800a5d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a5d6:	4620      	mov	r0, r4
 800a5d8:	4629      	mov	r1, r5
 800a5da:	f7f5 fe01 	bl	80001e0 <__aeabi_dsub>
 800a5de:	4602      	mov	r2, r0
 800a5e0:	460b      	mov	r3, r1
 800a5e2:	ec51 0b19 	vmov	r0, r1, d9
 800a5e6:	f7f6 f8dd 	bl	80007a4 <__aeabi_ddiv>
 800a5ea:	4632      	mov	r2, r6
 800a5ec:	4604      	mov	r4, r0
 800a5ee:	460d      	mov	r5, r1
 800a5f0:	463b      	mov	r3, r7
 800a5f2:	4640      	mov	r0, r8
 800a5f4:	4649      	mov	r1, r9
 800a5f6:	f7f5 ffab 	bl	8000550 <__aeabi_dmul>
 800a5fa:	4632      	mov	r2, r6
 800a5fc:	463b      	mov	r3, r7
 800a5fe:	f7f5 fdf1 	bl	80001e4 <__adddf3>
 800a602:	4602      	mov	r2, r0
 800a604:	460b      	mov	r3, r1
 800a606:	4620      	mov	r0, r4
 800a608:	4629      	mov	r1, r5
 800a60a:	f7f5 fde9 	bl	80001e0 <__aeabi_dsub>
 800a60e:	4642      	mov	r2, r8
 800a610:	464b      	mov	r3, r9
 800a612:	f7f5 fde5 	bl	80001e0 <__aeabi_dsub>
 800a616:	460b      	mov	r3, r1
 800a618:	4602      	mov	r2, r0
 800a61a:	4939      	ldr	r1, [pc, #228]	; (800a700 <__ieee754_pow+0xa40>)
 800a61c:	2000      	movs	r0, #0
 800a61e:	f7f5 fddf 	bl	80001e0 <__aeabi_dsub>
 800a622:	ec41 0b10 	vmov	d0, r0, r1
 800a626:	ee10 3a90 	vmov	r3, s1
 800a62a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a62e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a632:	da2b      	bge.n	800a68c <__ieee754_pow+0x9cc>
 800a634:	4650      	mov	r0, sl
 800a636:	f000 fa7f 	bl	800ab38 <scalbn>
 800a63a:	ec51 0b10 	vmov	r0, r1, d0
 800a63e:	ec53 2b18 	vmov	r2, r3, d8
 800a642:	f7ff bbee 	b.w	8009e22 <__ieee754_pow+0x162>
 800a646:	4b2f      	ldr	r3, [pc, #188]	; (800a704 <__ieee754_pow+0xa44>)
 800a648:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a64c:	429e      	cmp	r6, r3
 800a64e:	f77f af0d 	ble.w	800a46c <__ieee754_pow+0x7ac>
 800a652:	4b2d      	ldr	r3, [pc, #180]	; (800a708 <__ieee754_pow+0xa48>)
 800a654:	440b      	add	r3, r1
 800a656:	4303      	orrs	r3, r0
 800a658:	d009      	beq.n	800a66e <__ieee754_pow+0x9ae>
 800a65a:	ec51 0b18 	vmov	r0, r1, d8
 800a65e:	2200      	movs	r2, #0
 800a660:	2300      	movs	r3, #0
 800a662:	f7f6 f9e7 	bl	8000a34 <__aeabi_dcmplt>
 800a666:	3800      	subs	r0, #0
 800a668:	bf18      	it	ne
 800a66a:	2001      	movne	r0, #1
 800a66c:	e448      	b.n	8009f00 <__ieee754_pow+0x240>
 800a66e:	4622      	mov	r2, r4
 800a670:	462b      	mov	r3, r5
 800a672:	f7f5 fdb5 	bl	80001e0 <__aeabi_dsub>
 800a676:	4642      	mov	r2, r8
 800a678:	464b      	mov	r3, r9
 800a67a:	f7f6 f9ef 	bl	8000a5c <__aeabi_dcmpge>
 800a67e:	2800      	cmp	r0, #0
 800a680:	f43f aef4 	beq.w	800a46c <__ieee754_pow+0x7ac>
 800a684:	e7e9      	b.n	800a65a <__ieee754_pow+0x99a>
 800a686:	f04f 0a00 	mov.w	sl, #0
 800a68a:	e71a      	b.n	800a4c2 <__ieee754_pow+0x802>
 800a68c:	ec51 0b10 	vmov	r0, r1, d0
 800a690:	4619      	mov	r1, r3
 800a692:	e7d4      	b.n	800a63e <__ieee754_pow+0x97e>
 800a694:	491a      	ldr	r1, [pc, #104]	; (800a700 <__ieee754_pow+0xa40>)
 800a696:	2000      	movs	r0, #0
 800a698:	f7ff bb31 	b.w	8009cfe <__ieee754_pow+0x3e>
 800a69c:	2000      	movs	r0, #0
 800a69e:	2100      	movs	r1, #0
 800a6a0:	f7ff bb2d 	b.w	8009cfe <__ieee754_pow+0x3e>
 800a6a4:	4630      	mov	r0, r6
 800a6a6:	4639      	mov	r1, r7
 800a6a8:	f7ff bb29 	b.w	8009cfe <__ieee754_pow+0x3e>
 800a6ac:	9204      	str	r2, [sp, #16]
 800a6ae:	f7ff bb7b 	b.w	8009da8 <__ieee754_pow+0xe8>
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	f7ff bb65 	b.w	8009d82 <__ieee754_pow+0xc2>
 800a6b8:	00000000 	.word	0x00000000
 800a6bc:	3fe62e43 	.word	0x3fe62e43
 800a6c0:	fefa39ef 	.word	0xfefa39ef
 800a6c4:	3fe62e42 	.word	0x3fe62e42
 800a6c8:	0ca86c39 	.word	0x0ca86c39
 800a6cc:	be205c61 	.word	0xbe205c61
 800a6d0:	72bea4d0 	.word	0x72bea4d0
 800a6d4:	3e663769 	.word	0x3e663769
 800a6d8:	c5d26bf1 	.word	0xc5d26bf1
 800a6dc:	3ebbbd41 	.word	0x3ebbbd41
 800a6e0:	af25de2c 	.word	0xaf25de2c
 800a6e4:	3f11566a 	.word	0x3f11566a
 800a6e8:	16bebd93 	.word	0x16bebd93
 800a6ec:	3f66c16c 	.word	0x3f66c16c
 800a6f0:	5555553e 	.word	0x5555553e
 800a6f4:	3fc55555 	.word	0x3fc55555
 800a6f8:	3fe00000 	.word	0x3fe00000
 800a6fc:	fff00000 	.word	0xfff00000
 800a700:	3ff00000 	.word	0x3ff00000
 800a704:	4090cbff 	.word	0x4090cbff
 800a708:	3f6f3400 	.word	0x3f6f3400
 800a70c:	652b82fe 	.word	0x652b82fe
 800a710:	3c971547 	.word	0x3c971547
 800a714:	00000000 	.word	0x00000000

0800a718 <__ieee754_rem_pio2>:
 800a718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a71c:	ed2d 8b02 	vpush	{d8}
 800a720:	ec55 4b10 	vmov	r4, r5, d0
 800a724:	4bca      	ldr	r3, [pc, #808]	; (800aa50 <__ieee754_rem_pio2+0x338>)
 800a726:	b08b      	sub	sp, #44	; 0x2c
 800a728:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800a72c:	4598      	cmp	r8, r3
 800a72e:	4682      	mov	sl, r0
 800a730:	9502      	str	r5, [sp, #8]
 800a732:	dc08      	bgt.n	800a746 <__ieee754_rem_pio2+0x2e>
 800a734:	2200      	movs	r2, #0
 800a736:	2300      	movs	r3, #0
 800a738:	ed80 0b00 	vstr	d0, [r0]
 800a73c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a740:	f04f 0b00 	mov.w	fp, #0
 800a744:	e028      	b.n	800a798 <__ieee754_rem_pio2+0x80>
 800a746:	4bc3      	ldr	r3, [pc, #780]	; (800aa54 <__ieee754_rem_pio2+0x33c>)
 800a748:	4598      	cmp	r8, r3
 800a74a:	dc78      	bgt.n	800a83e <__ieee754_rem_pio2+0x126>
 800a74c:	9b02      	ldr	r3, [sp, #8]
 800a74e:	4ec2      	ldr	r6, [pc, #776]	; (800aa58 <__ieee754_rem_pio2+0x340>)
 800a750:	2b00      	cmp	r3, #0
 800a752:	ee10 0a10 	vmov	r0, s0
 800a756:	a3b0      	add	r3, pc, #704	; (adr r3, 800aa18 <__ieee754_rem_pio2+0x300>)
 800a758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a75c:	4629      	mov	r1, r5
 800a75e:	dd39      	ble.n	800a7d4 <__ieee754_rem_pio2+0xbc>
 800a760:	f7f5 fd3e 	bl	80001e0 <__aeabi_dsub>
 800a764:	45b0      	cmp	r8, r6
 800a766:	4604      	mov	r4, r0
 800a768:	460d      	mov	r5, r1
 800a76a:	d01b      	beq.n	800a7a4 <__ieee754_rem_pio2+0x8c>
 800a76c:	a3ac      	add	r3, pc, #688	; (adr r3, 800aa20 <__ieee754_rem_pio2+0x308>)
 800a76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a772:	f7f5 fd35 	bl	80001e0 <__aeabi_dsub>
 800a776:	4602      	mov	r2, r0
 800a778:	460b      	mov	r3, r1
 800a77a:	e9ca 2300 	strd	r2, r3, [sl]
 800a77e:	4620      	mov	r0, r4
 800a780:	4629      	mov	r1, r5
 800a782:	f7f5 fd2d 	bl	80001e0 <__aeabi_dsub>
 800a786:	a3a6      	add	r3, pc, #664	; (adr r3, 800aa20 <__ieee754_rem_pio2+0x308>)
 800a788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78c:	f7f5 fd28 	bl	80001e0 <__aeabi_dsub>
 800a790:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a794:	f04f 0b01 	mov.w	fp, #1
 800a798:	4658      	mov	r0, fp
 800a79a:	b00b      	add	sp, #44	; 0x2c
 800a79c:	ecbd 8b02 	vpop	{d8}
 800a7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a4:	a3a0      	add	r3, pc, #640	; (adr r3, 800aa28 <__ieee754_rem_pio2+0x310>)
 800a7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7aa:	f7f5 fd19 	bl	80001e0 <__aeabi_dsub>
 800a7ae:	a3a0      	add	r3, pc, #640	; (adr r3, 800aa30 <__ieee754_rem_pio2+0x318>)
 800a7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b4:	4604      	mov	r4, r0
 800a7b6:	460d      	mov	r5, r1
 800a7b8:	f7f5 fd12 	bl	80001e0 <__aeabi_dsub>
 800a7bc:	4602      	mov	r2, r0
 800a7be:	460b      	mov	r3, r1
 800a7c0:	e9ca 2300 	strd	r2, r3, [sl]
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	4629      	mov	r1, r5
 800a7c8:	f7f5 fd0a 	bl	80001e0 <__aeabi_dsub>
 800a7cc:	a398      	add	r3, pc, #608	; (adr r3, 800aa30 <__ieee754_rem_pio2+0x318>)
 800a7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d2:	e7db      	b.n	800a78c <__ieee754_rem_pio2+0x74>
 800a7d4:	f7f5 fd06 	bl	80001e4 <__adddf3>
 800a7d8:	45b0      	cmp	r8, r6
 800a7da:	4604      	mov	r4, r0
 800a7dc:	460d      	mov	r5, r1
 800a7de:	d016      	beq.n	800a80e <__ieee754_rem_pio2+0xf6>
 800a7e0:	a38f      	add	r3, pc, #572	; (adr r3, 800aa20 <__ieee754_rem_pio2+0x308>)
 800a7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e6:	f7f5 fcfd 	bl	80001e4 <__adddf3>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	e9ca 2300 	strd	r2, r3, [sl]
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	4629      	mov	r1, r5
 800a7f6:	f7f5 fcf3 	bl	80001e0 <__aeabi_dsub>
 800a7fa:	a389      	add	r3, pc, #548	; (adr r3, 800aa20 <__ieee754_rem_pio2+0x308>)
 800a7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a800:	f7f5 fcf0 	bl	80001e4 <__adddf3>
 800a804:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800a808:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a80c:	e7c4      	b.n	800a798 <__ieee754_rem_pio2+0x80>
 800a80e:	a386      	add	r3, pc, #536	; (adr r3, 800aa28 <__ieee754_rem_pio2+0x310>)
 800a810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a814:	f7f5 fce6 	bl	80001e4 <__adddf3>
 800a818:	a385      	add	r3, pc, #532	; (adr r3, 800aa30 <__ieee754_rem_pio2+0x318>)
 800a81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81e:	4604      	mov	r4, r0
 800a820:	460d      	mov	r5, r1
 800a822:	f7f5 fcdf 	bl	80001e4 <__adddf3>
 800a826:	4602      	mov	r2, r0
 800a828:	460b      	mov	r3, r1
 800a82a:	e9ca 2300 	strd	r2, r3, [sl]
 800a82e:	4620      	mov	r0, r4
 800a830:	4629      	mov	r1, r5
 800a832:	f7f5 fcd5 	bl	80001e0 <__aeabi_dsub>
 800a836:	a37e      	add	r3, pc, #504	; (adr r3, 800aa30 <__ieee754_rem_pio2+0x318>)
 800a838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83c:	e7e0      	b.n	800a800 <__ieee754_rem_pio2+0xe8>
 800a83e:	4b87      	ldr	r3, [pc, #540]	; (800aa5c <__ieee754_rem_pio2+0x344>)
 800a840:	4598      	cmp	r8, r3
 800a842:	f300 80d8 	bgt.w	800a9f6 <__ieee754_rem_pio2+0x2de>
 800a846:	f000 f96d 	bl	800ab24 <fabs>
 800a84a:	ec55 4b10 	vmov	r4, r5, d0
 800a84e:	ee10 0a10 	vmov	r0, s0
 800a852:	a379      	add	r3, pc, #484	; (adr r3, 800aa38 <__ieee754_rem_pio2+0x320>)
 800a854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a858:	4629      	mov	r1, r5
 800a85a:	f7f5 fe79 	bl	8000550 <__aeabi_dmul>
 800a85e:	4b80      	ldr	r3, [pc, #512]	; (800aa60 <__ieee754_rem_pio2+0x348>)
 800a860:	2200      	movs	r2, #0
 800a862:	f7f5 fcbf 	bl	80001e4 <__adddf3>
 800a866:	f7f6 f923 	bl	8000ab0 <__aeabi_d2iz>
 800a86a:	4683      	mov	fp, r0
 800a86c:	f7f5 fe06 	bl	800047c <__aeabi_i2d>
 800a870:	4602      	mov	r2, r0
 800a872:	460b      	mov	r3, r1
 800a874:	ec43 2b18 	vmov	d8, r2, r3
 800a878:	a367      	add	r3, pc, #412	; (adr r3, 800aa18 <__ieee754_rem_pio2+0x300>)
 800a87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a87e:	f7f5 fe67 	bl	8000550 <__aeabi_dmul>
 800a882:	4602      	mov	r2, r0
 800a884:	460b      	mov	r3, r1
 800a886:	4620      	mov	r0, r4
 800a888:	4629      	mov	r1, r5
 800a88a:	f7f5 fca9 	bl	80001e0 <__aeabi_dsub>
 800a88e:	a364      	add	r3, pc, #400	; (adr r3, 800aa20 <__ieee754_rem_pio2+0x308>)
 800a890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a894:	4606      	mov	r6, r0
 800a896:	460f      	mov	r7, r1
 800a898:	ec51 0b18 	vmov	r0, r1, d8
 800a89c:	f7f5 fe58 	bl	8000550 <__aeabi_dmul>
 800a8a0:	f1bb 0f1f 	cmp.w	fp, #31
 800a8a4:	4604      	mov	r4, r0
 800a8a6:	460d      	mov	r5, r1
 800a8a8:	dc0d      	bgt.n	800a8c6 <__ieee754_rem_pio2+0x1ae>
 800a8aa:	4b6e      	ldr	r3, [pc, #440]	; (800aa64 <__ieee754_rem_pio2+0x34c>)
 800a8ac:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800a8b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8b4:	4543      	cmp	r3, r8
 800a8b6:	d006      	beq.n	800a8c6 <__ieee754_rem_pio2+0x1ae>
 800a8b8:	4622      	mov	r2, r4
 800a8ba:	462b      	mov	r3, r5
 800a8bc:	4630      	mov	r0, r6
 800a8be:	4639      	mov	r1, r7
 800a8c0:	f7f5 fc8e 	bl	80001e0 <__aeabi_dsub>
 800a8c4:	e00e      	b.n	800a8e4 <__ieee754_rem_pio2+0x1cc>
 800a8c6:	462b      	mov	r3, r5
 800a8c8:	4622      	mov	r2, r4
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	4639      	mov	r1, r7
 800a8ce:	f7f5 fc87 	bl	80001e0 <__aeabi_dsub>
 800a8d2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a8d6:	9303      	str	r3, [sp, #12]
 800a8d8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a8dc:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a8e0:	2b10      	cmp	r3, #16
 800a8e2:	dc02      	bgt.n	800a8ea <__ieee754_rem_pio2+0x1d2>
 800a8e4:	e9ca 0100 	strd	r0, r1, [sl]
 800a8e8:	e039      	b.n	800a95e <__ieee754_rem_pio2+0x246>
 800a8ea:	a34f      	add	r3, pc, #316	; (adr r3, 800aa28 <__ieee754_rem_pio2+0x310>)
 800a8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f0:	ec51 0b18 	vmov	r0, r1, d8
 800a8f4:	f7f5 fe2c 	bl	8000550 <__aeabi_dmul>
 800a8f8:	4604      	mov	r4, r0
 800a8fa:	460d      	mov	r5, r1
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	460b      	mov	r3, r1
 800a900:	4630      	mov	r0, r6
 800a902:	4639      	mov	r1, r7
 800a904:	f7f5 fc6c 	bl	80001e0 <__aeabi_dsub>
 800a908:	4602      	mov	r2, r0
 800a90a:	460b      	mov	r3, r1
 800a90c:	4680      	mov	r8, r0
 800a90e:	4689      	mov	r9, r1
 800a910:	4630      	mov	r0, r6
 800a912:	4639      	mov	r1, r7
 800a914:	f7f5 fc64 	bl	80001e0 <__aeabi_dsub>
 800a918:	4622      	mov	r2, r4
 800a91a:	462b      	mov	r3, r5
 800a91c:	f7f5 fc60 	bl	80001e0 <__aeabi_dsub>
 800a920:	a343      	add	r3, pc, #268	; (adr r3, 800aa30 <__ieee754_rem_pio2+0x318>)
 800a922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a926:	4604      	mov	r4, r0
 800a928:	460d      	mov	r5, r1
 800a92a:	ec51 0b18 	vmov	r0, r1, d8
 800a92e:	f7f5 fe0f 	bl	8000550 <__aeabi_dmul>
 800a932:	4622      	mov	r2, r4
 800a934:	462b      	mov	r3, r5
 800a936:	f7f5 fc53 	bl	80001e0 <__aeabi_dsub>
 800a93a:	4602      	mov	r2, r0
 800a93c:	460b      	mov	r3, r1
 800a93e:	4604      	mov	r4, r0
 800a940:	460d      	mov	r5, r1
 800a942:	4640      	mov	r0, r8
 800a944:	4649      	mov	r1, r9
 800a946:	f7f5 fc4b 	bl	80001e0 <__aeabi_dsub>
 800a94a:	9a03      	ldr	r2, [sp, #12]
 800a94c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a950:	1ad3      	subs	r3, r2, r3
 800a952:	2b31      	cmp	r3, #49	; 0x31
 800a954:	dc24      	bgt.n	800a9a0 <__ieee754_rem_pio2+0x288>
 800a956:	e9ca 0100 	strd	r0, r1, [sl]
 800a95a:	4646      	mov	r6, r8
 800a95c:	464f      	mov	r7, r9
 800a95e:	e9da 8900 	ldrd	r8, r9, [sl]
 800a962:	4630      	mov	r0, r6
 800a964:	4642      	mov	r2, r8
 800a966:	464b      	mov	r3, r9
 800a968:	4639      	mov	r1, r7
 800a96a:	f7f5 fc39 	bl	80001e0 <__aeabi_dsub>
 800a96e:	462b      	mov	r3, r5
 800a970:	4622      	mov	r2, r4
 800a972:	f7f5 fc35 	bl	80001e0 <__aeabi_dsub>
 800a976:	9b02      	ldr	r3, [sp, #8]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a97e:	f6bf af0b 	bge.w	800a798 <__ieee754_rem_pio2+0x80>
 800a982:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a986:	f8ca 3004 	str.w	r3, [sl, #4]
 800a98a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a98e:	f8ca 8000 	str.w	r8, [sl]
 800a992:	f8ca 0008 	str.w	r0, [sl, #8]
 800a996:	f8ca 300c 	str.w	r3, [sl, #12]
 800a99a:	f1cb 0b00 	rsb	fp, fp, #0
 800a99e:	e6fb      	b.n	800a798 <__ieee754_rem_pio2+0x80>
 800a9a0:	a327      	add	r3, pc, #156	; (adr r3, 800aa40 <__ieee754_rem_pio2+0x328>)
 800a9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a6:	ec51 0b18 	vmov	r0, r1, d8
 800a9aa:	f7f5 fdd1 	bl	8000550 <__aeabi_dmul>
 800a9ae:	4604      	mov	r4, r0
 800a9b0:	460d      	mov	r5, r1
 800a9b2:	4602      	mov	r2, r0
 800a9b4:	460b      	mov	r3, r1
 800a9b6:	4640      	mov	r0, r8
 800a9b8:	4649      	mov	r1, r9
 800a9ba:	f7f5 fc11 	bl	80001e0 <__aeabi_dsub>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	4606      	mov	r6, r0
 800a9c4:	460f      	mov	r7, r1
 800a9c6:	4640      	mov	r0, r8
 800a9c8:	4649      	mov	r1, r9
 800a9ca:	f7f5 fc09 	bl	80001e0 <__aeabi_dsub>
 800a9ce:	4622      	mov	r2, r4
 800a9d0:	462b      	mov	r3, r5
 800a9d2:	f7f5 fc05 	bl	80001e0 <__aeabi_dsub>
 800a9d6:	a31c      	add	r3, pc, #112	; (adr r3, 800aa48 <__ieee754_rem_pio2+0x330>)
 800a9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9dc:	4604      	mov	r4, r0
 800a9de:	460d      	mov	r5, r1
 800a9e0:	ec51 0b18 	vmov	r0, r1, d8
 800a9e4:	f7f5 fdb4 	bl	8000550 <__aeabi_dmul>
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	462b      	mov	r3, r5
 800a9ec:	f7f5 fbf8 	bl	80001e0 <__aeabi_dsub>
 800a9f0:	4604      	mov	r4, r0
 800a9f2:	460d      	mov	r5, r1
 800a9f4:	e760      	b.n	800a8b8 <__ieee754_rem_pio2+0x1a0>
 800a9f6:	4b1c      	ldr	r3, [pc, #112]	; (800aa68 <__ieee754_rem_pio2+0x350>)
 800a9f8:	4598      	cmp	r8, r3
 800a9fa:	dd37      	ble.n	800aa6c <__ieee754_rem_pio2+0x354>
 800a9fc:	ee10 2a10 	vmov	r2, s0
 800aa00:	462b      	mov	r3, r5
 800aa02:	4620      	mov	r0, r4
 800aa04:	4629      	mov	r1, r5
 800aa06:	f7f5 fbeb 	bl	80001e0 <__aeabi_dsub>
 800aa0a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800aa0e:	e9ca 0100 	strd	r0, r1, [sl]
 800aa12:	e695      	b.n	800a740 <__ieee754_rem_pio2+0x28>
 800aa14:	f3af 8000 	nop.w
 800aa18:	54400000 	.word	0x54400000
 800aa1c:	3ff921fb 	.word	0x3ff921fb
 800aa20:	1a626331 	.word	0x1a626331
 800aa24:	3dd0b461 	.word	0x3dd0b461
 800aa28:	1a600000 	.word	0x1a600000
 800aa2c:	3dd0b461 	.word	0x3dd0b461
 800aa30:	2e037073 	.word	0x2e037073
 800aa34:	3ba3198a 	.word	0x3ba3198a
 800aa38:	6dc9c883 	.word	0x6dc9c883
 800aa3c:	3fe45f30 	.word	0x3fe45f30
 800aa40:	2e000000 	.word	0x2e000000
 800aa44:	3ba3198a 	.word	0x3ba3198a
 800aa48:	252049c1 	.word	0x252049c1
 800aa4c:	397b839a 	.word	0x397b839a
 800aa50:	3fe921fb 	.word	0x3fe921fb
 800aa54:	4002d97b 	.word	0x4002d97b
 800aa58:	3ff921fb 	.word	0x3ff921fb
 800aa5c:	413921fb 	.word	0x413921fb
 800aa60:	3fe00000 	.word	0x3fe00000
 800aa64:	08020ff0 	.word	0x08020ff0
 800aa68:	7fefffff 	.word	0x7fefffff
 800aa6c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800aa70:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800aa74:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800aa78:	4620      	mov	r0, r4
 800aa7a:	460d      	mov	r5, r1
 800aa7c:	f7f6 f818 	bl	8000ab0 <__aeabi_d2iz>
 800aa80:	f7f5 fcfc 	bl	800047c <__aeabi_i2d>
 800aa84:	4602      	mov	r2, r0
 800aa86:	460b      	mov	r3, r1
 800aa88:	4620      	mov	r0, r4
 800aa8a:	4629      	mov	r1, r5
 800aa8c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa90:	f7f5 fba6 	bl	80001e0 <__aeabi_dsub>
 800aa94:	4b21      	ldr	r3, [pc, #132]	; (800ab1c <__ieee754_rem_pio2+0x404>)
 800aa96:	2200      	movs	r2, #0
 800aa98:	f7f5 fd5a 	bl	8000550 <__aeabi_dmul>
 800aa9c:	460d      	mov	r5, r1
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	f7f6 f806 	bl	8000ab0 <__aeabi_d2iz>
 800aaa4:	f7f5 fcea 	bl	800047c <__aeabi_i2d>
 800aaa8:	4602      	mov	r2, r0
 800aaaa:	460b      	mov	r3, r1
 800aaac:	4620      	mov	r0, r4
 800aaae:	4629      	mov	r1, r5
 800aab0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800aab4:	f7f5 fb94 	bl	80001e0 <__aeabi_dsub>
 800aab8:	4b18      	ldr	r3, [pc, #96]	; (800ab1c <__ieee754_rem_pio2+0x404>)
 800aaba:	2200      	movs	r2, #0
 800aabc:	f7f5 fd48 	bl	8000550 <__aeabi_dmul>
 800aac0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800aac4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800aac8:	2703      	movs	r7, #3
 800aaca:	2400      	movs	r4, #0
 800aacc:	2500      	movs	r5, #0
 800aace:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800aad2:	4622      	mov	r2, r4
 800aad4:	462b      	mov	r3, r5
 800aad6:	46b9      	mov	r9, r7
 800aad8:	3f01      	subs	r7, #1
 800aada:	f7f5 ffa1 	bl	8000a20 <__aeabi_dcmpeq>
 800aade:	2800      	cmp	r0, #0
 800aae0:	d1f5      	bne.n	800aace <__ieee754_rem_pio2+0x3b6>
 800aae2:	4b0f      	ldr	r3, [pc, #60]	; (800ab20 <__ieee754_rem_pio2+0x408>)
 800aae4:	9301      	str	r3, [sp, #4]
 800aae6:	2302      	movs	r3, #2
 800aae8:	9300      	str	r3, [sp, #0]
 800aaea:	4632      	mov	r2, r6
 800aaec:	464b      	mov	r3, r9
 800aaee:	4651      	mov	r1, sl
 800aaf0:	a804      	add	r0, sp, #16
 800aaf2:	f000 f8d1 	bl	800ac98 <__kernel_rem_pio2>
 800aaf6:	9b02      	ldr	r3, [sp, #8]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	4683      	mov	fp, r0
 800aafc:	f6bf ae4c 	bge.w	800a798 <__ieee754_rem_pio2+0x80>
 800ab00:	e9da 2100 	ldrd	r2, r1, [sl]
 800ab04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab08:	e9ca 2300 	strd	r2, r3, [sl]
 800ab0c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800ab10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab14:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800ab18:	e73f      	b.n	800a99a <__ieee754_rem_pio2+0x282>
 800ab1a:	bf00      	nop
 800ab1c:	41700000 	.word	0x41700000
 800ab20:	08021070 	.word	0x08021070

0800ab24 <fabs>:
 800ab24:	ec51 0b10 	vmov	r0, r1, d0
 800ab28:	ee10 2a10 	vmov	r2, s0
 800ab2c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ab30:	ec43 2b10 	vmov	d0, r2, r3
 800ab34:	4770      	bx	lr
	...

0800ab38 <scalbn>:
 800ab38:	b570      	push	{r4, r5, r6, lr}
 800ab3a:	ec55 4b10 	vmov	r4, r5, d0
 800ab3e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ab42:	4606      	mov	r6, r0
 800ab44:	462b      	mov	r3, r5
 800ab46:	b999      	cbnz	r1, 800ab70 <scalbn+0x38>
 800ab48:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ab4c:	4323      	orrs	r3, r4
 800ab4e:	d03f      	beq.n	800abd0 <scalbn+0x98>
 800ab50:	4b35      	ldr	r3, [pc, #212]	; (800ac28 <scalbn+0xf0>)
 800ab52:	4629      	mov	r1, r5
 800ab54:	ee10 0a10 	vmov	r0, s0
 800ab58:	2200      	movs	r2, #0
 800ab5a:	f7f5 fcf9 	bl	8000550 <__aeabi_dmul>
 800ab5e:	4b33      	ldr	r3, [pc, #204]	; (800ac2c <scalbn+0xf4>)
 800ab60:	429e      	cmp	r6, r3
 800ab62:	4604      	mov	r4, r0
 800ab64:	460d      	mov	r5, r1
 800ab66:	da10      	bge.n	800ab8a <scalbn+0x52>
 800ab68:	a327      	add	r3, pc, #156	; (adr r3, 800ac08 <scalbn+0xd0>)
 800ab6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab6e:	e01f      	b.n	800abb0 <scalbn+0x78>
 800ab70:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ab74:	4291      	cmp	r1, r2
 800ab76:	d10c      	bne.n	800ab92 <scalbn+0x5a>
 800ab78:	ee10 2a10 	vmov	r2, s0
 800ab7c:	4620      	mov	r0, r4
 800ab7e:	4629      	mov	r1, r5
 800ab80:	f7f5 fb30 	bl	80001e4 <__adddf3>
 800ab84:	4604      	mov	r4, r0
 800ab86:	460d      	mov	r5, r1
 800ab88:	e022      	b.n	800abd0 <scalbn+0x98>
 800ab8a:	460b      	mov	r3, r1
 800ab8c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ab90:	3936      	subs	r1, #54	; 0x36
 800ab92:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ab96:	4296      	cmp	r6, r2
 800ab98:	dd0d      	ble.n	800abb6 <scalbn+0x7e>
 800ab9a:	2d00      	cmp	r5, #0
 800ab9c:	a11c      	add	r1, pc, #112	; (adr r1, 800ac10 <scalbn+0xd8>)
 800ab9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aba2:	da02      	bge.n	800abaa <scalbn+0x72>
 800aba4:	a11c      	add	r1, pc, #112	; (adr r1, 800ac18 <scalbn+0xe0>)
 800aba6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abaa:	a319      	add	r3, pc, #100	; (adr r3, 800ac10 <scalbn+0xd8>)
 800abac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abb0:	f7f5 fcce 	bl	8000550 <__aeabi_dmul>
 800abb4:	e7e6      	b.n	800ab84 <scalbn+0x4c>
 800abb6:	1872      	adds	r2, r6, r1
 800abb8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800abbc:	428a      	cmp	r2, r1
 800abbe:	dcec      	bgt.n	800ab9a <scalbn+0x62>
 800abc0:	2a00      	cmp	r2, #0
 800abc2:	dd08      	ble.n	800abd6 <scalbn+0x9e>
 800abc4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800abc8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800abcc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abd0:	ec45 4b10 	vmov	d0, r4, r5
 800abd4:	bd70      	pop	{r4, r5, r6, pc}
 800abd6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800abda:	da08      	bge.n	800abee <scalbn+0xb6>
 800abdc:	2d00      	cmp	r5, #0
 800abde:	a10a      	add	r1, pc, #40	; (adr r1, 800ac08 <scalbn+0xd0>)
 800abe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abe4:	dac0      	bge.n	800ab68 <scalbn+0x30>
 800abe6:	a10e      	add	r1, pc, #56	; (adr r1, 800ac20 <scalbn+0xe8>)
 800abe8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abec:	e7bc      	b.n	800ab68 <scalbn+0x30>
 800abee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800abf2:	3236      	adds	r2, #54	; 0x36
 800abf4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800abf8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800abfc:	4620      	mov	r0, r4
 800abfe:	4b0c      	ldr	r3, [pc, #48]	; (800ac30 <scalbn+0xf8>)
 800ac00:	2200      	movs	r2, #0
 800ac02:	e7d5      	b.n	800abb0 <scalbn+0x78>
 800ac04:	f3af 8000 	nop.w
 800ac08:	c2f8f359 	.word	0xc2f8f359
 800ac0c:	01a56e1f 	.word	0x01a56e1f
 800ac10:	8800759c 	.word	0x8800759c
 800ac14:	7e37e43c 	.word	0x7e37e43c
 800ac18:	8800759c 	.word	0x8800759c
 800ac1c:	fe37e43c 	.word	0xfe37e43c
 800ac20:	c2f8f359 	.word	0xc2f8f359
 800ac24:	81a56e1f 	.word	0x81a56e1f
 800ac28:	43500000 	.word	0x43500000
 800ac2c:	ffff3cb0 	.word	0xffff3cb0
 800ac30:	3c900000 	.word	0x3c900000

0800ac34 <with_errno>:
 800ac34:	b570      	push	{r4, r5, r6, lr}
 800ac36:	4604      	mov	r4, r0
 800ac38:	460d      	mov	r5, r1
 800ac3a:	4616      	mov	r6, r2
 800ac3c:	f7fe f9f8 	bl	8009030 <__errno>
 800ac40:	4629      	mov	r1, r5
 800ac42:	6006      	str	r6, [r0, #0]
 800ac44:	4620      	mov	r0, r4
 800ac46:	bd70      	pop	{r4, r5, r6, pc}

0800ac48 <xflow>:
 800ac48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac4a:	4614      	mov	r4, r2
 800ac4c:	461d      	mov	r5, r3
 800ac4e:	b108      	cbz	r0, 800ac54 <xflow+0xc>
 800ac50:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ac54:	e9cd 2300 	strd	r2, r3, [sp]
 800ac58:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	4629      	mov	r1, r5
 800ac60:	f7f5 fc76 	bl	8000550 <__aeabi_dmul>
 800ac64:	2222      	movs	r2, #34	; 0x22
 800ac66:	b003      	add	sp, #12
 800ac68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac6c:	f7ff bfe2 	b.w	800ac34 <with_errno>

0800ac70 <__math_uflow>:
 800ac70:	b508      	push	{r3, lr}
 800ac72:	2200      	movs	r2, #0
 800ac74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ac78:	f7ff ffe6 	bl	800ac48 <xflow>
 800ac7c:	ec41 0b10 	vmov	d0, r0, r1
 800ac80:	bd08      	pop	{r3, pc}

0800ac82 <__math_oflow>:
 800ac82:	b508      	push	{r3, lr}
 800ac84:	2200      	movs	r2, #0
 800ac86:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ac8a:	f7ff ffdd 	bl	800ac48 <xflow>
 800ac8e:	ec41 0b10 	vmov	d0, r0, r1
 800ac92:	bd08      	pop	{r3, pc}
 800ac94:	0000      	movs	r0, r0
	...

0800ac98 <__kernel_rem_pio2>:
 800ac98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac9c:	ed2d 8b02 	vpush	{d8}
 800aca0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800aca4:	f112 0f14 	cmn.w	r2, #20
 800aca8:	9306      	str	r3, [sp, #24]
 800acaa:	9104      	str	r1, [sp, #16]
 800acac:	4bc2      	ldr	r3, [pc, #776]	; (800afb8 <__kernel_rem_pio2+0x320>)
 800acae:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800acb0:	9009      	str	r0, [sp, #36]	; 0x24
 800acb2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800acb6:	9300      	str	r3, [sp, #0]
 800acb8:	9b06      	ldr	r3, [sp, #24]
 800acba:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800acbe:	bfa8      	it	ge
 800acc0:	1ed4      	subge	r4, r2, #3
 800acc2:	9305      	str	r3, [sp, #20]
 800acc4:	bfb2      	itee	lt
 800acc6:	2400      	movlt	r4, #0
 800acc8:	2318      	movge	r3, #24
 800acca:	fb94 f4f3 	sdivge	r4, r4, r3
 800acce:	f06f 0317 	mvn.w	r3, #23
 800acd2:	fb04 3303 	mla	r3, r4, r3, r3
 800acd6:	eb03 0a02 	add.w	sl, r3, r2
 800acda:	9b00      	ldr	r3, [sp, #0]
 800acdc:	9a05      	ldr	r2, [sp, #20]
 800acde:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800afa8 <__kernel_rem_pio2+0x310>
 800ace2:	eb03 0802 	add.w	r8, r3, r2
 800ace6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800ace8:	1aa7      	subs	r7, r4, r2
 800acea:	ae20      	add	r6, sp, #128	; 0x80
 800acec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800acf0:	2500      	movs	r5, #0
 800acf2:	4545      	cmp	r5, r8
 800acf4:	dd13      	ble.n	800ad1e <__kernel_rem_pio2+0x86>
 800acf6:	9b06      	ldr	r3, [sp, #24]
 800acf8:	aa20      	add	r2, sp, #128	; 0x80
 800acfa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800acfe:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800ad02:	f04f 0800 	mov.w	r8, #0
 800ad06:	9b00      	ldr	r3, [sp, #0]
 800ad08:	4598      	cmp	r8, r3
 800ad0a:	dc31      	bgt.n	800ad70 <__kernel_rem_pio2+0xd8>
 800ad0c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800afa8 <__kernel_rem_pio2+0x310>
 800ad10:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800ad14:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ad18:	462f      	mov	r7, r5
 800ad1a:	2600      	movs	r6, #0
 800ad1c:	e01b      	b.n	800ad56 <__kernel_rem_pio2+0xbe>
 800ad1e:	42ef      	cmn	r7, r5
 800ad20:	d407      	bmi.n	800ad32 <__kernel_rem_pio2+0x9a>
 800ad22:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ad26:	f7f5 fba9 	bl	800047c <__aeabi_i2d>
 800ad2a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ad2e:	3501      	adds	r5, #1
 800ad30:	e7df      	b.n	800acf2 <__kernel_rem_pio2+0x5a>
 800ad32:	ec51 0b18 	vmov	r0, r1, d8
 800ad36:	e7f8      	b.n	800ad2a <__kernel_rem_pio2+0x92>
 800ad38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad3c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ad40:	f7f5 fc06 	bl	8000550 <__aeabi_dmul>
 800ad44:	4602      	mov	r2, r0
 800ad46:	460b      	mov	r3, r1
 800ad48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad4c:	f7f5 fa4a 	bl	80001e4 <__adddf3>
 800ad50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad54:	3601      	adds	r6, #1
 800ad56:	9b05      	ldr	r3, [sp, #20]
 800ad58:	429e      	cmp	r6, r3
 800ad5a:	f1a7 0708 	sub.w	r7, r7, #8
 800ad5e:	ddeb      	ble.n	800ad38 <__kernel_rem_pio2+0xa0>
 800ad60:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ad64:	f108 0801 	add.w	r8, r8, #1
 800ad68:	ecab 7b02 	vstmia	fp!, {d7}
 800ad6c:	3508      	adds	r5, #8
 800ad6e:	e7ca      	b.n	800ad06 <__kernel_rem_pio2+0x6e>
 800ad70:	9b00      	ldr	r3, [sp, #0]
 800ad72:	aa0c      	add	r2, sp, #48	; 0x30
 800ad74:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ad78:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad7a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800ad7c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ad80:	9c00      	ldr	r4, [sp, #0]
 800ad82:	930a      	str	r3, [sp, #40]	; 0x28
 800ad84:	00e3      	lsls	r3, r4, #3
 800ad86:	9308      	str	r3, [sp, #32]
 800ad88:	ab98      	add	r3, sp, #608	; 0x260
 800ad8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ad8e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800ad92:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800ad96:	ab70      	add	r3, sp, #448	; 0x1c0
 800ad98:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800ad9c:	46c3      	mov	fp, r8
 800ad9e:	46a1      	mov	r9, r4
 800ada0:	f1b9 0f00 	cmp.w	r9, #0
 800ada4:	f1a5 0508 	sub.w	r5, r5, #8
 800ada8:	dc77      	bgt.n	800ae9a <__kernel_rem_pio2+0x202>
 800adaa:	ec47 6b10 	vmov	d0, r6, r7
 800adae:	4650      	mov	r0, sl
 800adb0:	f7ff fec2 	bl	800ab38 <scalbn>
 800adb4:	ec57 6b10 	vmov	r6, r7, d0
 800adb8:	2200      	movs	r2, #0
 800adba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800adbe:	ee10 0a10 	vmov	r0, s0
 800adc2:	4639      	mov	r1, r7
 800adc4:	f7f5 fbc4 	bl	8000550 <__aeabi_dmul>
 800adc8:	ec41 0b10 	vmov	d0, r0, r1
 800adcc:	f000 fab4 	bl	800b338 <floor>
 800add0:	4b7a      	ldr	r3, [pc, #488]	; (800afbc <__kernel_rem_pio2+0x324>)
 800add2:	ec51 0b10 	vmov	r0, r1, d0
 800add6:	2200      	movs	r2, #0
 800add8:	f7f5 fbba 	bl	8000550 <__aeabi_dmul>
 800addc:	4602      	mov	r2, r0
 800adde:	460b      	mov	r3, r1
 800ade0:	4630      	mov	r0, r6
 800ade2:	4639      	mov	r1, r7
 800ade4:	f7f5 f9fc 	bl	80001e0 <__aeabi_dsub>
 800ade8:	460f      	mov	r7, r1
 800adea:	4606      	mov	r6, r0
 800adec:	f7f5 fe60 	bl	8000ab0 <__aeabi_d2iz>
 800adf0:	9002      	str	r0, [sp, #8]
 800adf2:	f7f5 fb43 	bl	800047c <__aeabi_i2d>
 800adf6:	4602      	mov	r2, r0
 800adf8:	460b      	mov	r3, r1
 800adfa:	4630      	mov	r0, r6
 800adfc:	4639      	mov	r1, r7
 800adfe:	f7f5 f9ef 	bl	80001e0 <__aeabi_dsub>
 800ae02:	f1ba 0f00 	cmp.w	sl, #0
 800ae06:	4606      	mov	r6, r0
 800ae08:	460f      	mov	r7, r1
 800ae0a:	dd6d      	ble.n	800aee8 <__kernel_rem_pio2+0x250>
 800ae0c:	1e61      	subs	r1, r4, #1
 800ae0e:	ab0c      	add	r3, sp, #48	; 0x30
 800ae10:	9d02      	ldr	r5, [sp, #8]
 800ae12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ae16:	f1ca 0018 	rsb	r0, sl, #24
 800ae1a:	fa43 f200 	asr.w	r2, r3, r0
 800ae1e:	4415      	add	r5, r2
 800ae20:	4082      	lsls	r2, r0
 800ae22:	1a9b      	subs	r3, r3, r2
 800ae24:	aa0c      	add	r2, sp, #48	; 0x30
 800ae26:	9502      	str	r5, [sp, #8]
 800ae28:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ae2c:	f1ca 0217 	rsb	r2, sl, #23
 800ae30:	fa43 fb02 	asr.w	fp, r3, r2
 800ae34:	f1bb 0f00 	cmp.w	fp, #0
 800ae38:	dd65      	ble.n	800af06 <__kernel_rem_pio2+0x26e>
 800ae3a:	9b02      	ldr	r3, [sp, #8]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	3301      	adds	r3, #1
 800ae40:	9302      	str	r3, [sp, #8]
 800ae42:	4615      	mov	r5, r2
 800ae44:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ae48:	4294      	cmp	r4, r2
 800ae4a:	f300 809f 	bgt.w	800af8c <__kernel_rem_pio2+0x2f4>
 800ae4e:	f1ba 0f00 	cmp.w	sl, #0
 800ae52:	dd07      	ble.n	800ae64 <__kernel_rem_pio2+0x1cc>
 800ae54:	f1ba 0f01 	cmp.w	sl, #1
 800ae58:	f000 80c1 	beq.w	800afde <__kernel_rem_pio2+0x346>
 800ae5c:	f1ba 0f02 	cmp.w	sl, #2
 800ae60:	f000 80c7 	beq.w	800aff2 <__kernel_rem_pio2+0x35a>
 800ae64:	f1bb 0f02 	cmp.w	fp, #2
 800ae68:	d14d      	bne.n	800af06 <__kernel_rem_pio2+0x26e>
 800ae6a:	4632      	mov	r2, r6
 800ae6c:	463b      	mov	r3, r7
 800ae6e:	4954      	ldr	r1, [pc, #336]	; (800afc0 <__kernel_rem_pio2+0x328>)
 800ae70:	2000      	movs	r0, #0
 800ae72:	f7f5 f9b5 	bl	80001e0 <__aeabi_dsub>
 800ae76:	4606      	mov	r6, r0
 800ae78:	460f      	mov	r7, r1
 800ae7a:	2d00      	cmp	r5, #0
 800ae7c:	d043      	beq.n	800af06 <__kernel_rem_pio2+0x26e>
 800ae7e:	4650      	mov	r0, sl
 800ae80:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800afb0 <__kernel_rem_pio2+0x318>
 800ae84:	f7ff fe58 	bl	800ab38 <scalbn>
 800ae88:	4630      	mov	r0, r6
 800ae8a:	4639      	mov	r1, r7
 800ae8c:	ec53 2b10 	vmov	r2, r3, d0
 800ae90:	f7f5 f9a6 	bl	80001e0 <__aeabi_dsub>
 800ae94:	4606      	mov	r6, r0
 800ae96:	460f      	mov	r7, r1
 800ae98:	e035      	b.n	800af06 <__kernel_rem_pio2+0x26e>
 800ae9a:	4b4a      	ldr	r3, [pc, #296]	; (800afc4 <__kernel_rem_pio2+0x32c>)
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	4630      	mov	r0, r6
 800aea0:	4639      	mov	r1, r7
 800aea2:	f7f5 fb55 	bl	8000550 <__aeabi_dmul>
 800aea6:	f7f5 fe03 	bl	8000ab0 <__aeabi_d2iz>
 800aeaa:	f7f5 fae7 	bl	800047c <__aeabi_i2d>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	ec43 2b18 	vmov	d8, r2, r3
 800aeb6:	4b44      	ldr	r3, [pc, #272]	; (800afc8 <__kernel_rem_pio2+0x330>)
 800aeb8:	2200      	movs	r2, #0
 800aeba:	f7f5 fb49 	bl	8000550 <__aeabi_dmul>
 800aebe:	4602      	mov	r2, r0
 800aec0:	460b      	mov	r3, r1
 800aec2:	4630      	mov	r0, r6
 800aec4:	4639      	mov	r1, r7
 800aec6:	f7f5 f98b 	bl	80001e0 <__aeabi_dsub>
 800aeca:	f7f5 fdf1 	bl	8000ab0 <__aeabi_d2iz>
 800aece:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aed2:	f84b 0b04 	str.w	r0, [fp], #4
 800aed6:	ec51 0b18 	vmov	r0, r1, d8
 800aeda:	f7f5 f983 	bl	80001e4 <__adddf3>
 800aede:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800aee2:	4606      	mov	r6, r0
 800aee4:	460f      	mov	r7, r1
 800aee6:	e75b      	b.n	800ada0 <__kernel_rem_pio2+0x108>
 800aee8:	d106      	bne.n	800aef8 <__kernel_rem_pio2+0x260>
 800aeea:	1e63      	subs	r3, r4, #1
 800aeec:	aa0c      	add	r2, sp, #48	; 0x30
 800aeee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aef2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800aef6:	e79d      	b.n	800ae34 <__kernel_rem_pio2+0x19c>
 800aef8:	4b34      	ldr	r3, [pc, #208]	; (800afcc <__kernel_rem_pio2+0x334>)
 800aefa:	2200      	movs	r2, #0
 800aefc:	f7f5 fdae 	bl	8000a5c <__aeabi_dcmpge>
 800af00:	2800      	cmp	r0, #0
 800af02:	d140      	bne.n	800af86 <__kernel_rem_pio2+0x2ee>
 800af04:	4683      	mov	fp, r0
 800af06:	2200      	movs	r2, #0
 800af08:	2300      	movs	r3, #0
 800af0a:	4630      	mov	r0, r6
 800af0c:	4639      	mov	r1, r7
 800af0e:	f7f5 fd87 	bl	8000a20 <__aeabi_dcmpeq>
 800af12:	2800      	cmp	r0, #0
 800af14:	f000 80c1 	beq.w	800b09a <__kernel_rem_pio2+0x402>
 800af18:	1e65      	subs	r5, r4, #1
 800af1a:	462b      	mov	r3, r5
 800af1c:	2200      	movs	r2, #0
 800af1e:	9900      	ldr	r1, [sp, #0]
 800af20:	428b      	cmp	r3, r1
 800af22:	da6d      	bge.n	800b000 <__kernel_rem_pio2+0x368>
 800af24:	2a00      	cmp	r2, #0
 800af26:	f000 808a 	beq.w	800b03e <__kernel_rem_pio2+0x3a6>
 800af2a:	ab0c      	add	r3, sp, #48	; 0x30
 800af2c:	f1aa 0a18 	sub.w	sl, sl, #24
 800af30:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800af34:	2b00      	cmp	r3, #0
 800af36:	f000 80ae 	beq.w	800b096 <__kernel_rem_pio2+0x3fe>
 800af3a:	4650      	mov	r0, sl
 800af3c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800afb0 <__kernel_rem_pio2+0x318>
 800af40:	f7ff fdfa 	bl	800ab38 <scalbn>
 800af44:	1c6b      	adds	r3, r5, #1
 800af46:	00da      	lsls	r2, r3, #3
 800af48:	9205      	str	r2, [sp, #20]
 800af4a:	ec57 6b10 	vmov	r6, r7, d0
 800af4e:	aa70      	add	r2, sp, #448	; 0x1c0
 800af50:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800afc4 <__kernel_rem_pio2+0x32c>
 800af54:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800af58:	462c      	mov	r4, r5
 800af5a:	f04f 0800 	mov.w	r8, #0
 800af5e:	2c00      	cmp	r4, #0
 800af60:	f280 80d4 	bge.w	800b10c <__kernel_rem_pio2+0x474>
 800af64:	462c      	mov	r4, r5
 800af66:	2c00      	cmp	r4, #0
 800af68:	f2c0 8102 	blt.w	800b170 <__kernel_rem_pio2+0x4d8>
 800af6c:	4b18      	ldr	r3, [pc, #96]	; (800afd0 <__kernel_rem_pio2+0x338>)
 800af6e:	461e      	mov	r6, r3
 800af70:	ab70      	add	r3, sp, #448	; 0x1c0
 800af72:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800af76:	1b2b      	subs	r3, r5, r4
 800af78:	f04f 0900 	mov.w	r9, #0
 800af7c:	f04f 0a00 	mov.w	sl, #0
 800af80:	2700      	movs	r7, #0
 800af82:	9306      	str	r3, [sp, #24]
 800af84:	e0e6      	b.n	800b154 <__kernel_rem_pio2+0x4bc>
 800af86:	f04f 0b02 	mov.w	fp, #2
 800af8a:	e756      	b.n	800ae3a <__kernel_rem_pio2+0x1a2>
 800af8c:	f8d8 3000 	ldr.w	r3, [r8]
 800af90:	bb05      	cbnz	r5, 800afd4 <__kernel_rem_pio2+0x33c>
 800af92:	b123      	cbz	r3, 800af9e <__kernel_rem_pio2+0x306>
 800af94:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800af98:	f8c8 3000 	str.w	r3, [r8]
 800af9c:	2301      	movs	r3, #1
 800af9e:	3201      	adds	r2, #1
 800afa0:	f108 0804 	add.w	r8, r8, #4
 800afa4:	461d      	mov	r5, r3
 800afa6:	e74f      	b.n	800ae48 <__kernel_rem_pio2+0x1b0>
	...
 800afb4:	3ff00000 	.word	0x3ff00000
 800afb8:	080211b8 	.word	0x080211b8
 800afbc:	40200000 	.word	0x40200000
 800afc0:	3ff00000 	.word	0x3ff00000
 800afc4:	3e700000 	.word	0x3e700000
 800afc8:	41700000 	.word	0x41700000
 800afcc:	3fe00000 	.word	0x3fe00000
 800afd0:	08021178 	.word	0x08021178
 800afd4:	1acb      	subs	r3, r1, r3
 800afd6:	f8c8 3000 	str.w	r3, [r8]
 800afda:	462b      	mov	r3, r5
 800afdc:	e7df      	b.n	800af9e <__kernel_rem_pio2+0x306>
 800afde:	1e62      	subs	r2, r4, #1
 800afe0:	ab0c      	add	r3, sp, #48	; 0x30
 800afe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afe6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800afea:	a90c      	add	r1, sp, #48	; 0x30
 800afec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800aff0:	e738      	b.n	800ae64 <__kernel_rem_pio2+0x1cc>
 800aff2:	1e62      	subs	r2, r4, #1
 800aff4:	ab0c      	add	r3, sp, #48	; 0x30
 800aff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800affa:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800affe:	e7f4      	b.n	800afea <__kernel_rem_pio2+0x352>
 800b000:	a90c      	add	r1, sp, #48	; 0x30
 800b002:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b006:	3b01      	subs	r3, #1
 800b008:	430a      	orrs	r2, r1
 800b00a:	e788      	b.n	800af1e <__kernel_rem_pio2+0x286>
 800b00c:	3301      	adds	r3, #1
 800b00e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b012:	2900      	cmp	r1, #0
 800b014:	d0fa      	beq.n	800b00c <__kernel_rem_pio2+0x374>
 800b016:	9a08      	ldr	r2, [sp, #32]
 800b018:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800b01c:	446a      	add	r2, sp
 800b01e:	3a98      	subs	r2, #152	; 0x98
 800b020:	9208      	str	r2, [sp, #32]
 800b022:	9a06      	ldr	r2, [sp, #24]
 800b024:	a920      	add	r1, sp, #128	; 0x80
 800b026:	18a2      	adds	r2, r4, r2
 800b028:	18e3      	adds	r3, r4, r3
 800b02a:	f104 0801 	add.w	r8, r4, #1
 800b02e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800b032:	9302      	str	r3, [sp, #8]
 800b034:	9b02      	ldr	r3, [sp, #8]
 800b036:	4543      	cmp	r3, r8
 800b038:	da04      	bge.n	800b044 <__kernel_rem_pio2+0x3ac>
 800b03a:	461c      	mov	r4, r3
 800b03c:	e6a2      	b.n	800ad84 <__kernel_rem_pio2+0xec>
 800b03e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b040:	2301      	movs	r3, #1
 800b042:	e7e4      	b.n	800b00e <__kernel_rem_pio2+0x376>
 800b044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b046:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800b04a:	f7f5 fa17 	bl	800047c <__aeabi_i2d>
 800b04e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800b052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b054:	46ab      	mov	fp, r5
 800b056:	461c      	mov	r4, r3
 800b058:	f04f 0900 	mov.w	r9, #0
 800b05c:	2600      	movs	r6, #0
 800b05e:	2700      	movs	r7, #0
 800b060:	9b05      	ldr	r3, [sp, #20]
 800b062:	4599      	cmp	r9, r3
 800b064:	dd06      	ble.n	800b074 <__kernel_rem_pio2+0x3dc>
 800b066:	9b08      	ldr	r3, [sp, #32]
 800b068:	e8e3 6702 	strd	r6, r7, [r3], #8
 800b06c:	f108 0801 	add.w	r8, r8, #1
 800b070:	9308      	str	r3, [sp, #32]
 800b072:	e7df      	b.n	800b034 <__kernel_rem_pio2+0x39c>
 800b074:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b078:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b07c:	f7f5 fa68 	bl	8000550 <__aeabi_dmul>
 800b080:	4602      	mov	r2, r0
 800b082:	460b      	mov	r3, r1
 800b084:	4630      	mov	r0, r6
 800b086:	4639      	mov	r1, r7
 800b088:	f7f5 f8ac 	bl	80001e4 <__adddf3>
 800b08c:	f109 0901 	add.w	r9, r9, #1
 800b090:	4606      	mov	r6, r0
 800b092:	460f      	mov	r7, r1
 800b094:	e7e4      	b.n	800b060 <__kernel_rem_pio2+0x3c8>
 800b096:	3d01      	subs	r5, #1
 800b098:	e747      	b.n	800af2a <__kernel_rem_pio2+0x292>
 800b09a:	ec47 6b10 	vmov	d0, r6, r7
 800b09e:	f1ca 0000 	rsb	r0, sl, #0
 800b0a2:	f7ff fd49 	bl	800ab38 <scalbn>
 800b0a6:	ec57 6b10 	vmov	r6, r7, d0
 800b0aa:	4ba0      	ldr	r3, [pc, #640]	; (800b32c <__kernel_rem_pio2+0x694>)
 800b0ac:	ee10 0a10 	vmov	r0, s0
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	4639      	mov	r1, r7
 800b0b4:	f7f5 fcd2 	bl	8000a5c <__aeabi_dcmpge>
 800b0b8:	b1f8      	cbz	r0, 800b0fa <__kernel_rem_pio2+0x462>
 800b0ba:	4b9d      	ldr	r3, [pc, #628]	; (800b330 <__kernel_rem_pio2+0x698>)
 800b0bc:	2200      	movs	r2, #0
 800b0be:	4630      	mov	r0, r6
 800b0c0:	4639      	mov	r1, r7
 800b0c2:	f7f5 fa45 	bl	8000550 <__aeabi_dmul>
 800b0c6:	f7f5 fcf3 	bl	8000ab0 <__aeabi_d2iz>
 800b0ca:	4680      	mov	r8, r0
 800b0cc:	f7f5 f9d6 	bl	800047c <__aeabi_i2d>
 800b0d0:	4b96      	ldr	r3, [pc, #600]	; (800b32c <__kernel_rem_pio2+0x694>)
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	f7f5 fa3c 	bl	8000550 <__aeabi_dmul>
 800b0d8:	460b      	mov	r3, r1
 800b0da:	4602      	mov	r2, r0
 800b0dc:	4639      	mov	r1, r7
 800b0de:	4630      	mov	r0, r6
 800b0e0:	f7f5 f87e 	bl	80001e0 <__aeabi_dsub>
 800b0e4:	f7f5 fce4 	bl	8000ab0 <__aeabi_d2iz>
 800b0e8:	1c65      	adds	r5, r4, #1
 800b0ea:	ab0c      	add	r3, sp, #48	; 0x30
 800b0ec:	f10a 0a18 	add.w	sl, sl, #24
 800b0f0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b0f4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800b0f8:	e71f      	b.n	800af3a <__kernel_rem_pio2+0x2a2>
 800b0fa:	4630      	mov	r0, r6
 800b0fc:	4639      	mov	r1, r7
 800b0fe:	f7f5 fcd7 	bl	8000ab0 <__aeabi_d2iz>
 800b102:	ab0c      	add	r3, sp, #48	; 0x30
 800b104:	4625      	mov	r5, r4
 800b106:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b10a:	e716      	b.n	800af3a <__kernel_rem_pio2+0x2a2>
 800b10c:	ab0c      	add	r3, sp, #48	; 0x30
 800b10e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b112:	f7f5 f9b3 	bl	800047c <__aeabi_i2d>
 800b116:	4632      	mov	r2, r6
 800b118:	463b      	mov	r3, r7
 800b11a:	f7f5 fa19 	bl	8000550 <__aeabi_dmul>
 800b11e:	4642      	mov	r2, r8
 800b120:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800b124:	464b      	mov	r3, r9
 800b126:	4630      	mov	r0, r6
 800b128:	4639      	mov	r1, r7
 800b12a:	f7f5 fa11 	bl	8000550 <__aeabi_dmul>
 800b12e:	3c01      	subs	r4, #1
 800b130:	4606      	mov	r6, r0
 800b132:	460f      	mov	r7, r1
 800b134:	e713      	b.n	800af5e <__kernel_rem_pio2+0x2c6>
 800b136:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800b13a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800b13e:	f7f5 fa07 	bl	8000550 <__aeabi_dmul>
 800b142:	4602      	mov	r2, r0
 800b144:	460b      	mov	r3, r1
 800b146:	4648      	mov	r0, r9
 800b148:	4651      	mov	r1, sl
 800b14a:	f7f5 f84b 	bl	80001e4 <__adddf3>
 800b14e:	3701      	adds	r7, #1
 800b150:	4681      	mov	r9, r0
 800b152:	468a      	mov	sl, r1
 800b154:	9b00      	ldr	r3, [sp, #0]
 800b156:	429f      	cmp	r7, r3
 800b158:	dc02      	bgt.n	800b160 <__kernel_rem_pio2+0x4c8>
 800b15a:	9b06      	ldr	r3, [sp, #24]
 800b15c:	429f      	cmp	r7, r3
 800b15e:	ddea      	ble.n	800b136 <__kernel_rem_pio2+0x49e>
 800b160:	9a06      	ldr	r2, [sp, #24]
 800b162:	ab48      	add	r3, sp, #288	; 0x120
 800b164:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800b168:	e9c6 9a00 	strd	r9, sl, [r6]
 800b16c:	3c01      	subs	r4, #1
 800b16e:	e6fa      	b.n	800af66 <__kernel_rem_pio2+0x2ce>
 800b170:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800b172:	2b02      	cmp	r3, #2
 800b174:	dc0b      	bgt.n	800b18e <__kernel_rem_pio2+0x4f6>
 800b176:	2b00      	cmp	r3, #0
 800b178:	dc39      	bgt.n	800b1ee <__kernel_rem_pio2+0x556>
 800b17a:	d05d      	beq.n	800b238 <__kernel_rem_pio2+0x5a0>
 800b17c:	9b02      	ldr	r3, [sp, #8]
 800b17e:	f003 0007 	and.w	r0, r3, #7
 800b182:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800b186:	ecbd 8b02 	vpop	{d8}
 800b18a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b18e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800b190:	2b03      	cmp	r3, #3
 800b192:	d1f3      	bne.n	800b17c <__kernel_rem_pio2+0x4e4>
 800b194:	9b05      	ldr	r3, [sp, #20]
 800b196:	9500      	str	r5, [sp, #0]
 800b198:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800b19c:	eb0d 0403 	add.w	r4, sp, r3
 800b1a0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800b1a4:	46a2      	mov	sl, r4
 800b1a6:	9b00      	ldr	r3, [sp, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f1aa 0a08 	sub.w	sl, sl, #8
 800b1ae:	dc69      	bgt.n	800b284 <__kernel_rem_pio2+0x5ec>
 800b1b0:	46aa      	mov	sl, r5
 800b1b2:	f1ba 0f01 	cmp.w	sl, #1
 800b1b6:	f1a4 0408 	sub.w	r4, r4, #8
 800b1ba:	f300 8083 	bgt.w	800b2c4 <__kernel_rem_pio2+0x62c>
 800b1be:	9c05      	ldr	r4, [sp, #20]
 800b1c0:	ab48      	add	r3, sp, #288	; 0x120
 800b1c2:	441c      	add	r4, r3
 800b1c4:	2000      	movs	r0, #0
 800b1c6:	2100      	movs	r1, #0
 800b1c8:	2d01      	cmp	r5, #1
 800b1ca:	f300 809a 	bgt.w	800b302 <__kernel_rem_pio2+0x66a>
 800b1ce:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800b1d2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800b1d6:	f1bb 0f00 	cmp.w	fp, #0
 800b1da:	f040 8098 	bne.w	800b30e <__kernel_rem_pio2+0x676>
 800b1de:	9b04      	ldr	r3, [sp, #16]
 800b1e0:	e9c3 7800 	strd	r7, r8, [r3]
 800b1e4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b1e8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b1ec:	e7c6      	b.n	800b17c <__kernel_rem_pio2+0x4e4>
 800b1ee:	9e05      	ldr	r6, [sp, #20]
 800b1f0:	ab48      	add	r3, sp, #288	; 0x120
 800b1f2:	441e      	add	r6, r3
 800b1f4:	462c      	mov	r4, r5
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	2100      	movs	r1, #0
 800b1fa:	2c00      	cmp	r4, #0
 800b1fc:	da33      	bge.n	800b266 <__kernel_rem_pio2+0x5ce>
 800b1fe:	f1bb 0f00 	cmp.w	fp, #0
 800b202:	d036      	beq.n	800b272 <__kernel_rem_pio2+0x5da>
 800b204:	4602      	mov	r2, r0
 800b206:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b20a:	9c04      	ldr	r4, [sp, #16]
 800b20c:	e9c4 2300 	strd	r2, r3, [r4]
 800b210:	4602      	mov	r2, r0
 800b212:	460b      	mov	r3, r1
 800b214:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800b218:	f7f4 ffe2 	bl	80001e0 <__aeabi_dsub>
 800b21c:	ae4a      	add	r6, sp, #296	; 0x128
 800b21e:	2401      	movs	r4, #1
 800b220:	42a5      	cmp	r5, r4
 800b222:	da29      	bge.n	800b278 <__kernel_rem_pio2+0x5e0>
 800b224:	f1bb 0f00 	cmp.w	fp, #0
 800b228:	d002      	beq.n	800b230 <__kernel_rem_pio2+0x598>
 800b22a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b22e:	4619      	mov	r1, r3
 800b230:	9b04      	ldr	r3, [sp, #16]
 800b232:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b236:	e7a1      	b.n	800b17c <__kernel_rem_pio2+0x4e4>
 800b238:	9c05      	ldr	r4, [sp, #20]
 800b23a:	ab48      	add	r3, sp, #288	; 0x120
 800b23c:	441c      	add	r4, r3
 800b23e:	2000      	movs	r0, #0
 800b240:	2100      	movs	r1, #0
 800b242:	2d00      	cmp	r5, #0
 800b244:	da09      	bge.n	800b25a <__kernel_rem_pio2+0x5c2>
 800b246:	f1bb 0f00 	cmp.w	fp, #0
 800b24a:	d002      	beq.n	800b252 <__kernel_rem_pio2+0x5ba>
 800b24c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b250:	4619      	mov	r1, r3
 800b252:	9b04      	ldr	r3, [sp, #16]
 800b254:	e9c3 0100 	strd	r0, r1, [r3]
 800b258:	e790      	b.n	800b17c <__kernel_rem_pio2+0x4e4>
 800b25a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b25e:	f7f4 ffc1 	bl	80001e4 <__adddf3>
 800b262:	3d01      	subs	r5, #1
 800b264:	e7ed      	b.n	800b242 <__kernel_rem_pio2+0x5aa>
 800b266:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800b26a:	f7f4 ffbb 	bl	80001e4 <__adddf3>
 800b26e:	3c01      	subs	r4, #1
 800b270:	e7c3      	b.n	800b1fa <__kernel_rem_pio2+0x562>
 800b272:	4602      	mov	r2, r0
 800b274:	460b      	mov	r3, r1
 800b276:	e7c8      	b.n	800b20a <__kernel_rem_pio2+0x572>
 800b278:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800b27c:	f7f4 ffb2 	bl	80001e4 <__adddf3>
 800b280:	3401      	adds	r4, #1
 800b282:	e7cd      	b.n	800b220 <__kernel_rem_pio2+0x588>
 800b284:	e9da 8900 	ldrd	r8, r9, [sl]
 800b288:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800b28c:	9b00      	ldr	r3, [sp, #0]
 800b28e:	3b01      	subs	r3, #1
 800b290:	9300      	str	r3, [sp, #0]
 800b292:	4632      	mov	r2, r6
 800b294:	463b      	mov	r3, r7
 800b296:	4640      	mov	r0, r8
 800b298:	4649      	mov	r1, r9
 800b29a:	f7f4 ffa3 	bl	80001e4 <__adddf3>
 800b29e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b2a2:	4602      	mov	r2, r0
 800b2a4:	460b      	mov	r3, r1
 800b2a6:	4640      	mov	r0, r8
 800b2a8:	4649      	mov	r1, r9
 800b2aa:	f7f4 ff99 	bl	80001e0 <__aeabi_dsub>
 800b2ae:	4632      	mov	r2, r6
 800b2b0:	463b      	mov	r3, r7
 800b2b2:	f7f4 ff97 	bl	80001e4 <__adddf3>
 800b2b6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800b2ba:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b2be:	ed8a 7b00 	vstr	d7, [sl]
 800b2c2:	e770      	b.n	800b1a6 <__kernel_rem_pio2+0x50e>
 800b2c4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b2c8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800b2cc:	4640      	mov	r0, r8
 800b2ce:	4632      	mov	r2, r6
 800b2d0:	463b      	mov	r3, r7
 800b2d2:	4649      	mov	r1, r9
 800b2d4:	f7f4 ff86 	bl	80001e4 <__adddf3>
 800b2d8:	e9cd 0100 	strd	r0, r1, [sp]
 800b2dc:	4602      	mov	r2, r0
 800b2de:	460b      	mov	r3, r1
 800b2e0:	4640      	mov	r0, r8
 800b2e2:	4649      	mov	r1, r9
 800b2e4:	f7f4 ff7c 	bl	80001e0 <__aeabi_dsub>
 800b2e8:	4632      	mov	r2, r6
 800b2ea:	463b      	mov	r3, r7
 800b2ec:	f7f4 ff7a 	bl	80001e4 <__adddf3>
 800b2f0:	ed9d 7b00 	vldr	d7, [sp]
 800b2f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b2f8:	ed84 7b00 	vstr	d7, [r4]
 800b2fc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800b300:	e757      	b.n	800b1b2 <__kernel_rem_pio2+0x51a>
 800b302:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b306:	f7f4 ff6d 	bl	80001e4 <__adddf3>
 800b30a:	3d01      	subs	r5, #1
 800b30c:	e75c      	b.n	800b1c8 <__kernel_rem_pio2+0x530>
 800b30e:	9b04      	ldr	r3, [sp, #16]
 800b310:	9a04      	ldr	r2, [sp, #16]
 800b312:	601f      	str	r7, [r3, #0]
 800b314:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800b318:	605c      	str	r4, [r3, #4]
 800b31a:	609d      	str	r5, [r3, #8]
 800b31c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b320:	60d3      	str	r3, [r2, #12]
 800b322:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b326:	6110      	str	r0, [r2, #16]
 800b328:	6153      	str	r3, [r2, #20]
 800b32a:	e727      	b.n	800b17c <__kernel_rem_pio2+0x4e4>
 800b32c:	41700000 	.word	0x41700000
 800b330:	3e700000 	.word	0x3e700000
 800b334:	00000000 	.word	0x00000000

0800b338 <floor>:
 800b338:	ec51 0b10 	vmov	r0, r1, d0
 800b33c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b344:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800b348:	2e13      	cmp	r6, #19
 800b34a:	ee10 5a10 	vmov	r5, s0
 800b34e:	ee10 8a10 	vmov	r8, s0
 800b352:	460c      	mov	r4, r1
 800b354:	dc31      	bgt.n	800b3ba <floor+0x82>
 800b356:	2e00      	cmp	r6, #0
 800b358:	da14      	bge.n	800b384 <floor+0x4c>
 800b35a:	a333      	add	r3, pc, #204	; (adr r3, 800b428 <floor+0xf0>)
 800b35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b360:	f7f4 ff40 	bl	80001e4 <__adddf3>
 800b364:	2200      	movs	r2, #0
 800b366:	2300      	movs	r3, #0
 800b368:	f7f5 fb82 	bl	8000a70 <__aeabi_dcmpgt>
 800b36c:	b138      	cbz	r0, 800b37e <floor+0x46>
 800b36e:	2c00      	cmp	r4, #0
 800b370:	da53      	bge.n	800b41a <floor+0xe2>
 800b372:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800b376:	4325      	orrs	r5, r4
 800b378:	d052      	beq.n	800b420 <floor+0xe8>
 800b37a:	4c2d      	ldr	r4, [pc, #180]	; (800b430 <floor+0xf8>)
 800b37c:	2500      	movs	r5, #0
 800b37e:	4621      	mov	r1, r4
 800b380:	4628      	mov	r0, r5
 800b382:	e024      	b.n	800b3ce <floor+0x96>
 800b384:	4f2b      	ldr	r7, [pc, #172]	; (800b434 <floor+0xfc>)
 800b386:	4137      	asrs	r7, r6
 800b388:	ea01 0307 	and.w	r3, r1, r7
 800b38c:	4303      	orrs	r3, r0
 800b38e:	d01e      	beq.n	800b3ce <floor+0x96>
 800b390:	a325      	add	r3, pc, #148	; (adr r3, 800b428 <floor+0xf0>)
 800b392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b396:	f7f4 ff25 	bl	80001e4 <__adddf3>
 800b39a:	2200      	movs	r2, #0
 800b39c:	2300      	movs	r3, #0
 800b39e:	f7f5 fb67 	bl	8000a70 <__aeabi_dcmpgt>
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	d0eb      	beq.n	800b37e <floor+0x46>
 800b3a6:	2c00      	cmp	r4, #0
 800b3a8:	bfbe      	ittt	lt
 800b3aa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b3ae:	4133      	asrlt	r3, r6
 800b3b0:	18e4      	addlt	r4, r4, r3
 800b3b2:	ea24 0407 	bic.w	r4, r4, r7
 800b3b6:	2500      	movs	r5, #0
 800b3b8:	e7e1      	b.n	800b37e <floor+0x46>
 800b3ba:	2e33      	cmp	r6, #51	; 0x33
 800b3bc:	dd0b      	ble.n	800b3d6 <floor+0x9e>
 800b3be:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b3c2:	d104      	bne.n	800b3ce <floor+0x96>
 800b3c4:	ee10 2a10 	vmov	r2, s0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	f7f4 ff0b 	bl	80001e4 <__adddf3>
 800b3ce:	ec41 0b10 	vmov	d0, r0, r1
 800b3d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3d6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800b3da:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b3de:	40df      	lsrs	r7, r3
 800b3e0:	4238      	tst	r0, r7
 800b3e2:	d0f4      	beq.n	800b3ce <floor+0x96>
 800b3e4:	a310      	add	r3, pc, #64	; (adr r3, 800b428 <floor+0xf0>)
 800b3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ea:	f7f4 fefb 	bl	80001e4 <__adddf3>
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	f7f5 fb3d 	bl	8000a70 <__aeabi_dcmpgt>
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	d0c1      	beq.n	800b37e <floor+0x46>
 800b3fa:	2c00      	cmp	r4, #0
 800b3fc:	da0a      	bge.n	800b414 <floor+0xdc>
 800b3fe:	2e14      	cmp	r6, #20
 800b400:	d101      	bne.n	800b406 <floor+0xce>
 800b402:	3401      	adds	r4, #1
 800b404:	e006      	b.n	800b414 <floor+0xdc>
 800b406:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b40a:	2301      	movs	r3, #1
 800b40c:	40b3      	lsls	r3, r6
 800b40e:	441d      	add	r5, r3
 800b410:	45a8      	cmp	r8, r5
 800b412:	d8f6      	bhi.n	800b402 <floor+0xca>
 800b414:	ea25 0507 	bic.w	r5, r5, r7
 800b418:	e7b1      	b.n	800b37e <floor+0x46>
 800b41a:	2500      	movs	r5, #0
 800b41c:	462c      	mov	r4, r5
 800b41e:	e7ae      	b.n	800b37e <floor+0x46>
 800b420:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b424:	e7ab      	b.n	800b37e <floor+0x46>
 800b426:	bf00      	nop
 800b428:	8800759c 	.word	0x8800759c
 800b42c:	7e37e43c 	.word	0x7e37e43c
 800b430:	bff00000 	.word	0xbff00000
 800b434:	000fffff 	.word	0x000fffff

0800b438 <_init>:
 800b438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b43a:	bf00      	nop
 800b43c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b43e:	bc08      	pop	{r3}
 800b440:	469e      	mov	lr, r3
 800b442:	4770      	bx	lr

0800b444 <_fini>:
 800b444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b446:	bf00      	nop
 800b448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b44a:	bc08      	pop	{r3}
 800b44c:	469e      	mov	lr, r3
 800b44e:	4770      	bx	lr
