$date
	Thu Sep 03 15:17:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 3 # ip [2:0] $end
$scope module f1 $end
$var wire 1 " carry $end
$var wire 3 $ ip [2:0] $end
$var wire 1 ! sum $end
$var wire 8 % w [7:0] $end
$scope module d1 $end
$var wire 3 & ip [2:0] $end
$var wire 1 ' x1 $end
$var wire 1 ( y1 $end
$var wire 1 ) z1 $end
$var wire 8 * op [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
1)
1(
1'
b0 &
b1 %
b0 $
b0 #
0"
0!
$end
#4
1!
0)
b10000 %
b10000 *
b100 #
b100 $
b100 &
#8
1!
0(
1)
b100 %
b100 *
b10 #
b10 $
b10 &
#12
0!
1"
0)
b1000000 %
b1000000 *
b110 #
b110 $
b110 &
#16
1!
0"
0'
1(
1)
b10 %
b10 *
b1 #
b1 $
b1 &
#20
0!
1"
0)
b100000 %
b100000 *
b101 #
b101 $
b101 &
#24
1"
0(
1)
b1000 %
b1000 *
b11 #
b11 $
b11 &
#28
1!
0)
b10000000 %
b10000000 *
b111 #
b111 $
b111 &
