// Seed: 890903827
module module_0 (
    output tri1 id_0
);
  wire id_2;
  id_3 :
  assert property (@(negedge 1) {id_3{-1'b0}})
  else $clog2(9);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd11,
    parameter id_5 = 32'd68
) (
    output uwire id_0,
    output uwire _id_1,
    output uwire _id_2,
    input supply0 id_3,
    output wor id_4,
    input wor _id_5
);
  struct packed {
    logic [id_1 : 1] id_7;
    struct packed {
      logic [-1  +  id_2 : id_1  &  (  -1  )] id_8;
      logic id_9;
    } [{  id_5  {  1  }  } : ""] id_10;
  } id_11;
  ;
  assign id_11 = id_11.id_9;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_3 = 0;
endmodule
