#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 22 10:32:17 2022
# Process ID: 17868
# Current directory: D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1
# Command line: vivado.exe -log risc_v_soc_test_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source risc_v_soc_test_wrapper.tcl
# Log file: D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/risc_v_soc_test_wrapper.vds
# Journal file: D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source risc_v_soc_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/project/CPU/AMBA_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/project/CPU/rv-ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top risc_v_soc_test_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 415.883 ; gain = 99.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_wrapper' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/hdl/risc_v_soc_test_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/synth/risc_v_soc_test.v:13]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_AHB_Lite_IIC_0_0' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_AHB_Lite_IIC_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_AHB_Lite_IIC_0_0' (2#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_AHB_Lite_IIC_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_AHB_Lite_SPI_LCD_0_0' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_AHB_Lite_SPI_LCD_0_0' (3#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_AHB_Lite_gpio_0_0' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_AHB_Lite_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_AHB_Lite_gpio_0_0' (4#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_AHB_Lite_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0' (5#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_My_Concat_4_0_0' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_My_Concat_4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_My_Concat_4_0_0' (6#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_My_Concat_4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_My_Concat_4_0_1' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_My_Concat_4_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_My_Concat_4_0_1' (7#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_My_Concat_4_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_S0_AHB_Slave_pipe_0_0' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_S0_AHB_Slave_pipe_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_S0_AHB_Slave_pipe_0_0' (8#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_S0_AHB_Slave_pipe_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_risc_v_top_0_0' [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_risc_v_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_risc_v_top_0_0' (9#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/.Xil/Vivado-17868-DESKTOP-P7K6OD1/realtime/risc_v_soc_test_risc_v_top_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_xlconcat_0_0' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_xlconcat_0_0/synth/risc_v_soc_test_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (10#1) [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_xlconcat_0_0' (11#1) [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_xlconcat_0_0/synth/risc_v_soc_test_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'risc_v_soc_test_xlconcat_1_0' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_xlconcat_1_0/synth/risc_v_soc_test_xlconcat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (11#1) [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_xlconcat_1_0' (12#1) [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_xlconcat_1_0/synth/risc_v_soc_test_xlconcat_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test' (13#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/synth/risc_v_soc_test.v:13]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_soc_test_wrapper' (14#1) [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/hdl/risc_v_soc_test_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 471.609 ; gain = 155.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 471.609 ; gain = 155.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 471.609 ; gain = 155.039
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/risc_v_top_0'
Finished Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/risc_v_top_0'
Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_gpio_0_0/risc_v_soc_test_AHB_Lite_gpio_0_0/risc_v_soc_test_AHB_Lite_gpio_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/AHB_Lite_gpio_0'
Finished Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_gpio_0_0/risc_v_soc_test_AHB_Lite_gpio_0_0/risc_v_soc_test_AHB_Lite_gpio_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/AHB_Lite_gpio_0'
Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_IIC_0_0/risc_v_soc_test_AHB_Lite_IIC_0_0/risc_v_soc_test_AHB_Lite_IIC_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/AHB_Lite_IIC_0'
Finished Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_IIC_0_0/risc_v_soc_test_AHB_Lite_IIC_0_0/risc_v_soc_test_AHB_Lite_IIC_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/AHB_Lite_IIC_0'
Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/AHB_Lite_SPI_LCD_0'
Finished Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0/risc_v_soc_test_AHB_Lite_SPI_LCD_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/AHB_Lite_SPI_LCD_0'
Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/AHB_M2S_cmtcnt_pipe_0'
Finished Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0/risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/AHB_M2S_cmtcnt_pipe_0'
Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_S0_AHB_Slave_pipe_0_0/risc_v_soc_test_S0_AHB_Slave_pipe_0_0/risc_v_soc_test_S0_AHB_Slave_pipe_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/S0_AHB_Slave_pipe_0'
Finished Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_S0_AHB_Slave_pipe_0_0/risc_v_soc_test_S0_AHB_Slave_pipe_0_0/risc_v_soc_test_S0_AHB_Slave_pipe_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/S0_AHB_Slave_pipe_0'
Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_My_Concat_4_0_0/risc_v_soc_test_My_Concat_4_0_0/risc_v_soc_test_My_Concat_4_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/My_Concat_4_0'
Finished Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_My_Concat_4_0_0/risc_v_soc_test_My_Concat_4_0_0/risc_v_soc_test_My_Concat_4_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/My_Concat_4_0'
Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_My_Concat_4_0_1/risc_v_soc_test_My_Concat_4_0_1/risc_v_soc_test_My_Concat_4_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/My_Concat_4_1'
Finished Parsing XDC File [d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_My_Concat_4_0_1/risc_v_soc_test_My_Concat_4_0_1/risc_v_soc_test_My_Concat_4_0_0_in_context.xdc] for cell 'risc_v_soc_test_i/My_Concat_4_1'
Parsing XDC File [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 738.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 738.562 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 738.562 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.562 ; gain = 421.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.562 ; gain = 421.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for MIO[0]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIO[0]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for MIO[1]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIO[1]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for MIO[2]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIO[2]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for MIO[3]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIO[3]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for MIO[4]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIO[4]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for MIO[5]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIO[5]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for MIO[6]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIO[6]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for MIO[7]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MIO[7]. (constraint file  d:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.srcs/sources_1/bd/risc_v_soc_test/ip/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0/risc_v_soc_test_risc_v_top_0_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/risc_v_top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/AHB_Lite_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/AHB_Lite_IIC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/AHB_Lite_SPI_LCD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/AHB_M2S_cmtcnt_pipe_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/S0_AHB_Slave_pipe_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/My_Concat_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/My_Concat_4_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for risc_v_soc_test_i/xlconcat_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.562 ; gain = 421.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 738.562 ; gain = 421.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 738.562 ; gain = 421.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 782.254 ; gain = 465.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 782.254 ; gain = 465.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 792.250 ; gain = 475.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 792.250 ; gain = 475.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 792.250 ; gain = 475.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 792.250 ; gain = 475.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 792.250 ; gain = 475.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 792.250 ; gain = 475.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 792.250 ; gain = 475.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |risc_v_soc_test_AHB_Lite_IIC_0_0        |         1|
|2     |risc_v_soc_test_AHB_Lite_SPI_LCD_0_0    |         1|
|3     |risc_v_soc_test_AHB_Lite_gpio_0_0       |         1|
|4     |risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 |         1|
|5     |risc_v_soc_test_My_Concat_4_0_0         |         1|
|6     |risc_v_soc_test_My_Concat_4_0_1         |         1|
|7     |risc_v_soc_test_S0_AHB_Slave_pipe_0_0   |         1|
|8     |risc_v_soc_test_risc_v_top_0_0          |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |risc_v_soc_test_AHB_Lite_IIC_0_0        |     1|
|2     |risc_v_soc_test_AHB_Lite_SPI_LCD_0_0    |     1|
|3     |risc_v_soc_test_AHB_Lite_gpio_0_0       |     1|
|4     |risc_v_soc_test_AHB_M2S_cmtcnt_pipe_0_0 |     1|
|5     |risc_v_soc_test_My_Concat_4_0_0         |     1|
|6     |risc_v_soc_test_My_Concat_4_0_1         |     1|
|7     |risc_v_soc_test_S0_AHB_Slave_pipe_0_0   |     1|
|8     |risc_v_soc_test_risc_v_top_0_0          |     1|
|9     |IBUF                                    |     2|
|10    |IOBUF                                   |     9|
|11    |OBUF                                    |     8|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+--------------------+-----------------------------+------+
|      |Instance            |Module                       |Cells |
+------+--------------------+-----------------------------+------+
|1     |top                 |                             |   624|
|2     |  risc_v_soc_test_i |risc_v_soc_test              |   605|
|3     |    xlconcat_0      |risc_v_soc_test_xlconcat_0_0 |     0|
|4     |    xlconcat_1      |risc_v_soc_test_xlconcat_1_0 |     0|
+------+--------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 792.250 ; gain = 475.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 792.250 ; gain = 208.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 792.250 ; gain = 475.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 805.820 ; gain = 499.332
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/project/CPU/RISC-V-SOC/risc-v-soc/risc-v-soc.runs/synth_1/risc_v_soc_test_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file risc_v_soc_test_wrapper_utilization_synth.rpt -pb risc_v_soc_test_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 22 10:32:55 2022...
