{
  "store": [
    {
      "type": "Register",
      "id": "mux_b2_reg",
      "pos": [
        1091.6001,
        547.2002
      ],
      "r_in": {
        "id": "pc+4_pass",
        "field": "pass_through_out"
      }
    },
    {
      "type": "Register",
      "id": "mux_b3_reg",
      "pos": [
        1101.1995,
        624.7999
      ],
      "r_in": {
        "id": "signzero_extend",
        "field": "sz_out"
      }
    },
    {
      "type": "Register",
      "id": "reg_addr_EX_reg",
      "pos": [
        1123.5989,
        794.3998
      ],
      "r_in": {
        "id": "mux_write_addr",
        "field": "mux_out"
      }
    },
    {
      "type": "Register",
      "id": "control_WB_reg",
      "pos": [
        1918.4001,
        -73.60004
      ],
      "r_in": {
        "id": "control_MEM_pass",
        "field": "pass_through_out"
      }
    },
    {
      "type": "Register",
      "id": "reg_addr_reg",
      "pos": [
        1947.2009,
        799.2012
      ],
      "r_in": {
        "id": "reg_addr_MEM_pass",
        "field": "pass_through_out"
      }
    },
    {
      "type": "Register",
      "id": "control_MEM_reg",
      "pos": [
        1473.6001,
        -80.00018
      ],
      "r_in": {
        "id": "control_EX_pass",
        "field": "pass_through_out"
      }
    },
    {
      "type": "Register",
      "id": "reg_addr_MEM_reg",
      "pos": [
        1480.0015,
        802.40173
      ],
      "r_in": {
        "id": "reg_addr_EX_pass",
        "field": "pass_through_out"
      }
    },
    {
      "type": "Register",
      "id": "alu_reg",
      "pos": [
        1470.4004,
        252.79993
      ],
      "r_in": {
        "id": "alu",
        "field": "alu_out"
      }
    },
    {
      "type": "Register",
      "id": "zero_extend_reg",
      "pos": [
        1098.0002,
        107.20001
      ],
      "r_in": {
        "id": "instruction_split",
        "field": "shamt_out"
      }
    },
    {
      "type": "Register",
      "id": "pc+4_reg",
      "pos": [
        201.59985,
        371.20197
      ],
      "r_in": {
        "id": "pc+4",
        "field": "add_out"
      }
    },
    {
      "type": "Register",
      "id": "InMem_reg",
      "pos": [
        208.7998,
        474.4015
      ],
      "r_in": {
        "id": "instr_mem",
        "field": "instruction"
      }
    },
    {
      "type": "Register",
      "id": "operand_b_reg",
      "pos": [
        1101.1985,
        324.80035
      ],
      "r_in": {
        "id": "operand_B_mux_2",
        "field": "mux_out"
      }
    },
    {
      "type": "Register",
      "id": "result_reg_EX",
      "pos": [
        1918.3983,
        268.79993
      ],
      "r_in": {
        "id": "write_back_mux",
        "field": "mux_out"
      }
    },
    {
      "type": "Register",
      "id": "data_MEM_reg",
      "pos": [
        1477.6,
        566.4001
      ],
      "r_in": {
        "id": "operand_b_pass",
        "field": "pass_through_out"
      }
    },
    {
      "type": "Register",
      "id": "pc",
      "pos": [
        79.60004,
        415.60004
      ],
      "r_in": {
        "id": "mux_jump_merge",
        "field": "mux_out"
      }
    },
    {
      "type": "Register",
      "id": "merge_reg",
      "pos": [
        216.00024,
        582.40155
      ],
      "r_in": {
        "id": "jump_merge",
        "field": "merge_out"
      }
    },
    {
      "type": "Register",
      "id": "control_EX_reg",
      "pos": [
        918.7965,
        -38.400085
      ],
      "r_in": {
        "id": "InMem_pass",
        "field": "pass_through_out"
      }
    },
    {
      "type": "Register",
      "id": "operand_a_reg",
      "pos": [
        1093.1989,
        216.00018
      ],
      "r_in": {
        "id": "operand_A_mux_2",
        "field": "mux_out"
      }
    },
    {
      "type": "ControlUnit",
      "id": "control_unit_3",
      "pos": [
        1667.2002,
        27.199997
      ],
      "a_in": {
        "id": "control_MEM_reg",
        "field": "register_out"
      }
    },
    {
      "type": "PassThrough",
      "id": "reg_addr_MEM_pass",
      "pos": [
        1523.5994,
        802.3993
      ],
      "input": {
        "id": "reg_addr_MEM_reg",
        "field": "register_out"
      }
    },
    {
      "type": "PhysicalMem",
      "id": "phys_mem",
      "pos": [
        0.0,
        0.0
      ]
    },
    {
      "type": "Constant",
      "id": "0_a_inp",
      "pos": [
        596.00006,
        48.40001
      ],
      "value": {
        "data": {
          "Data": 4
        },
        "fmt": {
          "Hex": [
            "_32",
            false
          ]
        }
      }
    },
    {
      "type": "ControlUnit",
      "id": "control_unit_4",
      "pos": [
        2216.0002,
        23.200073
      ],
      "a_in": {
        "id": "control_WB_reg",
        "field": "register_out"
      }
    },
    {
      "type": "PassThrough",
      "id": "pc+4_pass",
      "pos": [
        235.60022,
        371.99823
      ],
      "input": {
        "id": "pc+4_reg",
        "field": "register_out"
      }
    },
    {
      "type": "InstrSplit",
      "id": "instruction_split",
      "pos": [
        271.19995,
        154.79999
      ],
      "instruction_in": {
        "id": "InMem_reg",
        "field": "register_out"
      }
    },
    {
      "type": "Equal",
      "id": "equals_operand_B",
      "pos": [
        811.9999,
        426.39972
      ],
      "a_in": {
        "id": "reg_addr_MEM_reg",
        "field": "register_out"
      },
      "b_in": {
        "id": "instruction_split",
        "field": "rt_out"
      }
    },
    {
      "type": "Equal",
      "id": "equals_operand_B_2",
      "pos": [
        974.3968,
        426.40027
      ],
      "a_in": {
        "id": "reg_addr_EX_reg",
        "field": "register_out"
      },
      "b_in": {
        "id": "instruction_split",
        "field": "rt_out"
      }
    },
    {
      "type": "Equal",
      "id": "equals_operand_A_2",
      "pos": [
        969.59796,
        167.20001
      ],
      "a_in": {
        "id": "reg_addr_EX_reg",
        "field": "register_out"
      },
      "b_in": {
        "id": "instruction_split",
        "field": "rs_out"
      }
    },
    {
      "type": "PassThrough",
      "id": "operand_b_pass",
      "pos": [
        1160.8,
        360.00006
      ],
      "input": {
        "id": "operand_b_reg",
        "field": "register_out"
      }
    },
    {
      "type": "Equal",
      "id": "equals_operand_A",
      "pos": [
        803.1997,
        163.99988
      ],
      "a_in": {
        "id": "reg_addr_MEM_reg",
        "field": "register_out"
      },
      "b_in": {
        "id": "instruction_split",
        "field": "rs_out"
      }
    },
    {
      "type": "RegFile",
      "id": "reg_file",
      "pos": [
        434.4,
        177.20001
      ],
      "rs_address_in": {
        "id": "instruction_split",
        "field": "rs_out"
      },
      "rt_address_in": {
        "id": "instruction_split",
        "field": "rt_out"
      },
      "write_address_in": {
        "id": "reg_addr_reg",
        "field": "register_out"
      },
      "write_data_in": {
        "id": "result_reg_EX",
        "field": "register_out"
      },
      "write_enable_in": {
        "id": "control_unit_4",
        "field": "reg_write_enable"
      }
    },
    {
      "type": "ControlUnit",
      "id": "control_unit_1",
      "pos": [
        263.2,
        2.4000092
      ],
      "a_in": {
        "id": "InMem_reg",
        "field": "register_out"
      }
    },
    {
      "type": "SignZeroExtend",
      "id": "signzero_extend",
      "pos": [
        310.0,
        410.0
      ],
      "signzero_signal_in": {
        "id": "instruction_split",
        "field": "immediate_out"
      },
      "signzero_ctrl_in": {
        "id": "control_unit_1",
        "field": "extend_select"
      }
    },
    {
      "type": "ShiftConst",
      "id": "branch_shift",
      "pos": [
        380.0,
        460.0
      ],
      "signal_in": {
        "id": "signzero_extend",
        "field": "sz_out"
      },
      "shift_by": 2
    },
    {
      "type": "Add",
      "id": "pc_add_branch",
      "pos": [
        420.0,
        440.0
      ],
      "a_in": {
        "id": "pc+4_reg",
        "field": "register_out"
      },
      "b_in": {
        "id": "branch_shift",
        "field": "shift_left_const_out"
      },
      "scale": 1.0
    },
    {
      "type": "InstrMem",
      "id": "instr_mem",
      "pos": [
        98.400024,
        585.6
      ],
      "pc": {
        "id": "pc",
        "field": "register_out"
      },
      "phys_mem_id": "phys_mem",
      "regfile_id": "reg_file",
      "mem_view": {
        "visible": false,
        "title": "instruction memory view",
        "id": "instr_mem",
        "row_offset": 0,
        "max_rows": 1024,
        "big_endian": true,
        "format": "HexAndMips",
        "show_settings": {
          "symbols": true,
          "sections": false,
          "program_counter": false,
          "registers": [
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            true
          ]
        },
        "register_values": [
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          2147483648,
          0,
          0
        ],
        "dynamic_symbols": {
          "PC_IM": [
            0,
            true
          ]
        },
        "break_points": [
          224
        ]
      }
    },
    {
      "type": "JumpMerge",
      "id": "jump_merge",
      "pos": [
        -62.200012,
        492.80005
      ],
      "instr_addr_in": {
        "id": "pc",
        "field": "register_out"
      },
      "jump_addr_in": {
        "id": "instr_mem",
        "field": "instruction"
      }
    },
    {
      "type": "PassThrough",
      "id": "InMem_pass",
      "pos": [
        232.40002,
        474.8
      ],
      "input": {
        "id": "InMem_reg",
        "field": "register_out"
      }
    },
    {
      "type": "Constant",
      "id": "+4",
      "pos": [
        78.80005,
        382.39996
      ],
      "value": {
        "data": {
          "Data": 4
        },
        "fmt": {
          "Hex": [
            "_32",
            false
          ]
        }
      }
    },
    {
      "type": "DataMem",
      "id": "data_mem",
      "pos": [
        1665.5996,
        560.8
      ],
      "address_input": {
        "id": "alu_reg",
        "field": "register_out"
      },
      "data_input": {
        "id": "data_MEM_reg",
        "field": "register_out"
      },
      "op_input": {
        "id": "control_unit_3",
        "field": "mem_mode"
      },
      "write_enable_input": {
        "id": "control_unit_3",
        "field": "mem_write_enable"
      },
      "phys_mem_id": "phys_mem",
      "regfile_id": "reg_file",
      "mem_view": {
        "visible": false,
        "title": "Data memory view",
        "id": "data_mem",
        "row_offset": 512,
        "max_rows": 1024,
        "big_endian": true,
        "format": "ByteAndUtf8",
        "show_settings": {
          "symbols": true,
          "sections": false,
          "program_counter": false,
          "registers": [
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false,
            false
          ]
        },
        "register_values": [
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          0,
          2147483648,
          0,
          0
        ],
        "dynamic_symbols": {
          "DM_ADRS": [
            0,
            false
          ]
        },
        "break_points": [
          4172
        ]
      }
    },
    {
      "type": "Mux",
      "id": "write_back_mux",
      "pos": [
        1681.5999,
        270.00012
      ],
      "select": {
        "id": "control_unit_3",
        "field": "reg_write_src"
      },
      "m_in": [
        {
          "id": "alu_reg",
          "field": "register_out"
        },
        {
          "id": "data_mem",
          "field": "data_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "Mux",
      "id": "operand_A_mux_1",
      "pos": [
        809.6,
        225.60065
      ],
      "select": {
        "id": "equals_operand_A",
        "field": "equals_out"
      },
      "m_in": [
        {
          "id": "reg_file",
          "field": "rs_value_out"
        },
        {
          "id": "write_back_mux",
          "field": "mux_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "Add",
      "id": "pc+4",
      "pos": [
        130.40002,
        380.8
      ],
      "a_in": {
        "id": "pc",
        "field": "register_out"
      },
      "b_in": {
        "id": "+4",
        "field": "constant_out"
      },
      "scale": 1.0
    },
    {
      "type": "ControlUnit",
      "id": "control_unit_2",
      "pos": [
        1207.2001,
        27.199997
      ],
      "a_in": {
        "id": "control_EX_reg",
        "field": "register_out"
      }
    },
    {
      "type": "Mux",
      "id": "mux_source_b",
      "pos": [
        1254.8002,
        325.60004
      ],
      "select": {
        "id": "control_unit_2",
        "field": "alu_src_b"
      },
      "m_in": [
        {
          "id": "operand_b_reg",
          "field": "register_out"
        },
        {
          "id": "mux_b2_reg",
          "field": "register_out"
        },
        {
          "id": "mux_b3_reg",
          "field": "register_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "Mux",
      "id": "operand_B_mux_1",
      "pos": [
        812.79956,
        323.99988
      ],
      "select": {
        "id": "equals_operand_B",
        "field": "equals_out"
      },
      "m_in": [
        {
          "id": "reg_file",
          "field": "rt_value_out"
        },
        {
          "id": "write_back_mux",
          "field": "mux_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "PassThrough",
      "id": "control_MEM_pass",
      "pos": [
        1498.3997,
        -80.0
      ],
      "input": {
        "id": "control_MEM_reg",
        "field": "register_out"
      }
    },
    {
      "type": "Constant",
      "id": "0x_1F",
      "pos": [
        500.0,
        510.0
      ],
      "value": {
        "data": {
          "Data": 31
        },
        "fmt": {
          "Hex": [
            "_32",
            false
          ]
        }
      }
    },
    {
      "type": "Mux",
      "id": "mux_write_addr",
      "pos": [
        560.0,
        500.0
      ],
      "select": {
        "id": "control_unit_1",
        "field": "reg_dest"
      },
      "m_in": [
        {
          "id": "instruction_split",
          "field": "rt_out"
        },
        {
          "id": "instruction_split",
          "field": "rd_out"
        },
        {
          "id": "0x_1F",
          "field": "constant_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "ZeroExtend",
      "id": "zero_extend_for_shamt",
      "pos": [
        1166.7983,
        107.600006
      ],
      "signal_in": {
        "id": "zero_extend_reg",
        "field": "register_out"
      }
    },
    {
      "type": "Mux",
      "id": "mux_source_a",
      "pos": [
        1252.4003,
        207.99994
      ],
      "select": {
        "id": "control_unit_2",
        "field": "alu_src_a"
      },
      "m_in": [
        {
          "id": "zero_extend_for_shamt",
          "field": "zero_extend_out"
        },
        {
          "id": "operand_a_reg",
          "field": "register_out"
        },
        {
          "id": "0_a_inp",
          "field": "constant_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "ALU",
      "id": "alu",
      "pos": [
        1395.9999,
        214.40002
      ],
      "a_in": {
        "id": "mux_source_a",
        "field": "mux_out"
      },
      "b_in": {
        "id": "mux_source_b",
        "field": "mux_out"
      },
      "op_in": {
        "id": "control_unit_2",
        "field": "alu_op"
      }
    },
    {
      "type": "Mux",
      "id": "operand_A_mux_2",
      "pos": [
        965.6015,
        227.99994
      ],
      "select": {
        "id": "equals_operand_A_2",
        "field": "equals_out"
      },
      "m_in": [
        {
          "id": "operand_A_mux_1",
          "field": "mux_out"
        },
        {
          "id": "alu",
          "field": "alu_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "PassThrough",
      "id": "control_EX_pass",
      "pos": [
        944.7983,
        -39.19998
      ],
      "input": {
        "id": "control_EX_reg",
        "field": "register_out"
      }
    },
    {
      "type": "Mux",
      "id": "operand_B_mux_2",
      "pos": [
        966.4005,
        325.60052
      ],
      "select": {
        "id": "equals_operand_B_2",
        "field": "equals_out"
      },
      "m_in": [
        {
          "id": "operand_B_mux_1",
          "field": "mux_out"
        },
        {
          "id": "alu",
          "field": "alu_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "BranchLogic",
      "id": "branch",
      "pos": [
        1037.0,
        274.40002
      ],
      "op_in": {
        "id": "instruction_split",
        "field": "op_out"
      },
      "rt_in": {
        "id": "instruction_split",
        "field": "rt_out"
      },
      "funct_in": {
        "id": "instruction_split",
        "field": "funct_out"
      },
      "rs_value": {
        "id": "operand_A_mux_2",
        "field": "mux_out"
      },
      "rt_value": {
        "id": "operand_B_mux_2",
        "field": "mux_out"
      }
    },
    {
      "type": "Mux",
      "id": "mux_jump_merge",
      "pos": [
        -54.399963,
        380.40002
      ],
      "select": {
        "id": "branch",
        "field": "branch_out"
      },
      "m_in": [
        {
          "id": "pc_add_branch",
          "field": "add_out"
        },
        {
          "id": "reg_file",
          "field": "rs_value_out"
        },
        {
          "id": "merge_reg",
          "field": "register_out"
        },
        {
          "id": "pc+4",
          "field": "add_out"
        }
      ],
      "scale": 1.0
    },
    {
      "type": "PassThrough",
      "id": "reg_addr_EX_pass",
      "pos": [
        1153.9998,
        794.401
      ],
      "input": {
        "id": "reg_addr_EX_reg",
        "field": "register_out"
      }
    }
  ]
}