Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 20 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/16_mux_4x1_3bit_using_1bit/16_mux_4x1_3bit_using_1bit.srcs/sim_1/new/mux_4x1_3bit_tb.v" Line 35
