{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602248128810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602248128812 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_meter_Nios_display 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"frequency_meter_Nios_display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602248128867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602248128942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602248128942 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602248129613 ""}
{ "Info" "IFITCC_FITCC_RAPID_RECOMPILE_MODE" "" "Fitter is attempting to run in Rapid Recompile mode." {  } {  } 0 13184 "Fitter is attempting to run in Rapid Recompile mode." 0 0 "Fitter" 0 -1 1602248130892 ""}
{ "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED" "4 4 " "Rapid Recompile is attempting to preserve results from 4 out of 4 design partition(s):" { { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "Top 99.86 " "Partition \"Top\" -- Placement preservation requested is 99.86 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Design Software" 0 -1 1602248130894 ""} { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "sld_hub:auto_hub 78.43 " "Partition \"sld_hub:auto_hub\" -- Placement preservation requested is 78.43 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Design Software" 0 -1 1602248130894 ""} { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "sld_signaltap:auto_signaltap_0 68.21 " "Partition \"sld_signaltap:auto_signaltap_0\" -- Placement preservation requested is 68.21 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Design Software" 0 -1 1602248130894 ""} { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "hard_block:auto_generated_inst 100.00 " "Partition \"hard_block:auto_generated_inst\" -- Placement preservation requested is 100.00 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Design Software" 0 -1 1602248130894 ""}  } {  } 0 13185 "Rapid Recompile is attempting to preserve results from %1!d! out of %2!d! design partition(s):" 0 0 "Fitter" 0 -1 1602248130894 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "84.53 0 0 4 " "Fitter is preserving placement for 84.53 percent of the design from 0 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1602248130895 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602248130982 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602248131026 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602248148605 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SPI_SCK~inputCLKENA0 13 global CLKCTRL_G5 " "SPI_SCK~inputCLKENA0 with 13 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1602248149307 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602248149307 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 35 global CLKCTRL_G7 " "PLL_temp:pll_temp\|PLL_temp_0002:pll_temp_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 35 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602248149307 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 175 global CLKCTRL_G0 " "PLL_base:pll_base\|PLL_base_0002:pll_base_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 175 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602248149307 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602248149307 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver SPI_SCK~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SPI_SCK~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad SPI_SCK PIN_Y17 " "Refclk input I/O pad SPI_SCK is placed onto PIN_Y17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1602248149313 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1602248149313 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1602248149313 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602248149316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602248149550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602248149554 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602248149560 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602248149566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602248149567 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602248149571 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602248151795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602248151795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1602248151795 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1602248151795 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1602248151795 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602248151803 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602248151808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 46 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(46): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 46 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(46): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602248151816 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 47 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(47): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 47 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(47): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602248151818 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 48 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(48): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 48 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(48): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602248151819 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 49 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(49): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 49 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(49): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602248151820 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 50 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem:the_Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(50): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem:the_Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602248151820 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 51 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(51): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 51 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(51): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*    -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sr*    -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602248151825 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 52 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(52): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper\|Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$Nios_display_system_nios2_gen2_0_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602248151826 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Nios_display_system_nios2_gen2_0_cpu.sdc 53 *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at Nios_display_system_nios2_gen2_0_cpu.sdc(53): *Nios_display_system_nios2_gen2_0_cpu:*\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci\|Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1602248151827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Nios_display_system_nios2_gen2_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at Nios_display_system_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$Nios_display_system_nios2_gen2_0_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1602248151827 ""}  } { { "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1602248151827 ""}
{ "Info" "ISTA_SDC_FOUND" "frequency_meter_Nios_display.SDC " "Reading SDC File: 'frequency_meter_Nios_display.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1602248151828 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1602248151830 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602248151833 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602248151833 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602248151833 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1602248151833 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1602248151833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1602248151834 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_m_module:freq_meter\|cout_b " "Node: freq_m_module:freq_meter\|cout_b was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_m_module:freq_meter\|freq_mem\[7\] freq_m_module:freq_meter\|cout_b " "Register freq_m_module:freq_meter\|freq_mem\[7\] is being clocked by freq_m_module:freq_meter\|cout_b" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602248151841 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602248151841 "|frequency_meter_Nios_display|freq_m_module:freq_meter|cout_b"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_slave:spi\|done " "Node: spi_slave:spi\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 spi_slave:spi\|done " "Register Counter_4:count_n_freq\|lpm_counter:LPM_COUNTER_component\|cntr_r5j:auto_generated\|counter_reg_bit0 is being clocked by spi_slave:spi\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602248151841 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602248151841 "|frequency_meter_Nios_display|spi_slave:spi|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spi\|done SPI_SCK " "Register spi_slave:spi\|done is being clocked by SPI_SCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1602248151841 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1602248151841 "|frequency_meter_Nios_display|SPI_SCK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602248151847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602248151847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602248151847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602248151847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602248151847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602248151847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1602248151847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602248151856 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1602248151860 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.500 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   5.000 pll_base\|pll_base_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   3.333 pll_temp\|pll_temp_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1602248151861 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602248151861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602248151984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 Block RAM " "Packed 1 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1602248151993 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602248151993 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602248152068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602248163653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602248164310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602248164579 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602248166581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602248166582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602248169475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "87.96 " "Router is attempting to preserve 87.96 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1602248176864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602248178990 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602248178990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602248181673 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1602248181673 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602248181673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602248181680 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.10 " "Total time spent on timing analysis during the Fitter is 1.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602248184931 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602248186335 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1602248186849 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 50 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 51 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 52 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 56 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 132 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 133 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 134 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 135 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 136 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 137 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 138 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 139 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 140 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 141 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 142 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 143 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 144 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 145 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 146 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 147 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 149 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 150 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 151 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 152 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 153 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 154 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 155 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 156 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 157 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 158 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 159 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 160 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 161 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 162 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 163 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 164 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 165 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 166 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "frequency_meter_Nios_display.v" "" { Text "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/" { { 0 { 0 ""} 0 167 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1602248186894 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1602248186894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.fit.smsg " "Generated suppressed messages file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602248187400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6563 " "Peak virtual memory: 6563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602248188635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 15:56:28 2020 " "Processing ended: Fri Oct 09 15:56:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602248188635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602248188635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602248188635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602248188635 ""}
