{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570674133987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570674133991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  9 20:22:13 2019 " "Processing started: Wed Oct  9 20:22:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570674133991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674133991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674133992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570674134294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570674134294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController " "Found entity 1: CursorController" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570674144991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674144991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController_tb " "Found entity 1: CursorController_tb" {  } { { "CursorController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570674144992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674144992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TecTacToe.sv 1 1 " "Found 1 design units, including 1 entities, in source file TecTacToe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TecTacToe " "Found entity 1: TecTacToe" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570674144992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674144992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Board.sv 1 1 " "Found 1 design units, including 1 entities, in source file Board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board " "Found entity 1: Board" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570674144993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674144993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEnd.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEnd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEnd " "Found entity 1: DetectGameEnd" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570674144993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674144993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux " "Found entity 1: DetectGameEndAux" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570674144994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674144994 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DetectGameEndAux_tb.sv(21) " "Verilog HDL Expression warning at DetectGameEndAux_tb.sv(21): truncated literal to match 1 bits" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1570674144994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux_tb " "Found entity 1: DetectGameEndAux_tb" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570674144994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674144994 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(12) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(12): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570674144995 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(16) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(16): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570674144995 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(19) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(19): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570674144995 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(20) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(20): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1570674144995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DetectGameEnd " "Elaborating entity \"DetectGameEnd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570674145044 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DetectGameEnd.sv(35) " "Verilog HDL Case Statement warning at DetectGameEnd.sv(35): incomplete case statement has no default case item" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1570674145047 "|DetectGameEnd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner_move DetectGameEnd.sv(35) " "Verilog HDL Always Construct warning at DetectGameEnd.sv(35): inferring latch(es) for variable \"winner_move\", which holds its previous value in one or more paths through the always construct" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570674145048 "|DetectGameEnd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "game_end_o DetectGameEnd.sv(3) " "Output port \"game_end_o\" at DetectGameEnd.sv(3) has no driver" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[0\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[0\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[1\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[1\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[2\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[2\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[3\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[3\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[4\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[4\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[5\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[5\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[6\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[6\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[7\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[7\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145049 "|DetectGameEnd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move\[8\] DetectGameEnd.sv(35) " "Inferred latch for \"winner_move\[8\]\" at DetectGameEnd.sv(35)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674145050 "|DetectGameEnd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectGameEndAux DetectGameEndAux:comb_3 " "Elaborating entity \"DetectGameEndAux\" for hierarchy \"DetectGameEndAux:comb_3\"" {  } { { "DetectGameEnd.sv" "comb_3" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570674145058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[0\]\$latch " "Latch winner_move\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_4\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_4\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[1\]\$latch " "Latch winner_move\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_6\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_6\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[2\]\$latch " "Latch winner_move\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_5\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_5\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[3\]\$latch " "Latch winner_move\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_6\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_6\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[4\]\$latch " "Latch winner_move\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_4\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_4\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[5\]\$latch " "Latch winner_move\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_7\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_7\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[6\]\$latch " "Latch winner_move\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_3\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_3\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[7\]\$latch " "Latch winner_move\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_6\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_6\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "winner_move\[8\]\$latch " "Latch winner_move\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DetectGameEndAux:comb_5\|win_o " "Ports D and ENA on the latch are fed by the same signal DetectGameEndAux:comb_5\|win_o" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570674145633 ""}  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570674145633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "game_end_o GND " "Pin \"game_end_o\" is stuck at GND" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570674145671 "|DetectGameEnd|game_end_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570674145671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570674145759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570674146087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570674146087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570674146121 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570674146121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570674146121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570674146121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570674146127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  9 20:22:26 2019 " "Processing ended: Wed Oct  9 20:22:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570674146127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570674146127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570674146127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570674146127 ""}
