Total Cycles:                               95468 (954.68 msec)
Execution Cycles:                           64537 ( 67.60%)
Stall Cycles:                               30931 ( 32.40%)
Nops:                                        6983 (  7.31%)
Executed operations:                       162264

Executed branches:                          18012 ( 11.10% ops)(27.91% insts)
Not taken branches:                          7712 (  4.75% ops)(11.95% insts)(42.82% br)
Taken branches:                             10300 (  6.35% ops)(15.96% insts)(57.18% br)
  Taken uncond branches:                     5274 (  3.25% ops)( 8.17% insts)(29.28% br)
  Taken cond branches:                       5026 (  3.10% ops)( 7.79% insts)(27.90% br)
Size of Loaded Code:                        29312 Bytes

Instruction Memory Operations:
  Accesses:                                 66891
    Hits (Hit Rate):                        66650 ( 99.64%)
    Misses (Miss Rate):                       241 (  0.36%)
Instruction Memory Stall Cycles
  Total (in cycles):                         4051 (100.00%)
    Due to Misses:                           3615 ( 89.24%)
    Due to Bus Conflicts:                     436 ( 10.76%)

Data Memory Operations:                     Cache          
  Accesses:                                 50951 (100.00%)
    Hits (Hit Rate):                        50052 ( 98.24%)
    Misses (Miss Rate):                       899 (  1.76%)
  Write Backs (% of Misses):                  621 ( 69.08%)
Data Memory Stall Cycles
  Total (in cycles):                        16580 (100.00%)
    Due to Misses:                          12586 ( 75.91%)
    Due to Bus Conflicts:                    3994 ( 24.09%)

Percentage Bus Bandwidth Consumed:          24.13%


Avg. IPC (no stalls):   2.51
Avg. IPC (with stalls): 1.70

  cycle counter =        64537
  total ops     =       162264
   width[ 0] =          478
   width[ 1] =        21964
   width[ 2] =        13692
   width[ 3] =        10149
   width[ 4] =         5022
   width[ 5] =         1587
   width[ 6] =          963
   width[ 7] =          473
   width[ 8] =          930
   width[10] =          463
   width[11] =           25
   width[12] =           59
   width[14] =            1
   width[16] =            1
   width[17] =          192
   width[18] =          535
   width[19] =         1020

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       24872    26.05        19994    30.98         2464     3.19          390     0.57 compressf
       21772    22.81        15724    24.36          462     0.60          420     0.62 decompress
       15522    16.26        13088    20.28          280     0.36          255     0.37 output
       15518    16.25        14034    21.75            0     0.00          360     0.53 compressgetcode
       13707    14.36          425     0.66         8764    11.36          435     0.64 cl_hash
         538     0.56          164     0.25           84     0.11          225     0.33 __sfvwrite
         350     0.37           58     0.09           70     0.09          195     0.29 Compress
         350     0.37          230     0.36            0     0.00           90     0.13 fflush
         315     0.33           92     0.14           56     0.07          150     0.22 _bcopy
         239     0.25           56     0.09           28     0.04          120     0.18 __smakebuf
         229     0.24           17     0.03           14     0.02          165     0.24 rindex
         204     0.21           45     0.07           98     0.13           30     0.04 std
         203     0.21           64     0.10           28     0.04          105     0.15 _malloc_r
         189     0.20           49     0.08           42     0.05           75     0.11 __swsetup
         149     0.16           49     0.08           14     0.02           75     0.11 _morecore_r
         134     0.14           21     0.03           14     0.02           60     0.09 __sinit
         129     0.14           18     0.03           42     0.05           45     0.07 _fstat_r
         125     0.13           72     0.11            0     0.00           45     0.07 __wrap_memchr
         115     0.12           27     0.04           14     0.02           60     0.09 exit
         109     0.11           54     0.08           -0    -0.00           45     0.07 _fwalk
         104     0.11           48     0.07           14     0.02           30     0.04 _sbrk_r
         100     0.10           10     0.02           56     0.07           30     0.04 __vex_main
          97     0.10           44     0.07            0     0.00           45     0.07 __swrite
          94     0.10           40     0.06           14     0.02           30     0.04 _write_r
          88     0.09           51     0.08            0     0.00           30     0.04 __wrap_strlen
          79     0.08           25     0.04           14     0.02           30     0.04 _puts_r
          58     0.06           22     0.03           -0    -0.00           30     0.04 __wrap_memmove
          55     0.06            9     0.01           14     0.02           30     0.04 puts
          24     0.03            7     0.01            0     0.00           15     0.02 _cleanup_r
           0             0            -0  (others not profiled)

Simulation time  =     0.0070 s
Simulation speed =    23.0882 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


