Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/DE4_DDR2_UniPHY/ --output-directory=C:/DE4_DDR2_UniPHY/DE4_QSYS/ --report-file=bsf:C:/DE4_DDR2_UniPHY/DE4_QSYS.bsf --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=EP4SGX230KF40C2 --system-info=DEVICE_SPEEDGRADE=2 --component-file=C:/DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Loading DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50_bank3 [clock_source 12.1]
Progress: Parameterizing module clk_50_bank3
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding mem_if_ddr2_emif [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif
Progress: Adding nios2_qsys [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 12.1]
Progress: Parameterizing module button
Progress: Adding mm_clock_crossing_bridge_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io
Progress: Adding ddr2_i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_scl
Progress: Adding ddr2_i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_sda
Progress: Adding spi [altera_avalon_spi 12.1]
Progress: Parameterizing module spi
Progress: Adding mem_if_ddr2_emif_0 [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif_0
Progress: Adding clk_0_bank4 [clock_source 12.1]
Progress: Parameterizing module clk_0_bank4
Progress: Adding stored_interface_block_0 [stored_interface_block 1.0]
Progress: Parameterizing module stored_interface_block_0
Progress: Adding camera_interface_block_0 [camera_interface_block 1.0]
Progress: Parameterizing module camera_interface_block_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE4_QSYS.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: DE4_QSYS.mem_if_ddr2_emif: Auto interface leveling mode set to 'Leveling'
Info: DE4_QSYS.nios2_qsys: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE4_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE4_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE4_QSYS.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE4_QSYS.mem_if_ddr2_emif: mem_if_ddr2_emif.status must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/DE4_DDR2_UniPHY/ --output-directory=C:/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/DE4_DDR2_UniPHY/DE4_QSYS.sopcinfo --report-file=html:C:/DE4_DDR2_UniPHY/DE4_QSYS.html --report-file=qip:C:/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.qip --report-file=cmp:C:/DE4_DDR2_UniPHY/DE4_QSYS.cmp --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=EP4SGX230KF40C2 --system-info=DEVICE_SPEEDGRADE=2 --component-file=C:/DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Loading DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50_bank3 [clock_source 12.1]
Progress: Parameterizing module clk_50_bank3
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding mem_if_ddr2_emif [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif
Progress: Adding nios2_qsys [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 12.1]
Progress: Parameterizing module button
Progress: Adding mm_clock_crossing_bridge_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io
Progress: Adding ddr2_i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_scl
Progress: Adding ddr2_i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_sda
Progress: Adding spi [altera_avalon_spi 12.1]
Progress: Parameterizing module spi
Progress: Adding mem_if_ddr2_emif_0 [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif_0
Progress: Adding clk_0_bank4 [clock_source 12.1]
Progress: Parameterizing module clk_0_bank4
Progress: Adding stored_interface_block_0 [stored_interface_block 1.0]
Progress: Parameterizing module stored_interface_block_0
Progress: Adding camera_interface_block_0 [camera_interface_block 1.0]
Progress: Parameterizing module camera_interface_block_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE4_QSYS.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: DE4_QSYS.mem_if_ddr2_emif: Auto interface leveling mode set to 'Leveling'
Info: DE4_QSYS.nios2_qsys: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE4_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE4_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE4_QSYS.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE4_QSYS.mem_if_ddr2_emif: mem_if_ddr2_emif.status must be exported, or connected to a matching conduit.
Info: DE4_QSYS: Generating DE4_QSYS "DE4_QSYS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 49 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 28 modules, 94 connections
Info: merlin_domain_transform: After transform: 61 modules, 251 connections
Info: merlin_router_transform: After transform: 76 modules, 296 connections
Info: merlin_traffic_limiter_transform: After transform: 79 modules, 308 connections
Info: merlin_burst_transform: After transform: 88 modules, 335 connections
Info: reset_adaptation_transform: After transform: 91 modules, 341 connections
Info: merlin_network_to_switch_transform: After transform: 120 modules, 409 connections
Info: merlin_width_transform: After transform: 122 modules, 415 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src7 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src0 and cmd_xbar_mux_004.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src1 and cmd_xbar_mux_005.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src2 and cmd_xbar_mux_006.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src3 and cmd_xbar_mux_007.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_004.src4 and cmd_xbar_mux_008.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src1 and rsp_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src1 and rsp_xbar_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src1 and rsp_xbar_mux_004.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_001.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src1 and rsp_xbar_mux_004.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src1 and rsp_xbar_mux_004.sink4
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 144 modules, 525 connections
Info: limiter_update_transform: After transform: 144 modules, 528 connections
Info: merlin_interrupt_mapper_transform: After transform: 145 modules, 531 connections
Info: merlin_interrupt_sync_transform: After transform: 147 modules, 541 connections
Info: Starting classic module elaboration.
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/dominiho/AppData/Local/Temp/alt5687_7714874705433623343.dir/0001_sopclgen  --no_splash --refresh C:/Users/dominiho/AppData/Local/Temp/alt5687_7714874705433623343.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/dominiho/AppData/Local/Temp/alt5687_7714874705433623343.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/dominiho/AppData/Local/Temp/alt5687_7714874705433623343.dir/0001_sopclgen  --generate C:/Users/dominiho/AppData/Local/Temp/alt5687_7714874705433623343.dir/0001_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2012.12.13 19:13:38 (*) Success: sopc_builder finished.
Info: onchip_memory: "DE4_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 33 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: mem_if_ddr2_emif: "DE4_QSYS" instantiated altera_mem_if_ddr2_emif "mem_if_ddr2_emif"
Info: nios2_qsys: Starting RTL generation for module 'DE4_QSYS_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE4_QSYS_nios2_qsys --dir=C:/Users/dominiho/AppData/Local/Temp/alt5687_7714874705433623343.dir/0002_nios2_qsys_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/dominiho/AppData/Local/Temp/alt5687_7714874705433623343.dir/0002_nios2_qsys_gen//DE4_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys: # 2012.12.13 19:13:40 (*) Starting Nios II generation
Info: nios2_qsys: # 2012.12.13 19:13:40 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2012.12.13 19:13:42 (*)   Plaintext license not found.
Info: nios2_qsys: # 2012.12.13 19:13:42 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2012.12.13 19:13:43 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2012.12.13 19:13:43 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2012.12.13 19:13:43 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2012.12.13 19:13:43 (*)     Testbench
Info: nios2_qsys: # 2012.12.13 19:13:43 (*)     Instruction decoding
Info: nios2_qsys: # 2012.12.13 19:13:43 (*)       Instruction fields
Info: nios2_qsys: # 2012.12.13 19:13:43 (*)       Instruction decodes
Info: nios2_qsys: # 2012.12.13 19:13:44 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2012.12.13 19:13:44 (*)       Instruction controls
Info: nios2_qsys: # 2012.12.13 19:13:44 (*)     Pipeline frontend
Info: nios2_qsys: # 2012.12.13 19:13:44 (*)     Pipeline backend
Info: nios2_qsys: # 2012.12.13 19:13:47 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2012.12.13 19:13:52 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2012.12.13 19:13:53 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'DE4_QSYS_nios2_qsys'
Info: nios2_qsys: "DE4_QSYS" instantiated altera_nios2_qsys "nios2_qsys"
Error: Generation stopped, 146 or more modules remaining
Info: DE4_QSYS: Done DE4_QSYS" with 51 modules, 19 files, 1916559 bytes
Error: ip-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
