Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 68e26a7caa314b79af08a9b39ec8cd7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_clock_behav xil_defaultlib.tb_top_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.button_detector
Compiling module xil_defaultlib.clock_control_unit
Compiling module xil_defaultlib.clk_div_10Hz
Compiling module xil_defaultlib.time_clock_counter(TIME_MAX=100)
Compiling module xil_defaultlib.time_clock_counter
Compiling module xil_defaultlib.clock_datapath
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder_3to8
Compiling module xil_defaultlib.digit_splitter
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux_81
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.BCDtoseg_o_decoder
Compiling module xil_defaultlib.clock_fnd_controller
Compiling module xil_defaultlib.top_clock
Compiling module xil_defaultlib.tb_top_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_clock_behav
