Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

DESKTOP-P9GM206::  Tue Jan 25 14:37:12 2022

par -w -intstyle ise -ol high -t 1 MBO_53_top_map.ncd MBO_53_top.ncd
MBO_53_top.pcf 


Constraints file: MBO_53_top.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "MBO_53_top" is an NCD, version 3.2, device xc3s500e, package fg320, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-10-13".


Design Summary Report:

 Number of External IOBs                          32 out of 232    13%

   Number of External Input IOBs                 13

      Number of External Input IBUFs             13
        Number of LOCed External Input IBUFs     13 out of 13    100%


   Number of External Output IOBs                19

      Number of External Output IOBs             19
        Number of LOCed External Output IOBs     18 out of 19     94%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        7 out of 24     29%
   Number of DCMs                            2 out of 4      50%
   Number of MULT18X18SIOs                   8 out of 20     40%
   Number of RAMB16s                         9 out of 20     45%
   Number of Slices                       2634 out of 4656   56%
      Number of SLICEMs                    142 out of 2328    6%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal e_rx_er_IBUF has no load.  PAR will not attempt to route this signal.

Starting Placer
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:77cf15b4) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 19 IOs, 18 are locked and 1 are not locked. If you would like
   to print the names of these IOs, please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:77cf15b4) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:77cf15b4) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement

.................
WARNING:Place:1019 - A clock IOB / clock component pair have been found that are not placed at an optimal clock IOB /
   clock site pair. The clock component <e_rx_clk_BUFGP/BUFG> is placed at site <BUFGMUX_X1Y10>. The IO component
   <e_rx_clk> is placed at site <IPAD170>.  This will not allow the use of the fast path between the IO and the Clock
   buffer. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <e_rx_clk.PAD>
   allowing your design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN.
   The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that
   this error condition be corrected in the design.
WARNING:Place:1019 - A clock IOB / clock component pair have been found that are not placed at an optimal clock IOB /
   clock site pair. The clock component <e_tx_clk_bf_BUFG> is placed at site <BUFGMUX_X1Y0>. The IO component <e_tx_clk>
   is placed at site <IPAD159>.  This will not allow the use of the fast path between the IO and the Clock buffer. This
   is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <e_tx_clk.PAD> allowing your
   design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN. The use of
   this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error
   condition be corrected in the design.
Phase 4.2  Initial Clock and IO Placement (Checksum:25968f8a) REAL time: 5 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:25968f8a) REAL time: 5 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:25968f8a) REAL time: 5 secs 

Phase 7.3  Local Placement Optimization

Phase 7.3  Local Placement Optimization (Checksum:2db4f18a) REAL time: 5 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2efc070a) REAL time: 5 secs 

Phase 9.8  Global Placement
.............................
..................................................................................................................................................
..........................................................................
............
Phase 9.8  Global Placement (Checksum:75a9ff2) REAL time: 16 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:75a9ff2) REAL time: 16 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9b8c1c3c) REAL time: 17 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9b8c1c3c) REAL time: 17 secs 

Total REAL time to Placer completion: 18 secs 
Total CPU  time to Placer completion: 17 secs 
Writing design to file MBO_53_top.ncd



Starting Router


Phase  1  : 17376 unrouted;      REAL time: 21 secs 

Phase  2  : 14356 unrouted;      REAL time: 21 secs 

Phase  3  : 2730 unrouted;      REAL time: 23 secs 

Phase  4  : 2730 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: MBO_53_top.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
WARNING:Route:455 - CLK Net:clk_dv may have excessive skew because 
      0 CLK pins and 2 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      e_rx_clk_BUFGP | BUFGMUX_X1Y10| No   |   48 |  0.058     |  0.164      |
+---------------------+--------------+------+------+------------+-------------+
|    e_tx_clk_bf_BUFG |  BUFGMUX_X1Y0| No   | 1021 |  0.076     |  0.179      |
+---------------------+--------------+------+------+------------+-------------+
|              clk_12 |  BUFGMUX_X1Y1| No   |  505 |  0.076     |  0.178      |
+---------------------+--------------+------+------+------------+-------------+
|              clk_dv | BUFGMUX_X2Y11| No   |  502 |  0.067     |  0.170      |
+---------------------+--------------+------+------+------------+-------------+
|           clk_dv_90 |  BUFGMUX_X2Y0| No   |   18 |  0.039     |  0.151      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "pll_2/CLK90_BUF" | SETUP       |     4.357ns|    22.572ns|       0|           0
   derived from  PERIOD analysis for net "p | HOLD        |     0.842ns|            |       0|           0
  ll_1/CLKDV_BUF" derived from NET "pll_1/C |             |            |            |        |            
  LKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40% | SETUP       |     6.915ns|    28.475ns|       0|           0
                                            | HOLD        |     0.606ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns | SETUP       |    11.483ns|    11.292ns|       0|           0
   HIGH 40%                                 | HOLD        |     0.759ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 n | MINHIGHPULSE|    12.500ns|     7.500ns|       0|           0
  s HIGH 40%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MH | MINLOWPULSE |    17.224ns|     2.776ns|       0|           0
  z HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MH | MINLOWPULSE |    17.224ns|     2.776ns|       0|           0
  z HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "pll_2/CLKDV_BUF" | SETUP       |    26.161ns|    17.836ns|       0|           0
   derived from  PERIOD analysis for net "p | HOLD        |     0.517ns|            |       0|           0
  ll_1/CLKDV_BUF" derived from NET "pll_1/C |             |            |            |        |            
  LKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "pll_1/CLKDV_BUF" | SETUP       |    30.389ns|     9.611ns|       0|           0
   derived from  NET "pll_1/CLKIN_IBUFG_OUT | HOLD        |     0.630ns|            |       0|           0
  " PERIOD = 20 ns HIGH 40%                 | MINLOWPULSE |    30.000ns|    10.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET "clk" PERIOD = 20 ns HIGH 40%         | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     11.286ns|            0|            0|            0|        77452|
| pll_1/CLKDV_BUF               |     40.000ns|     10.000ns|     22.572ns|            0|            0|        65964|        11488|
|  pll_2/CLK90_BUF              |     40.000ns|     22.572ns|          N/A|            0|            0|          216|            0|
|  pll_2/CLKDV_BUF              |     80.000ns|     17.836ns|          N/A|            0|            0|        11272|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 28 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  4511 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 1

Writing design to file MBO_53_top.ncd



PAR done!
