/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_misc2.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 2/7/12 1:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb  7 10:59:54 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7552/rdb/b0/bchp_ufe_misc2.h $
 * 
 * Hydra_Software_Devel/2   2/7/12 1:43p pntruong
 * SW7552-89: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_UFE_MISC2_H__
#define BCHP_UFE_MISC2_H__

/***************************************************************************
 *UFE_MISC2 - UFE Misc 2 Register Set
 ***************************************************************************/
#define BCHP_UFE_MISC2_CLK_RESET                 0x00c00780 /* Clock reset registers */

/***************************************************************************
 *CLK_RESET - Clock reset registers
 ***************************************************************************/
/* UFE_MISC2 :: CLK_RESET :: reserved0 [31:18] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved0_MASK                    0xfffc0000
#define BCHP_UFE_MISC2_CLK_RESET_reserved0_SHIFT                   18

/* UFE_MISC2 :: CLK_RESET :: CLK_OBSERVE_SEL [17:16] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OBSERVE_SEL_MASK              0x00030000
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OBSERVE_SEL_SHIFT             16
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OBSERVE_SEL_DEFAULT           0x00000000

/* UFE_MISC2 :: CLK_RESET :: reserved1 [15:04] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved1_MASK                    0x0000fff0
#define BCHP_UFE_MISC2_CLK_RESET_reserved1_SHIFT                   4

/* UFE_MISC2 :: CLK_RESET :: CLK_OOB_RESET [03:03] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OOB_RESET_MASK                0x00000008
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OOB_RESET_SHIFT               3
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OOB_RESET_DEFAULT             0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OOB_RESET_DEASSERT            0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OOB_RESET_ASSERT              1

/* UFE_MISC2 :: CLK_RESET :: CLK_DAC_RESET [02:02] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_MASK                0x00000004
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_SHIFT               2
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_DEFAULT             0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_DEASSERT            0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_ASSERT              1

/* UFE_MISC2 :: CLK_RESET :: CLK_WBADC_RESET [01:01] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_MASK              0x00000002
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_SHIFT             1
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_DEFAULT           0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_DEASSERT          0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_WBADC_RESET_ASSERT            1

/* UFE_MISC2 :: CLK_RESET :: CLK_SDADC_RESET [00:00] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_MASK              0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_SHIFT             0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_DEFAULT           0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_DEASSERT          0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_ASSERT            1

#endif /* #ifndef BCHP_UFE_MISC2_H__ */

/* End of File */
