# DIGITAL_VLSI_2025
![gif](https://i.gifer.com/QWc9.gif)
![vlsi](https://www.tessolve.com/wp-content/uploads/2023/12/memory-testing-post.jpg)
## LECTURE NOTES
  1. [Intro](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L1_Introduction_Course_Outline.pdf)
  2. [Combinational design](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L2_Review_Combinational_Logic_Design.pdf)
  3. [Sequential design](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L3_Review_Sequential_Logic_Design.pdf)
  4. [Verilog intro](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L4_DD_Verilog_Introduction.pdf)
  5. [Verilog Basics](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L5_Verilog_Basics.pdf)
  6. [Modules and Ports](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L6_Modules_and_Ports.pdf)
  7. [Gate level modeling](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L7_Gate_Level_Modelling.pdf)
  8. [Data flow modeling](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L8_Data_Flow_Modelling.pdf)
  9. [Behavioral modeling](https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L9_Behavioural_Modeling_Part1.pdf)
  
