module PRNG_tb ();

reg clk,res,ena;
wire done;
wire [7:0] dout;


PRNG (
	.clk (clk),
	.res (res),
	.ens (ena),
	.done (done),
	.dout (dout)
);

initial begin
	clk = 1'b0;
	res = 1'b1;
	ena = 1'b0;
	repeat (4) #5 clk = ~clk;
	res = 1'b0;
	forever #5 clk = ~clk;
end

initial begin
	ena = 1'b0l
	@(negedge res);
	ena = 1;
	repeat(1000000) @(posedge clk);
	$finish;
end

endmodule
