#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: DESKTOP-C9S5NJE
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Jun  4 13:27:48 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_sd_top/u_spi_master/data_out[7]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_MOSI' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_nCS' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'finish_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'req_flag' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SD_MISO' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Fri Jun  4 13:28:28 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           2  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4931           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 cmos_pclk_Inferred       1000.000     {0 500}        Declared                70           0  {cmos_pclk}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                             222           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               cmos_pclk_Inferred                      
 Inferred_clock_group_0        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
 Inferred_clock_group_65       asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     152.323 MHz         20.000          6.565         13.435
 axi_clk0                   100.000 MHz     110.522 MHz         10.000          9.048          0.952
 cmos_pclk_Inferred           1.000 MHz     232.072 MHz       1000.000          4.309        995.691
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     131.182 MHz         10.000          7.623          2.377
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     171.969 MHz       1000.000          5.815        994.185
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        13.435       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.844       0.000              0             10
 axi_clk0               axi_clk0                     0.952       0.000              0          20191
 cmos_pclk_Inferred     cmos_pclk_Inferred         995.691       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.377       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.513       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.774       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.185       0.000              0           1449
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.287       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.367      -1.425              5             10
 axi_clk0               axi_clk0                    -0.231      -0.672              8          20191
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.219       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.202       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.281       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.633       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.280       0.000              0           1449
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.326       0.000              0            128
 axi_clk0               axi_clk0                     4.261       0.000              0           4139
 pclk                   axi_clk0                     6.109       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.676       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     5.668       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred           996.419       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.424       0.000              0            128
 axi_clk0               axi_clk0                     0.427       0.000              0           4139
 pclk                   axi_clk0                     1.929       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.664       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.415       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred             0.606       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4931
 cmos_pclk_Inferred                                499.011       0.000              0             70
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            222
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.376       0.000              0            461
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        14.964       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         2.147       0.000              0             10
 axi_clk0               axi_clk0                     1.735       0.000              0          20191
 cmos_pclk_Inferred     cmos_pclk_Inferred         996.504       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.101       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.374       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.287       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.767       0.000              0           1449
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.293       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.071      -0.146              4             10
 axi_clk0               axi_clk0                    -0.085      -0.170              2          20191
 cmos_pclk_Inferred     cmos_pclk_Inferred           0.270       0.000              0            177
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.242       0.000              0           1092
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.265       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.548       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.300       0.000              0           1449
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.830       0.000              0            128
 axi_clk0               axi_clk0                     5.190       0.000              0           4139
 pclk                   axi_clk0                     6.730       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.912       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.444       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred           997.107       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.444       0.000              0            128
 axi_clk0               axi_clk0                     0.453       0.000              0           4139
 pclk                   axi_clk0                     1.785       0.000              0              3
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.615       0.000              0             35
 axi_clk0               clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.451       0.000              0            125
 rx_clki_Inferred       rx_clki_Inferred             0.591       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4931
 cmos_pclk_Inferred                                499.404       0.000              0             70
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            222
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 rx_clki_Inferred                                  498.418       0.000              0            461
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.612
  Launch Clock Delay      :  7.740
  Clock Pessimism Removal :  1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.803       7.740         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_38_40/Q0                     tco                   0.261       8.001 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.838       8.839         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_37/Y2                     td                    0.284       9.123 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.459       9.582         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29870
 CLMS_26_45/Y1                     td                    0.169       9.751 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.016         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_44/Y2                     td                    0.284      10.300 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.995      11.295         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24084
 CLMA_38_12/Y0                     td                    0.282      11.577 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        0.540      12.117         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  12.117         Logic Levels: 4  
                                                                                   Logic: 1.280ns(29.244%), Route: 3.097ns(70.756%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.612         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.123      27.735                          
 clock uncertainty                                      -0.150      27.585                          

 Setup time                                             -2.033      25.552                          

 Data required time                                                 25.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.552                          
 Data arrival time                                                 -12.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.612
  Launch Clock Delay      :  7.740
  Clock Pessimism Removal :  1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.803       7.740         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_38_40/Q0                     tco                   0.261       8.001 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.838       8.839         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_37/Y2                     td                    0.284       9.123 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.459       9.582         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29870
 CLMS_26_45/Y1                     td                    0.169       9.751 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.016         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_44/Y2                     td                    0.284      10.300 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.644      10.944         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24084
 CLMS_38_41/Y1                     td                    0.276      11.220 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.867      12.087         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  12.087         Logic Levels: 4  
                                                                                   Logic: 1.274ns(29.308%), Route: 3.073ns(70.692%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.612         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.123      27.735                          
 clock uncertainty                                      -0.150      27.585                          

 Setup time                                             -2.004      25.581                          

 Data required time                                                 25.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.581                          
 Data arrival time                                                 -12.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.612
  Launch Clock Delay      :  7.740
  Clock Pessimism Removal :  1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.803       7.740         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_38_40/Q0                     tco                   0.261       8.001 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.838       8.839         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_37/Y2                     td                    0.284       9.123 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.459       9.582         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29870
 CLMS_26_45/Y1                     td                    0.169       9.751 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.265      10.016         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_44/Y2                     td                    0.284      10.300 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.972      11.272         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24084
 CLMA_38_20/Y1                     td                    0.209      11.481 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        0.789      12.270         u_DDR3/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  12.270         Logic Levels: 4  
                                                                                   Logic: 1.207ns(26.645%), Route: 3.323ns(73.355%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      26.612         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.123      27.735                          
 clock uncertainty                                      -0.150      27.585                          

 Setup time                                             -1.792      25.793                          

 Data required time                                                 25.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.793                          
 Data arrival time                                                 -12.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.796
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.579       6.619         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q0                    tco                   0.223       6.842 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.219       7.061         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4
 CLMA_30_124/A0                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.061         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.452%), Route: 0.219ns(49.548%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.859       7.796         ntclkbufg_0      
 CLMA_30_124/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.899                          
 clock uncertainty                                       0.000       6.899                          

 Hold time                                              -0.125       6.774                          

 Data required time                                                  6.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.774                          
 Data arrival time                                                  -7.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.791
  Launch Clock Delay      :  6.621
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.581       6.621         ntclkbufg_0      
 CLMA_30_124/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10/opit_0_inv_L5Q_perm/CLK

 CLMA_30_124/Q1                    tco                   0.223       6.844 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.261       7.105         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10
 CLMA_30_116/C4                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.105         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.074%), Route: 0.261ns(53.926%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.854       7.791         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.894                          
 clock uncertainty                                       0.000       6.894                          

 Hold time                                              -0.082       6.812                          

 Data required time                                                  6.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.812                          
 Data arrival time                                                  -7.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.799
  Launch Clock Delay      :  6.624
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.584       6.624         ntclkbufg_0      
 CLMA_26_124/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_124/Q3                    tco                   0.223       6.847 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.246       7.093         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [2]
 CLMA_26_120/A0                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.093         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.548%), Route: 0.246ns(52.452%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.799         ntclkbufg_0      
 CLMA_26_120/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.902                          
 clock uncertainty                                       0.000       6.902                          

 Hold time                                              -0.125       6.777                          

 Data required time                                                  6.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.777                          
 Data arrival time                                                  -7.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.589
  Launch Clock Delay      :  6.271
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633      20.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.271         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.271         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.404      23.675 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.634      25.309         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_93/CD                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.309         Logic Levels: 0  
                                                                                   Logic: 1.404ns(46.215%), Route: 1.634ns(53.785%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549      26.589         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.746      27.335                          
 clock uncertainty                                      -0.150      27.185                          

 Setup time                                             -0.032      27.153                          

 Data required time                                                 27.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.153                          
 Data arrival time                                                 -25.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.581
  Launch Clock Delay      :  6.271
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633      20.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.271         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.271         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.675 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.552      24.227         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y2                     td                    0.165      24.392 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      24.609         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_30_88/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.609         Logic Levels: 1  
                                                                                   Logic: 1.569ns(67.109%), Route: 0.769ns(32.891%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.541      26.581         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.746      27.327                          
 clock uncertainty                                      -0.150      27.177                          

 Setup time                                             -0.277      26.900                          

 Data required time                                                 26.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.900                          
 Data arrival time                                                 -24.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.581
  Launch Clock Delay      :  6.271
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633      20.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      21.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.271         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.271         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      23.675 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.552      24.227         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y2                     td                    0.165      24.392 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.217      24.609         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_30_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.609         Logic Levels: 1  
                                                                                   Logic: 1.569ns(67.109%), Route: 0.769ns(32.891%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.541      26.581         ntclkbufg_0      
 CLMA_30_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.746      27.327                          
 clock uncertainty                                      -0.150      27.177                          

 Setup time                                             -0.277      26.900                          

 Data required time                                                 26.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.900                          
 Data arrival time                                                 -24.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.759
  Launch Clock Delay      :  5.324
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.324         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.324         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.354 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.361      26.715         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.715         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.047%), Route: 0.361ns(25.953%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633      24.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.822      27.759         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746      27.013                          
 clock uncertainty                                       0.150      27.163                          

 Hold time                                              -0.081      27.082                          

 Data required time                                                 27.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.082                          
 Data arrival time                                                 -26.715                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.754
  Launch Clock Delay      :  5.324
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.324         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.324         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.354 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.374      26.728         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_85/B4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.728         Logic Levels: 0  
                                                                                   Logic: 1.030ns(73.362%), Route: 0.374ns(26.638%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633      24.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      27.754         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746      27.008                          
 clock uncertainty                                       0.150      27.158                          

 Hold time                                              -0.084      27.074                          

 Data required time                                                 27.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.074                          
 Data arrival time                                                 -26.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.756
  Launch Clock Delay      :  5.324
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.324         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.324         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.399 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.375      26.774         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.774         Logic Levels: 0  
                                                                                   Logic: 1.075ns(74.138%), Route: 0.375ns(25.862%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633      24.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      25.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.819      27.756         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746      27.010                          
 clock uncertainty                                       0.150      27.160                          

 Hold time                                              -0.083      27.077                          

 Data required time                                                 27.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.077                          
 Data arrival time                                                 -26.774                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_dtcm/mem3/iGopDrm/DIA[7]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.636
  Launch Clock Delay      :  7.802
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.862       7.802         ntclkbufg_2      
 CLMA_94_268/CLK                                                           r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[3]/opit_0_L5Q_perm/CLK

 CLMA_94_268/Q2                    tco                   0.261       8.063 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_addrreg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=32)       1.033       9.096         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/_N979
 CLMS_86_261/Y0                    td                    0.383       9.479 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_7/gateop/RD
                                   net (fanout=8)        2.152      11.631         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/b_reg_0 [7]
 CLMA_90_209/Y2                    td                    0.389      12.020 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N228[31]1_2/gateop_perm/Z
                                   net (fanout=1)        1.361      13.381         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_core/u_dp/N228 [31]
 CLMA_118_180/Y2                   td                    0.213      13.594 r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_cortexm1/u_ahb/wdata[31]/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=2)        2.901      16.495         u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/DTCMWDATA [31]
 DRM_62_248/DA1[7]                                                         r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_dtcm/mem3/iGopDrm/DIA[7]

 Data arrival time                                                  16.495         Logic Levels: 3  
                                                                                   Logic: 1.246ns(14.333%), Route: 7.447ns(85.667%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.593      16.636         ntclkbufg_2      
 DRM_62_248/CLKA[1]                                                        r       u_integration_kit_dbg/gen_CortexM1Integration.u_cm1_integration/u_dtcm/mem3/iGopDrm/CLKA
 clock pessimism                                         0.897      17.533                          
 clock uncertainty                                      -0.150      17.383                          

 Setup time                                              0.064      17.447                          

 Data required time                                                 17.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.447                          
 Data arrival time                                                 -16.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[24]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.590
  Launch Clock Delay      :  7.760
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.820       7.760         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0

 HMEMC_16_1/SRB_IOL59_RX_DATA[0]   tco                   1.099       8.859 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWREADY_0
                                   net (fanout=9)        3.258      12.117         awready_mux      
 CLMA_98_56/Y2                     td                    0.165      12.282 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N391/gateop_perm/Z
                                   net (fanout=1)        0.294      12.576         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N393 [1]
 CLMA_90_57/Y2                     td                    0.284      12.860 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N394_3/gateop/F
                                   net (fanout=2)        0.633      13.493         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/_N28402
 CLMA_90_56/Y3                     td                    0.276      13.769 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N394_4/gateop_perm/Z
                                   net (fanout=2)        0.320      14.089         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N394
 CLMS_86_57/Y3                     td                    0.169      14.258 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.892      15.150         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/nstate [0]
 CLMA_82_80/Y0                     td                    0.214      15.364 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q_perm/Z
                                   net (fanout=32)       0.439      15.803         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N328
 CLMS_78_77/A1                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[24]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  15.803         Logic Levels: 5  
                                                                                   Logic: 2.207ns(27.440%), Route: 5.836ns(72.560%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.547      16.590         ntclkbufg_2      
 CLMS_78_77/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.897      17.487                          
 clock uncertainty                                      -0.150      17.337                          

 Setup time                                             -0.248      17.089                          

 Data required time                                                 17.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.089                          
 Data arrival time                                                 -15.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
Endpoint    : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[16]/opit_0_inv_L5Q_perm/L1
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.590
  Launch Clock Delay      :  7.760
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.820       7.760         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0

 HMEMC_16_1/SRB_IOL59_RX_DATA[0]   tco                   1.099       8.859 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWREADY_0
                                   net (fanout=9)        3.258      12.117         awready_mux      
 CLMA_98_56/Y2                     td                    0.165      12.282 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N391/gateop_perm/Z
                                   net (fanout=1)        0.294      12.576         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N393 [1]
 CLMA_90_57/Y2                     td                    0.284      12.860 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N394_3/gateop/F
                                   net (fanout=2)        0.633      13.493         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/_N28402
 CLMA_90_56/Y3                     td                    0.276      13.769 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N394_4/gateop_perm/Z
                                   net (fanout=2)        0.320      14.089         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N394
 CLMS_86_57/Y3                     td                    0.169      14.258 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/cstate_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.892      15.150         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/nstate [0]
 CLMA_82_80/Y0                     td                    0.214      15.364 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awvalid_dmac/opit_0_inv_L5Q_perm/Z
                                   net (fanout=32)       0.439      15.803         u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/N328
 CLMA_78_76/B1                                                             r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[16]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  15.803         Logic Levels: 5  
                                                                                   Logic: 2.207ns(27.440%), Route: 5.836ns(72.560%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.547      16.590         ntclkbufg_2      
 CLMA_78_76/CLK                                                            r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/awaddr_dmac[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.897      17.487                          
 clock uncertainty                                      -0.150      17.337                          

 Setup time                                             -0.240      17.097                          

 Data required time                                                 17.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.097                          
 Data arrival time                                                 -15.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.799
  Launch Clock Delay      :  6.627
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.584       6.627         ntclkbufg_2      
 CLMA_82_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_82_137/Q0                    tco                   0.223       6.850 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.223       7.073         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_86_137/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M0

 Data arrival time                                                   7.073         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.000%), Route: 0.223ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.859       7.799         ntclkbufg_2      
 CLMS_86_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/WCLK
 clock pessimism                                        -0.897       6.902                          
 clock uncertainty                                       0.000       6.902                          

 Hold time                                               0.402       7.304                          

 Data required time                                                  7.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.304                          
 Data arrival time                                                  -7.073                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.799
  Launch Clock Delay      :  6.627
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.584       6.627         ntclkbufg_2      
 CLMA_82_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_82_137/Q0                    tco                   0.223       6.850 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.223       7.073         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_86_137/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/M0

 Data arrival time                                                   7.073         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.000%), Route: 0.223ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.859       7.799         ntclkbufg_2      
 CLMS_86_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/WCLK
 clock pessimism                                        -0.897       6.902                          
 clock uncertainty                                       0.000       6.902                          

 Hold time                                               0.402       7.304                          

 Data required time                                                  7.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.304                          
 Data arrival time                                                  -7.073                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.799
  Launch Clock Delay      :  6.625
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.582       6.625         ntclkbufg_2      
 CLMA_78_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK

 CLMA_78_140/Q0                    tco                   0.223       6.848 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/Q
                                   net (fanout=68)       0.393       7.241         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]
 CLMS_86_137/M3                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M3

 Data arrival time                                                   7.241         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.201%), Route: 0.393ns(63.799%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.859       7.799         ntclkbufg_2      
 CLMS_86_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/WCLK
 clock pessimism                                        -0.897       6.902                          
 clock uncertainty                                       0.000       6.902                          

 Hold time                                               0.402       7.304                          

 Data required time                                                  7.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.304                          
 Data arrival time                                                  -7.241                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.063                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.388
  Launch Clock Delay      :  3.992
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.856       3.992         cmos_pclk_g      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK

 CLMA_70_13/Q1                     tco                   0.261       4.253 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/Q
                                   net (fanout=5)        0.635       4.888         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8]
 CLMA_58_17/Y3                     td                    0.381       5.269 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N44_1/gateop_perm/Z
                                   net (fanout=4)        0.667       5.936         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6]
 CLMA_66_4/Y2                      td                    0.165       6.101 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=2)        0.263       6.364         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3]
 CLMA_66_4/Y3                      td                    0.276       6.640 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_11/gateop_perm/Z
                                   net (fanout=1)        0.475       7.115         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [0]
                                                         0.281       7.396 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       7.396         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_58_4/COUT                    td                    0.097       7.493 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.493         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_58_8/Y0                      td                    0.130       7.623 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.429       8.052         _N26             
 CLMA_58_16/C4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.052         Logic Levels: 5  
                                                                                   Logic: 1.591ns(39.187%), Route: 2.469ns(60.813%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.564    1003.388         cmos_pclk_g      
 CLMA_58_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.926                          
 clock uncertainty                                      -0.050    1003.876                          

 Setup time                                             -0.133    1003.743                          

 Data required time                                               1003.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.743                          
 Data arrival time                                                  -8.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.691                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.385
  Launch Clock Delay      :  3.968
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.832       3.968         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_24/Q3                     tco                   0.261       4.229 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.744       4.973         write_en         
                                                         0.276       5.249 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.249         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2546
 CLMA_58_9/COUT                    td                    0.097       5.346 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.346         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2548
                                                         0.060       5.406 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.406         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2550
 CLMA_58_13/Y3                     td                    0.380       5.786 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.424       6.210         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMS_54_17/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.210         Logic Levels: 2  
                                                                                   Logic: 1.074ns(47.904%), Route: 1.168ns(52.096%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.561    1003.385         cmos_pclk_g      
 CLMS_54_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.923                          
 clock uncertainty                                      -0.050    1003.873                          

 Setup time                                             -0.248    1003.625                          

 Data required time                                               1003.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.625                          
 Data arrival time                                                  -6.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.415                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.388
  Launch Clock Delay      :  3.968
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.832       3.968         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_24/Q3                     tco                   0.261       4.229 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.744       4.973         write_en         
                                                         0.276       5.249 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.249         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2546
 CLMA_58_9/COUT                    td                    0.097       5.346 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.346         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2548
                                                         0.060       5.406 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.406         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2550
 CLMA_58_13/COUT                   td                    0.097       5.503 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.503         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2552
 CLMA_58_17/Y1                     td                    0.381       5.884 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.263       6.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_58_16/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.147         Logic Levels: 3  
                                                                                   Logic: 1.172ns(53.786%), Route: 1.007ns(46.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056    1001.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.564    1003.388         cmos_pclk_g      
 CLMA_58_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.557    1003.945                          
 clock uncertainty                                      -0.050    1003.895                          

 Setup time                                             -0.248    1003.647                          

 Data required time                                               1003.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.647                          
 Data arrival time                                                  -6.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.500                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.574       3.398         cmos_pclk_g      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_9/Q3                      tco                   0.223       3.621 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.188       3.809         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3]
 DRM_62_0/ADA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   3.809         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.850       3.986         cmos_pclk_g      
 DRM_62_0/CLKA[0]                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.142       3.590                          

 Data required time                                                  3.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.590                          
 Data arrival time                                                  -3.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.554       3.378         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_25/Q3                     tco                   0.223       3.601 f       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       3.789         cmos_16bit_data[13]
 DRM_62_20/DA0[5]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   3.789         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.825       3.961         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.423                          
 clock uncertainty                                       0.000       3.423                          

 Hold time                                               0.137       3.560                          

 Data required time                                                  3.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.560                          
 Data arrival time                                                  -3.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.574       3.398         cmos_pclk_g      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_9/Q1                      tco                   0.223       3.621 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.244       3.865         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1]
 DRM_62_0/ADA0[4]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.865         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.850       3.986         cmos_pclk_g      
 DRM_62_0/CLKA[0]                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.142       3.590                          

 Data required time                                                  3.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.590                          
 Data arrival time                                                  -3.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.622
  Launch Clock Delay      :  7.800
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       7.800         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.768 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.777      11.545         s00_axi_wready   
 CLMA_70_16/Y1                     td                    0.169      11.714 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.427      12.141         u_aq_axi_master/N5
                                                         0.276      12.417 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.417         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2558
 CLMA_70_8/COUT                    td                    0.097      12.514 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.514         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2560
                                                         0.060      12.574 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.574         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2562
 CLMA_70_12/Y3                     td                    0.380      12.954 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.728      13.682         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMA_82_12/Y3                     td                    0.276      13.958 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        0.443      14.401         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_82_13/COUT                   td                    0.427      14.828 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.828         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_82_17/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  14.828         Logic Levels: 5  
                                                                                   Logic: 2.653ns(37.749%), Route: 4.375ns(62.251%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.579      16.622         ntclkbufg_1      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.897      17.519                          
 clock uncertainty                                      -0.150      17.369                          

 Setup time                                             -0.164      17.205                          

 Data required time                                                 17.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.205                          
 Data arrival time                                                 -14.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/I02
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.625
  Launch Clock Delay      :  7.800
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       7.800         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.768 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.777      11.545         s00_axi_wready   
 CLMA_70_16/Y1                     td                    0.169      11.714 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.427      12.141         u_aq_axi_master/N5
                                                         0.276      12.417 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.417         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2558
 CLMA_70_8/COUT                    td                    0.097      12.514 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.514         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2560
                                                         0.060      12.574 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.574         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2562
 CLMA_70_12/Y3                     td                    0.380      12.954 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.728      13.682         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMA_82_12/Y3                     td                    0.276      13.958 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        0.418      14.376         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMS_78_17/A2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/I02

 Data arrival time                                                  14.376         Logic Levels: 4  
                                                                                   Logic: 2.226ns(33.850%), Route: 4.350ns(66.150%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.582      16.625         ntclkbufg_1      
 CLMS_78_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.897      17.522                          
 clock uncertainty                                      -0.150      17.372                          

 Setup time                                             -0.353      17.019                          

 Data required time                                                 17.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.019                          
 Data arrival time                                                 -14.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.625
  Launch Clock Delay      :  7.800
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       7.800         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.768 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.777      11.545         s00_axi_wready   
 CLMA_70_16/Y1                     td                    0.169      11.714 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.427      12.141         u_aq_axi_master/N5
                                                         0.276      12.417 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.417         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2558
 CLMA_70_8/COUT                    td                    0.097      12.514 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.514         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2560
 CLMA_70_12/Y1                     td                    0.381      12.895 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.341      13.236         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [5]
 CLMA_78_8/Y1                      td                    0.382      13.618 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[5]/gateop_perm/Z
                                   net (fanout=2)        0.423      14.041         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_78_13/COUT                   td                    0.434      14.475 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      14.475         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_78_17/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.475         Logic Levels: 5  
                                                                                   Logic: 2.707ns(40.554%), Route: 3.968ns(59.446%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.582      16.625         ntclkbufg_1      
 CLMS_78_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.897      17.522                          
 clock uncertainty                                      -0.150      17.372                          

 Setup time                                             -0.164      17.208                          

 Data required time                                                 17.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.208                          
 Data arrival time                                                 -14.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_AQ/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.800
  Launch Clock Delay      :  6.592
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.549       6.592         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_AQ/CLK

 CLMA_26_92/Q0                     tco                   0.223       6.815 f       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.420       7.235         s00_axi_araddr[31]
 HMEMC_16_1/SRB_IOL35_TX_DATA[1]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]

 Data arrival time                                                   7.235         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.681%), Route: 0.420ns(65.319%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       7.800         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.897       6.903                          
 clock uncertainty                                       0.000       6.903                          

 Hold time                                               0.130       7.033                          

 Data required time                                                  7.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.033                          
 Data arrival time                                                  -7.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[27]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.800
  Launch Clock Delay      :  6.587
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.544       6.587         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q0                     tco                   0.223       6.810 f       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.489       7.299         s00_axi_araddr[27]
 HMEMC_16_1/SRB_IOL35_TX_DATA[4]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[27]

 Data arrival time                                                   7.299         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.320%), Route: 0.489ns(68.680%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       7.800         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.897       6.903                          
 clock uncertainty                                       0.000       6.903                          

 Hold time                                               0.113       7.016                          

 Data required time                                                  7.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.016                          
 Data arrival time                                                  -7.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.800
  Launch Clock Delay      :  6.587
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.544       6.587         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q2                     tco                   0.223       6.810 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.519       7.329         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   7.329         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.054%), Route: 0.519ns(69.946%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       7.800         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.897       6.903                          
 clock uncertainty                                       0.000       6.903                          

 Hold time                                               0.128       7.031                          

 Data required time                                                  7.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.031                          
 Data arrival time                                                  -7.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.475  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.573
  Launch Clock Delay      :  7.794
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.854       7.794         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.261       8.055 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.824      10.879         SYSRESETn        
 CLMS_46_37/Y2                     td                    0.284      11.163 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.216      11.379         u_aq_axi_master/N540
 CLMS_46_37/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                  11.379         Logic Levels: 1  
                                                                                   Logic: 0.545ns(15.202%), Route: 3.040ns(84.798%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.530      16.573         ntclkbufg_1      
 CLMS_46_37/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.746      17.319                          
 clock uncertainty                                      -0.150      17.169                          

 Setup time                                             -0.277      16.892                          

 Data required time                                                 16.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.892                          
 Data arrival time                                                 -11.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.748
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.576       6.619         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.223       6.842 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     1.988       8.830         SYSRESETn        
 CLMS_46_37/Y2                     td                    0.227       9.057 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.153       9.210         u_aq_axi_master/N540
 CLMS_46_37/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.210         Logic Levels: 1  
                                                                                   Logic: 0.450ns(17.368%), Route: 2.141ns(82.632%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.808       7.748         ntclkbufg_1      
 CLMS_46_37/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.746       7.002                          
 clock uncertainty                                       0.150       7.152                          

 Hold time                                              -0.223       6.929                          

 Data required time                                                  6.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.929                          
 Data arrival time                                                  -9.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.388
  Launch Clock Delay      :  6.336
  Clock Pessimism Removal :  0.947

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.336         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.800 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.800         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.800         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       6.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.388         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.947       8.335                          
 clock uncertainty                                      -0.150       8.185                          

 Setup time                                             -0.120       8.065                          

 Data required time                                                  8.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.065                          
 Data arrival time                                                  -6.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.388
  Launch Clock Delay      :  6.336
  Clock Pessimism Removal :  0.947

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.336         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.800 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.800         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.800         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       6.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.388         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.947       8.335                          
 clock uncertainty                                      -0.150       8.185                          

 Setup time                                             -0.120       8.065                          

 Data required time                                                  8.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.065                          
 Data arrival time                                                  -6.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.388
  Launch Clock Delay      :  6.336
  Clock Pessimism Removal :  0.947

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.336         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.800 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.800         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.800         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       6.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.388         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.947       8.335                          
 clock uncertainty                                      -0.150       8.185                          

 Setup time                                             -0.120       8.065                          

 Data required time                                                  8.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.065                          
 Data arrival time                                                  -6.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.359
  Launch Clock Delay      :  5.377
  Clock Pessimism Removal :  -0.947

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.377         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.753 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.753         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.753         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.359         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.947       5.412                          
 clock uncertainty                                       0.000       5.412                          

 Hold time                                              -0.074       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -5.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.359
  Launch Clock Delay      :  5.377
  Clock Pessimism Removal :  -0.947

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.377         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.753 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.753         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.753         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.359         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.947       5.412                          
 clock uncertainty                                       0.000       5.412                          

 Hold time                                              -0.074       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -5.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.359
  Launch Clock Delay      :  5.377
  Clock Pessimism Removal :  -0.947

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.377         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.753 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.753         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.753         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.359         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.947       5.412                          
 clock uncertainty                                       0.000       5.412                          

 Hold time                                              -0.074       5.338                          

 Data required time                                                  5.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.338                          
 Data arrival time                                                  -5.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.324
  Launch Clock Delay      :  7.749
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       7.749         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.261       8.010 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.568       8.578         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.578         Logic Levels: 0  
                                                                                   Logic: 0.261ns(31.484%), Route: 0.568ns(68.516%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       8.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.324         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.324         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.746      10.070                          
 clock uncertainty                                      -0.150       9.920                          

 Setup time                                             -0.568       9.352                          

 Data required time                                                  9.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.352                          
 Data arrival time                                                  -8.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.774                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.324
  Launch Clock Delay      :  7.754
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817       7.754         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.261       8.015 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.448       8.463         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMS_26_81/Y0                     td                    0.164       8.627 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.419       9.046         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.046         Logic Levels: 1  
                                                                                   Logic: 0.425ns(32.895%), Route: 0.867ns(67.105%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       8.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.324         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.324         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.746      10.070                          
 clock uncertainty                                      -0.150       9.920                          

 Setup time                                              0.031       9.951                          

 Data required time                                                  9.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.951                          
 Data arrival time                                                  -9.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.324
  Launch Clock Delay      :  7.749
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       7.749         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q2                     tco                   0.261       8.010 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.421       8.431         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.431         Logic Levels: 0  
                                                                                   Logic: 0.261ns(38.270%), Route: 0.421ns(61.730%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       8.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       8.650 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.064         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.324         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.324 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.324         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.746      10.070                          
 clock uncertainty                                      -0.150       9.920                          

 Setup time                                             -0.564       9.356                          

 Data required time                                                  9.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.356                          
 Data arrival time                                                  -8.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.271
  Launch Clock Delay      :  6.566
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       6.566         ntclkbufg_0      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q2                     tco                   0.223       6.789 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.193       6.982         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.982         Logic Levels: 0  
                                                                                   Logic: 0.223ns(53.606%), Route: 0.193ns(46.394%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.271         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.271         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.746       5.525                          
 clock uncertainty                                       0.150       5.675                          

 Hold time                                               0.674       6.349                          

 Data required time                                                  6.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.349                          
 Data arrival time                                                  -6.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.271
  Launch Clock Delay      :  6.566
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       6.566         ntclkbufg_0      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q3                     tco                   0.223       6.789 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.274       7.063         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   7.063         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.271         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.271         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.746       5.525                          
 clock uncertainty                                       0.150       5.675                          

 Hold time                                               0.681       6.356                          

 Data required time                                                  6.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.356                          
 Data arrival time                                                  -7.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.271
  Launch Clock Delay      :  6.566
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.526       6.566         ntclkbufg_0      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q1                     tco                   0.223       6.789 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.259       7.048         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   7.048         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.478 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.965         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.271         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.271 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.271         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.746       5.525                          
 clock uncertainty                                       0.150       5.675                          

 Hold time                                               0.651       6.326                          

 Data required time                                                  6.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.326                          
 Data arrival time                                                  -7.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/CLK
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[1]
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.462
  Launch Clock Delay      :  6.456
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.836       6.456         rx_clki_clkbufg  
 CLMA_58_284/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/CLK

 CLMA_58_284/Q1                    tco                   0.261       6.717 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/Q
                                   net (fanout=1)        0.737       7.454         tsmac_rdata[1]   
 CLMS_54_293/Y2                    td                    0.284       7.738 r       N216_1/gateop_perm/Z
                                   net (fanout=1)        4.238      11.976         tsmac_fifo_wr_data[1]
 DRM_62_64/DA1[1]                                                          r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[1]

 Data arrival time                                                  11.976         Logic Levels: 1  
                                                                                   Logic: 0.545ns(9.873%), Route: 4.975ns(90.127%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.527    1005.462         rx_clki_clkbufg  
 DRM_62_64/CLKA[1]                                                         r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                         0.685    1006.147                          
 clock uncertainty                                      -0.050    1006.097                          

 Setup time                                              0.064    1006.161                          

 Data required time                                               1006.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.161                          
 Data arrival time                                                 -11.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/CLK
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[7]
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.462
  Launch Clock Delay      :  6.447
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.827       6.447         rx_clki_clkbufg  
 CLMS_66_297/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/CLK

 CLMS_66_297/Q0                    tco                   0.261       6.708 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.825       7.533         tsmac_rvalid     
 CLMA_58_276/Y0                    td                    0.282       7.815 r       N216_7/gateop_perm/Z
                                   net (fanout=1)        3.987      11.802         tsmac_fifo_wr_data[7]
 DRM_62_64/DA1[7]                                                          r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[7]

 Data arrival time                                                  11.802         Logic Levels: 1  
                                                                                   Logic: 0.543ns(10.140%), Route: 4.812ns(89.860%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.527    1005.462         rx_clki_clkbufg  
 DRM_62_64/CLKA[1]                                                         r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                         0.685    1006.147                          
 clock uncertainty                                      -0.050    1006.097                          

 Setup time                                              0.064    1006.161                          

 Data required time                                               1006.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.161                          
 Data arrival time                                                 -11.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.505
  Launch Clock Delay      :  6.444
  Clock Pessimism Removal :  0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 CLMA_138_320/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/CLK

 CLMA_138_320/Q1                   tco                   0.261       6.705 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[6]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.751       7.456         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [6]
 CLMA_146_333/Y0                   td                    0.214       7.670 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       7.931         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29193
 CLMA_146_333/Y2                   td                    0.165       8.096 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_16/gateop_perm/Z
                                   net (fanout=1)        0.260       8.356         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N29196
 CLMA_146_333/Y1                   td                    0.169       8.525 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_17/gateop_perm/Z
                                   net (fanout=29)       0.764       9.289         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24640
 CLMA_146_356/Y3                   td                    0.276       9.565 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_9/gateop/F
                                   net (fanout=1)        0.714      10.279         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [9]
                                                         0.438      10.717 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      10.717         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_134_352/Y3                   td                    0.340      11.057 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.425      11.482         _N31             
 CLMA_134_344/A2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  11.482         Logic Levels: 5  
                                                                                   Logic: 1.863ns(36.979%), Route: 3.175ns(63.021%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.570    1005.505         rx_clki_clkbufg  
 CLMA_134_344/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.914    1006.419                          
 clock uncertainty                                      -0.050    1006.369                          

 Setup time                                             -0.353    1006.016                          

 Data required time                                               1006.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.016                          
 Data arrival time                                                 -11.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.534                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[1]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.469
  Launch Clock Delay      :  5.535
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.600       5.535         rx_clki_clkbufg  
 CLMA_134_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[1]/opit_0_L5Q_perm/CLK

 CLMA_134_248/Q0                   tco                   0.223       5.758 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[1]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.290       6.048         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [1]
 CLMA_130_236/M0                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[1]/opit_0/D

 Data arrival time                                                   6.048         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.849       6.469         rx_clki_clkbufg  
 CLMA_130_236/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[1]/opit_0/CLK
 clock pessimism                                        -0.685       5.784                          
 clock uncertainty                                       0.000       5.784                          

 Hold time                                              -0.016       5.768                          

 Data required time                                                  5.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.768                          
 Data arrival time                                                  -6.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[12]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.444
  Launch Clock Delay      :  5.475
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.540       5.475         rx_clki_clkbufg  
 CLMA_58_296/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/CLK

 CLMA_58_296/Q1                    tco                   0.224       5.699 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[9]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.224       5.923         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr [9]
 DRM_62_288/ADB0[12]                                                       r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[12]

 Data arrival time                                                   5.923         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.000%), Route: 0.224ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 DRM_62_288/CLKB[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.914       5.530                          
 clock uncertainty                                       0.000       5.530                          

 Hold time                                               0.070       5.600                          

 Data required time                                                  5.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.600                          
 Data arrival time                                                  -5.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[5]/opit_0_A2Q21/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[8]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.444
  Launch Clock Delay      :  5.480
  Clock Pessimism Removal :  -0.914

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.545       5.480         rx_clki_clkbufg  
 CLMA_58_292/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[5]/opit_0_A2Q21/CLK

 CLMA_58_292/Q1                    tco                   0.224       5.704 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr[5]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.220       5.924         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rd_addr [5]
 DRM_62_288/ADB0[8]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[8]

 Data arrival time                                                   5.924         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.450%), Route: 0.220ns(49.550%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.824       6.444         rx_clki_clkbufg  
 DRM_62_288/CLKB[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.914       5.530                          
 clock uncertainty                                       0.000       5.530                          

 Hold time                                               0.070       5.600                          

 Data required time                                                  5.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.600                          
 Data arrival time                                                  -5.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.559
  Launch Clock Delay      :  7.794
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.857       7.794         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q3                    tco                   0.261       8.055 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       1.648       9.703         u_DDR3/global_reset_n
 CLMA_26_52/RS                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.703         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.672%), Route: 1.648ns(86.328%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519      26.559         ntclkbufg_0      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.897      27.456                          
 clock uncertainty                                      -0.150      27.306                          

 Recovery time                                          -0.277      27.029                          

 Data required time                                                 27.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.029                          
 Data arrival time                                                  -9.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.556
  Launch Clock Delay      :  7.799
  Clock Pessimism Removal :  1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.799         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_121/Q0                    tco                   0.261       8.060 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.762       9.822         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_30_53/RS                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.822         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.902%), Route: 1.762ns(87.098%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516      26.556         ntclkbufg_0      
 CLMA_30_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.123      27.679                          
 clock uncertainty                                      -0.150      27.529                          

 Recovery time                                          -0.277      27.252                          

 Data required time                                                 27.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.252                          
 Data arrival time                                                  -9.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.556
  Launch Clock Delay      :  7.799
  Clock Pessimism Removal :  1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.799         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_121/Q0                    tco                   0.261       8.060 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.762       9.822         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_30_53/RS                                                             r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.822         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.902%), Route: 1.762ns(87.098%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      24.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      24.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      25.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.516      26.556         ntclkbufg_0      
 CLMA_30_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.123      27.679                          
 clock uncertainty                                      -0.150      27.529                          

 Recovery time                                          -0.277      27.252                          

 Data required time                                                 27.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.252                          
 Data arrival time                                                  -9.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.799
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.579       6.619         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q3                    tco                   0.223       6.842 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.273       7.115         u_DDR3/global_reset_n
 CLMS_26_121/RS                                                            f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.115         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.799         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.902                          
 clock uncertainty                                       0.000       6.902                          

 Removal time                                           -0.211       6.691                          

 Data required time                                                  6.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.691                          
 Data arrival time                                                  -7.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.799
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.579       6.619         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q3                    tco                   0.223       6.842 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.273       7.115         u_DDR3/global_reset_n
 CLMS_26_121/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.115         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.799         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.902                          
 clock uncertainty                                       0.000       6.902                          

 Removal time                                           -0.211       6.691                          

 Data required time                                                  6.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.691                          
 Data arrival time                                                  -7.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.799
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.579       6.619         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q3                    tco                   0.223       6.842 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.273       7.115         u_DDR3/global_reset_n
 CLMS_26_121/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.115         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.862       7.799         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.902                          
 clock uncertainty                                       0.000       6.902                          

 Removal time                                           -0.211       6.691                          

 Data required time                                                  6.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.691                          
 Data arrival time                                                  -7.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.794
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.854       7.794         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.261       8.055 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.138      11.193         SYSRESETn        
 CLMA_10_188/RSCO                  td                    0.128      11.321 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.321         _N995            
 CLMA_10_192/RSCO                  td                    0.085      11.406 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.406         _N994            
 CLMA_10_196/RSCO                  td                    0.085      11.491 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.491         _N993            
 CLMA_10_200/RSCO                  td                    0.085      11.576 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.576         _N992            
 CLMA_10_204/RSCO                  td                    0.085      11.661 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.661         _N991            
 CLMA_10_208/RSCO                  td                    0.085      11.746 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.746         _N990            
 CLMA_10_212/RSCO                  td                    0.085      11.831 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.831         _N989            
 CLMA_10_216/RSCO                  td                    0.085      11.916 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.916         _N988            
 CLMA_10_220/RSCO                  td                    0.085      12.001 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.001         _N987            
 CLMA_10_224/RSCO                  td                    0.085      12.086 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.086         _N986            
 CLMA_10_228/RSCO                  td                    0.085      12.171 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.171         _N985            
 CLMA_10_232/RSCO                  td                    0.085      12.256 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.256         _N984            
 CLMA_10_236/RSCO                  td                    0.085      12.341 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.341         _N983            
 CLMA_10_240/RSCO                  td                    0.085      12.426 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.426         _N982            
 CLMA_10_244/RSCO                  td                    0.085      12.511 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.511         _N981            
 CLMA_10_248/RSCO                  td                    0.085      12.596 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.596         _N980            
 CLMA_10_252/RSCO                  td                    0.085      12.681 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.681         _N979            
 CLMA_10_256/RSCO                  td                    0.085      12.766 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.766         _N978            
 CLMA_10_260/RSCO                  td                    0.085      12.851 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.851         _N977            
 CLMA_10_264/RSCO                  td                    0.085      12.936 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.936         _N976            
 CLMA_10_268/RSCO                  td                    0.085      13.021 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.021         _N975            
 CLMA_10_272/RSCO                  td                    0.085      13.106 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.106         _N974            
 CLMA_10_276/RSCI                                                          f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.106         Logic Levels: 22 
                                                                                   Logic: 2.174ns(40.926%), Route: 3.138ns(59.074%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.577      16.620         ntclkbufg_2      
 CLMA_10_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.897      17.517                          
 clock uncertainty                                      -0.150      17.367                          

 Recovery time                                           0.000      17.367                          

 Data required time                                                 17.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.367                          
 Data arrival time                                                 -13.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.794
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.854       7.794         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.261       8.055 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.138      11.193         SYSRESETn        
 CLMA_10_188/RSCO                  td                    0.128      11.321 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.321         _N995            
 CLMA_10_192/RSCO                  td                    0.085      11.406 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.406         _N994            
 CLMA_10_196/RSCO                  td                    0.085      11.491 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.491         _N993            
 CLMA_10_200/RSCO                  td                    0.085      11.576 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.576         _N992            
 CLMA_10_204/RSCO                  td                    0.085      11.661 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.661         _N991            
 CLMA_10_208/RSCO                  td                    0.085      11.746 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.746         _N990            
 CLMA_10_212/RSCO                  td                    0.085      11.831 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.831         _N989            
 CLMA_10_216/RSCO                  td                    0.085      11.916 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.916         _N988            
 CLMA_10_220/RSCO                  td                    0.085      12.001 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.001         _N987            
 CLMA_10_224/RSCO                  td                    0.085      12.086 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.086         _N986            
 CLMA_10_228/RSCO                  td                    0.085      12.171 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.171         _N985            
 CLMA_10_232/RSCO                  td                    0.085      12.256 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.256         _N984            
 CLMA_10_236/RSCO                  td                    0.085      12.341 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.341         _N983            
 CLMA_10_240/RSCO                  td                    0.085      12.426 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.426         _N982            
 CLMA_10_244/RSCO                  td                    0.085      12.511 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.511         _N981            
 CLMA_10_248/RSCO                  td                    0.085      12.596 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.596         _N980            
 CLMA_10_252/RSCO                  td                    0.085      12.681 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.681         _N979            
 CLMA_10_256/RSCO                  td                    0.085      12.766 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.766         _N978            
 CLMA_10_260/RSCO                  td                    0.085      12.851 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.851         _N977            
 CLMA_10_264/RSCO                  td                    0.085      12.936 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.936         _N976            
 CLMA_10_268/RSCO                  td                    0.085      13.021 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.021         _N975            
 CLMA_10_272/RSCO                  td                    0.085      13.106 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.106         _N974            
 CLMA_10_276/RSCI                                                          f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q/RS

 Data arrival time                                                  13.106         Logic Levels: 22 
                                                                                   Logic: 2.174ns(40.926%), Route: 3.138ns(59.074%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.577      16.620         ntclkbufg_2      
 CLMA_10_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.897      17.517                          
 clock uncertainty                                      -0.150      17.367                          

 Recovery time                                           0.000      17.367                          

 Data required time                                                 17.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.367                          
 Data arrival time                                                 -13.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.620
  Launch Clock Delay      :  7.794
  Clock Pessimism Removal :  0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.854       7.794         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.261       8.055 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.138      11.193         SYSRESETn        
 CLMA_10_188/RSCO                  td                    0.128      11.321 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.321         _N995            
 CLMA_10_192/RSCO                  td                    0.085      11.406 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.406         _N994            
 CLMA_10_196/RSCO                  td                    0.085      11.491 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.491         _N993            
 CLMA_10_200/RSCO                  td                    0.085      11.576 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.576         _N992            
 CLMA_10_204/RSCO                  td                    0.085      11.661 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.661         _N991            
 CLMA_10_208/RSCO                  td                    0.085      11.746 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.746         _N990            
 CLMA_10_212/RSCO                  td                    0.085      11.831 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.831         _N989            
 CLMA_10_216/RSCO                  td                    0.085      11.916 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      11.916         _N988            
 CLMA_10_220/RSCO                  td                    0.085      12.001 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.001         _N987            
 CLMA_10_224/RSCO                  td                    0.085      12.086 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.086         _N986            
 CLMA_10_228/RSCO                  td                    0.085      12.171 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.171         _N985            
 CLMA_10_232/RSCO                  td                    0.085      12.256 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.256         _N984            
 CLMA_10_236/RSCO                  td                    0.085      12.341 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.341         _N983            
 CLMA_10_240/RSCO                  td                    0.085      12.426 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.426         _N982            
 CLMA_10_244/RSCO                  td                    0.085      12.511 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.511         _N981            
 CLMA_10_248/RSCO                  td                    0.085      12.596 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.596         _N980            
 CLMA_10_252/RSCO                  td                    0.085      12.681 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      12.681         _N979            
 CLMA_10_256/RSCO                  td                    0.085      12.766 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.766         _N978            
 CLMA_10_260/RSCO                  td                    0.085      12.851 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.851         _N977            
 CLMA_10_264/RSCO                  td                    0.085      12.936 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.936         _N976            
 CLMA_10_268/RSCO                  td                    0.085      13.021 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.021         _N975            
 CLMA_10_272/RSCO                  td                    0.085      13.106 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.106         _N974            
 CLMA_10_276/RSCI                                                          f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.106         Logic Levels: 22 
                                                                                   Logic: 2.174ns(40.926%), Route: 3.138ns(59.074%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.577      16.620         ntclkbufg_2      
 CLMA_10_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.897      17.517                          
 clock uncertainty                                      -0.150      17.367                          

 Recovery time                                           0.000      17.367                          

 Data required time                                                 17.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.367                          
 Data arrival time                                                 -13.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_top/u_spi_master/MOSI_shift[4]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.789
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.576       6.619         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.223       6.842 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.373       7.215         SYSRESETn        
 CLMA_130_128/RSCO                 td                    0.104       7.319 r       u_sd_top/u_spi_master/MOSI_shift[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.319         _N1188           
 CLMA_130_132/RSCI                                                         r       u_sd_top/u_spi_master/MOSI_shift[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.319         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.714%), Route: 0.373ns(53.286%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.849       7.789         ntclkbufg_2      
 CLMA_130_132/CLK                                                          r       u_sd_top/u_spi_master/MOSI_shift[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.892                          
 clock uncertainty                                       0.000       6.892                          

 Removal time                                            0.000       6.892                          

 Data required time                                                  6.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.892                          
 Data arrival time                                                  -7.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_top/u_spi_master/MOSI_shift[5]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.789
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.576       6.619         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.223       6.842 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.373       7.215         SYSRESETn        
 CLMA_130_128/RSCO                 td                    0.104       7.319 r       u_sd_top/u_spi_master/MOSI_shift[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.319         _N1188           
 CLMA_130_132/RSCI                                                         r       u_sd_top/u_spi_master/MOSI_shift[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.319         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.714%), Route: 0.373ns(53.286%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.849       7.789         ntclkbufg_2      
 CLMA_130_132/CLK                                                          r       u_sd_top/u_spi_master/MOSI_shift[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.892                          
 clock uncertainty                                       0.000       6.892                          

 Removal time                                            0.000       6.892                          

 Data required time                                                  6.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.892                          
 Data arrival time                                                  -7.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_top/u_spi_master/MOSI_shift[1]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.789
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.897

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.576       6.619         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.223       6.842 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.373       7.215         SYSRESETn        
 CLMA_130_128/RSCO                 td                    0.104       7.319 r       u_sd_top/u_spi_master/MOSI_shift[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.319         _N1188           
 CLMA_130_132/RSCI                                                         r       u_sd_top/u_spi_master/MOSI_shift[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.319         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.714%), Route: 0.373ns(53.286%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.849       7.789         ntclkbufg_2      
 CLMA_130_132/CLK                                                          r       u_sd_top/u_spi_master/MOSI_shift[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.897       6.892                          
 clock uncertainty                                       0.000       6.892                          

 Removal time                                            0.000       6.892                          

 Data required time                                                  6.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.892                          
 Data arrival time                                                  -7.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.572
  Launch Clock Delay      :  7.764
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827       7.764         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.261       8.025 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.999      10.024         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.214      10.238 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.544      10.782         u_rst_gen/N3     
 CLMA_58_201/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.782         Logic Levels: 1  
                                                                                   Logic: 0.475ns(15.739%), Route: 2.543ns(84.261%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.529      16.572         ntclkbufg_2      
 CLMA_58_201/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.746      17.318                          
 clock uncertainty                                      -0.150      17.168                          

 Recovery time                                          -0.277      16.891                          

 Data required time                                                 16.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.891                          
 Data arrival time                                                 -10.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.572
  Launch Clock Delay      :  7.764
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827       7.764         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.261       8.025 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.999      10.024         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.214      10.238 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.544      10.782         u_rst_gen/N3     
 CLMA_58_201/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.782         Logic Levels: 1  
                                                                                   Logic: 0.475ns(15.739%), Route: 2.543ns(84.261%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.529      16.572         ntclkbufg_2      
 CLMA_58_201/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.746      17.318                          
 clock uncertainty                                      -0.150      17.168                          

 Recovery time                                          -0.277      16.891                          

 Data required time                                                 16.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.891                          
 Data arrival time                                                 -10.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.577
  Launch Clock Delay      :  7.764
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       5.460 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.937         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.937 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827       7.764         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.261       8.025 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.999      10.024         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.214      10.238 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.544      10.782         u_rst_gen/N3     
 CLMA_58_201/RSCO                  td                    0.118      10.900 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.900         _N915            
 CLMA_58_205/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.900         Logic Levels: 2  
                                                                                   Logic: 0.593ns(18.909%), Route: 2.543ns(81.091%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.534      16.577         ntclkbufg_2      
 CLMA_58_205/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.746      17.323                          
 clock uncertainty                                      -0.150      17.173                          

 Recovery time                                           0.000      17.173                          

 Data required time                                                 17.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.173                          
 Data arrival time                                                 -10.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.417  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.752
  Launch Clock Delay      :  6.589
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       6.589         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.223       6.812 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.583       8.395         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.197       8.592 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.380       8.972         u_rst_gen/N3     
 CLMA_58_201/RSCO                  td                    0.113       9.085 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.085         _N915            
 CLMA_58_205/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   9.085         Logic Levels: 2  
                                                                                   Logic: 0.533ns(21.354%), Route: 1.963ns(78.646%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.812       7.752         ntclkbufg_2      
 CLMA_58_205/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.746       7.006                          
 clock uncertainty                                       0.150       7.156                          

 Removal time                                            0.000       7.156                          

 Data required time                                                  7.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.156                          
 Data arrival time                                                  -9.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.929                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.747
  Launch Clock Delay      :  6.589
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       6.589         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.223       6.812 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.583       8.395         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.197       8.592 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.380       8.972         u_rst_gen/N3     
 CLMA_58_201/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.972         Logic Levels: 1  
                                                                                   Logic: 0.420ns(17.625%), Route: 1.963ns(82.375%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.807       7.747         ntclkbufg_2      
 CLMA_58_201/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.746       7.001                          
 clock uncertainty                                       0.150       7.151                          

 Removal time                                           -0.211       6.940                          

 Data required time                                                  6.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.940                          
 Data arrival time                                                  -8.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.747
  Launch Clock Delay      :  6.589
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       4.635 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.040         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       5.040 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.549       6.589         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.223       6.812 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.583       8.395         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.197       8.592 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.380       8.972         u_rst_gen/N3     
 CLMA_58_201/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.972         Logic Levels: 1  
                                                                                   Logic: 0.420ns(17.625%), Route: 1.963ns(82.375%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.807       7.747         ntclkbufg_2      
 CLMA_58_201/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.746       7.001                          
 clock uncertainty                                       0.150       7.151                          

 Removal time                                           -0.211       6.940                          

 Data required time                                                  6.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.940                          
 Data arrival time                                                  -8.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.032                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.622
  Launch Clock Delay      :  7.786
  Clock Pessimism Removal :  1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.846       7.786         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.261       8.047 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.595       8.642         frame_read_write_m0/write_fifo_aclr
 CLMA_82_17/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/RS

 Data arrival time                                                   8.642         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.491%), Route: 0.595ns(69.509%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.579      16.622         ntclkbufg_1      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         1.123      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Recovery time                                          -0.277      17.318                          

 Data required time                                                 17.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.318                          
 Data arrival time                                                  -8.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.676                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.622
  Launch Clock Delay      :  7.786
  Clock Pessimism Removal :  1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.846       7.786         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.261       8.047 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.595       8.642         frame_read_write_m0/write_fifo_aclr
 CLMA_82_16/RS                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.642         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.491%), Route: 0.595ns(69.509%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.579      16.622         ntclkbufg_1      
 CLMA_82_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.123      17.745                          
 clock uncertainty                                      -0.150      17.595                          

 Recovery time                                          -0.277      17.318                          

 Data required time                                                 17.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.318                          
 Data arrival time                                                  -8.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.676                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.635
  Launch Clock Delay      :  7.786
  Clock Pessimism Removal :  1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.846       7.786         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.261       8.047 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.602       8.649         frame_read_write_m0/write_fifo_aclr
 CLMA_78_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RS

 Data arrival time                                                   8.649         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.243%), Route: 0.602ns(69.757%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.592      16.635         ntclkbufg_1      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         1.123      17.758                          
 clock uncertainty                                      -0.150      17.608                          

 Recovery time                                          -0.277      17.331                          

 Data required time                                                 17.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.331                          
 Data arrival time                                                  -8.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.682                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.796
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  -1.142

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.568       6.611         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.223       6.834 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.371       7.205         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RSCO                    td                    0.113       7.318 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.318         _N887            
 CLMA_70_12/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.318         Logic Levels: 1  
                                                                                   Logic: 0.336ns(47.525%), Route: 0.371ns(52.475%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.856       7.796         ntclkbufg_1      
 CLMA_70_12/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.142       6.654                          
 clock uncertainty                                       0.000       6.654                          

 Removal time                                            0.000       6.654                          

 Data required time                                                  6.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.654                          
 Data arrival time                                                  -7.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.664                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.796
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  -1.142

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.568       6.611         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.223       6.834 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.371       7.205         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RSCO                    td                    0.113       7.318 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.318         _N887            
 CLMA_70_12/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.318         Logic Levels: 1  
                                                                                   Logic: 0.336ns(47.525%), Route: 0.371ns(52.475%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.856       7.796         ntclkbufg_1      
 CLMA_70_12/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.142       6.654                          
 clock uncertainty                                       0.000       6.654                          

 Removal time                                            0.000       6.654                          

 Data required time                                                  6.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.654                          
 Data arrival time                                                  -7.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.664                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.800
  Launch Clock Delay      :  6.611
  Clock Pessimism Removal :  -1.123

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       5.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.568       6.611         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.223       6.834 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.409       7.243         frame_read_write_m0/write_fifo_aclr
 CLMS_78_13/RSCO                   td                    0.113       7.356 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.356         _N1229           
 CLMS_78_17/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/RS

 Data arrival time                                                   7.356         Logic Levels: 1  
                                                                                   Logic: 0.336ns(45.101%), Route: 0.409ns(54.899%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.860       7.800         ntclkbufg_1      
 CLMS_78_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.123       6.677                          
 clock uncertainty                                       0.000       6.677                          

 Removal time                                            0.000       6.677                          

 Data required time                                                  6.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.677                          
 Data arrival time                                                  -7.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_len[31]/opit_0_inv_AQ_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.477  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.571
  Launch Clock Delay      :  7.794
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.854       7.794         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.261       8.055 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.976      11.031         SYSRESETn        
 CLMA_50_20/RSCO                   td                    0.128      11.159 f       u_aq_axi_master/reg_rd_len[14]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.159         _N134            
 CLMA_50_24/RSCO                   td                    0.085      11.244 f       u_aq_axi_master/reg_rd_len[18]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.244         _N133            
 CLMA_50_28/RSCO                   td                    0.085      11.329 f       u_aq_axi_master/reg_rd_len[22]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.329         _N132            
 CLMA_50_32/RSCO                   td                    0.085      11.414 f       u_aq_axi_master/reg_rd_len[26]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.414         _N131            
 CLMA_50_36/RSCO                   td                    0.085      11.499 f       u_aq_axi_master/reg_rd_len[30]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.499         _N130            
 CLMA_50_40/RSCI                                                           f       u_aq_axi_master/reg_rd_len[31]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                  11.499         Logic Levels: 5  
                                                                                   Logic: 0.729ns(19.676%), Route: 2.976ns(80.324%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.528      16.571         ntclkbufg_1      
 CLMA_50_40/CLK                                                            r       u_aq_axi_master/reg_rd_len[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.746      17.317                          
 clock uncertainty                                      -0.150      17.167                          

 Recovery time                                           0.000      17.167                          

 Data required time                                                 17.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.167                          
 Data arrival time                                                 -11.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.569
  Launch Clock Delay      :  7.794
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.854       7.794         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.261       8.055 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.080      11.135         SYSRESETn        
 CLMA_30_44/RS                                                             r       u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.135         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.812%), Route: 3.080ns(92.188%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.526      16.569         ntclkbufg_1      
 CLMA_30_44/CLK                                                            r       u_aq_axi_master/reg_r_len[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.746      17.315                          
 clock uncertainty                                      -0.150      17.165                          

 Recovery time                                          -0.277      16.888                          

 Data required time                                                 16.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.888                          
 Data arrival time                                                 -11.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_len[6]/opit_0_inv_MUX4TO1Q/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.569
  Launch Clock Delay      :  7.794
  Clock Pessimism Removal :  0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.854       7.794         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.261       8.055 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.080      11.135         SYSRESETn        
 CLMA_30_44/RS                                                             r       u_aq_axi_master/reg_r_len[6]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.135         Logic Levels: 0  
                                                                                   Logic: 0.261ns(7.812%), Route: 3.080ns(92.188%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069      14.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.447      14.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      15.043         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      15.043 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.526      16.569         ntclkbufg_1      
 CLMA_30_44/CLK                                                            r       u_aq_axi_master/reg_r_len[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.746      17.315                          
 clock uncertainty                                      -0.150      17.165                          

 Recovery time                                          -0.277      16.888                          

 Data required time                                                 16.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.888                          
 Data arrival time                                                 -11.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.745
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.576       6.619         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.223       6.842 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     1.618       8.460         SYSRESETn        
 CLMA_42_80/RSCO                   td                    0.104       8.564 r       u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.564         _N142            
 CLMA_42_84/RSCI                                                           r       u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.564         Logic Levels: 1  
                                                                                   Logic: 0.327ns(16.812%), Route: 1.618ns(83.188%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.805       7.745         ntclkbufg_1      
 CLMA_42_84/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746       6.999                          
 clock uncertainty                                       0.150       7.149                          

 Removal time                                            0.000       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -8.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[7]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.745
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.576       6.619         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.223       6.842 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     1.618       8.460         SYSRESETn        
 CLMA_42_80/RSCO                   td                    0.104       8.564 r       u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.564         _N142            
 CLMA_42_84/RSCI                                                           r       u_aq_axi_master/reg_wr_adrs[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.564         Logic Levels: 1  
                                                                                   Logic: 0.327ns(16.812%), Route: 1.618ns(83.188%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.805       7.745         ntclkbufg_1      
 CLMA_42_84/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746       6.999                          
 clock uncertainty                                       0.150       7.149                          

 Removal time                                            0.000       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -8.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.745
  Launch Clock Delay      :  6.619
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.069       4.191         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       4.638 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.043         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.043 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.576       6.619         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.223       6.842 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     1.618       8.460         SYSRESETn        
 CLMA_42_80/RSCO                   td                    0.104       8.564 r       u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.564         _N142            
 CLMA_42_84/RSCI                                                           r       u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.564         Logic Levels: 1  
                                                                                   Logic: 0.327ns(16.812%), Route: 1.618ns(83.188%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.940         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       5.940 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.805       7.745         ntclkbufg_1      
 CLMA_42_84/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746       6.999                          
 clock uncertainty                                       0.150       7.149                          

 Removal time                                            0.000       7.149                          

 Data required time                                                  7.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.149                          
 Data arrival time                                                  -8.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.473
  Launch Clock Delay      :  6.464
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.844       6.464         rx_clki_clkbufg  
 CLMA_118_269/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_269/Q0                   tco                   0.261       6.725 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.261       6.986         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_269/Y2                   td                    0.165       7.151 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=76)       2.420       9.571         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 DRM_62_288/RSTA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.571         Logic Levels: 1  
                                                                                   Logic: 0.426ns(13.711%), Route: 2.681ns(86.289%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.538    1005.473         rx_clki_clkbufg  
 DRM_62_288/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.685    1006.158                          
 clock uncertainty                                      -0.050    1006.108                          

 Recovery time                                          -0.118    1005.990                          

 Data required time                                               1005.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.990                          
 Data arrival time                                                  -9.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[3]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.470
  Launch Clock Delay      :  6.464
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.844       6.464         rx_clki_clkbufg  
 CLMA_118_269/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_269/Q0                   tco                   0.261       6.725 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.261       6.986         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_269/Y2                   td                    0.165       7.151 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=76)       2.166       9.317         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_58_301/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[3]/opit_0/RS

 Data arrival time                                                   9.317         Logic Levels: 1  
                                                                                   Logic: 0.426ns(14.932%), Route: 2.427ns(85.068%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.535    1005.470         rx_clki_clkbufg  
 CLMA_58_301/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[3]/opit_0/CLK
 clock pessimism                                         0.685    1006.155                          
 clock uncertainty                                      -0.050    1006.105                          

 Recovery time                                          -0.277    1005.828                          

 Data required time                                               1005.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.828                          
 Data arrival time                                                  -9.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.470
  Launch Clock Delay      :  6.464
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.844       6.464         rx_clki_clkbufg  
 CLMA_118_269/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_269/Q0                   tco                   0.261       6.725 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.261       6.986         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_269/Y2                   td                    0.165       7.151 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=76)       2.166       9.317         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_58_301/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/RS

 Data arrival time                                                   9.317         Logic Levels: 1  
                                                                                   Logic: 0.426ns(14.932%), Route: 2.427ns(85.068%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.535    1005.470         rx_clki_clkbufg  
 CLMA_58_301/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/CLK
 clock pessimism                                         0.685    1006.155                          
 clock uncertainty                                      -0.050    1006.105                          

 Recovery time                                          -0.277    1005.828                          

 Data required time                                               1005.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.828                          
 Data arrival time                                                  -9.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[14]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.490
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.581       5.516         rx_clki_clkbufg  
 CLMA_130_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_130_245/Q1                   tco                   0.223       5.739 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.144       5.883         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_130_245/Y2                   td                    0.140       6.023 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=160)      0.284       6.307         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_248/RSCO                 td                    0.104       6.411 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.411         _N1215           
 CLMA_126_252/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[14]/opit_0/RS

 Data arrival time                                                   6.411         Logic Levels: 2  
                                                                                   Logic: 0.467ns(52.179%), Route: 0.428ns(47.821%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.870       6.490         rx_clki_clkbufg  
 CLMA_126_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[14]/opit_0/CLK
 clock pessimism                                        -0.685       5.805                          
 clock uncertainty                                       0.000       5.805                          

 Removal time                                            0.000       5.805                          

 Data required time                                                  5.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.805                          
 Data arrival time                                                  -6.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[13]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.490
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.581       5.516         rx_clki_clkbufg  
 CLMA_130_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_130_245/Q1                   tco                   0.223       5.739 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.144       5.883         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_130_245/Y2                   td                    0.140       6.023 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=160)      0.284       6.307         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_248/RSCO                 td                    0.104       6.411 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.411         _N1215           
 CLMA_126_252/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[13]/opit_0/RS

 Data arrival time                                                   6.411         Logic Levels: 2  
                                                                                   Logic: 0.467ns(52.179%), Route: 0.428ns(47.821%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.870       6.490         rx_clki_clkbufg  
 CLMA_126_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[13]/opit_0/CLK
 clock pessimism                                        -0.685       5.805                          
 clock uncertainty                                       0.000       5.805                          

 Removal time                                            0.000       5.805                          

 Data required time                                                  5.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.805                          
 Data arrival time                                                  -6.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[15]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.490
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.581       5.516         rx_clki_clkbufg  
 CLMA_130_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_130_245/Q1                   tco                   0.223       5.739 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.144       5.883         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_130_245/Y2                   td                    0.140       6.023 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=160)      0.284       6.307         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_248/RSCO                 td                    0.104       6.411 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.411         _N1215           
 CLMA_126_252/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[15]/opit_0/RS

 Data arrival time                                                   6.411         Logic Levels: 2  
                                                                                   Logic: 0.467ns(52.179%), Route: 0.428ns(47.821%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.870       6.490         rx_clki_clkbufg  
 CLMA_126_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[15]/opit_0/CLK
 clock pessimism                                        -0.685       5.805                          
 clock uncertainty                                       0.000       5.805                          

 Removal time                                            0.000       5.805                          

 Data required time                                                  5.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.805                          
 Data arrival time                                                  -6.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.854       7.794         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.261       8.055 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     3.267      11.322         SYSRESETn        
 CLMA_14_197/Y0                    td                    0.383      11.705 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.744      12.449         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMS_10_209/Y3                    td                    0.179      12.628 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.637      14.265         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      14.387 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.387         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      17.107 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      17.197         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  17.197         Logic Levels: 4  
                                                                                   Logic: 3.665ns(38.977%), Route: 5.738ns(61.023%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.814       7.754         ntclkbufg_2      
 CLMA_10_196/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_10_196/Q0                    tco                   0.261       8.015 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.425       8.440         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_10_200/Y2                    td                    0.389       8.829 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.432       9.261         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438       9.699 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       9.699         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_10_196/Y2                    td                    0.122       9.821 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       1.873      11.694         _N22             
 IOL_7_353/DO                      td                    0.122      11.816 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.816         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      14.536 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      14.634         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  14.634         Logic Levels: 4  
                                                                                   Logic: 4.052ns(58.895%), Route: 2.828ns(41.105%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK
Endpoint    : TX (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.633       4.937         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       5.463 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       5.940         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.940 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.830       7.770         ntclkbufg_2      
 CLMA_42_229/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK

 CLMA_42_229/Q0                    tco                   0.258       8.028 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.112      11.140         nt_TX            
 IOL_151_361/DO                    td                    0.122      11.262 f       TX_obuf/opit_1/O 
                                   net (fanout=1)        0.000      11.262         TX_obuf/ntO      
 IOBS_152_361/PAD                  td                    2.720      13.982 f       TX_obuf/opit_0/O 
                                   net (fanout=1)        0.084      14.066         TX               
 C10                                                                       f       TX (port)        

 Data arrival time                                                  14.066         Logic Levels: 2  
                                                                                   Logic: 3.100ns(49.238%), Route: 3.196ns(50.762%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.659
  Launch Clock Delay      :  6.322
  Clock Pessimism Removal :  0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.459       6.322         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_38_40/Q0                     tco                   0.209       6.531 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.669       7.200         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_37/Y2                     td                    0.227       7.427 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.356       7.783         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29870
 CLMS_26_45/Y1                     td                    0.135       7.918 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.162         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_44/Y2                     td                    0.227       8.389 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.785       9.174         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24084
 CLMA_38_12/Y0                     td                    0.226       9.400 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        0.422       9.822         u_DDR3/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                   9.822         Logic Levels: 4  
                                                                                   Logic: 1.024ns(29.257%), Route: 2.476ns(70.743%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.659         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.670      26.329                          
 clock uncertainty                                      -0.150      26.179                          

 Setup time                                             -1.393      24.786                          

 Data required time                                                 24.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.786                          
 Data arrival time                                                  -9.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.659
  Launch Clock Delay      :  6.322
  Clock Pessimism Removal :  0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.459       6.322         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_38_40/Q0                     tco                   0.209       6.531 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.669       7.200         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_37/Y2                     td                    0.227       7.427 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.356       7.783         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29870
 CLMS_26_45/Y1                     td                    0.135       7.918 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.162         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_44/Y2                     td                    0.227       8.389 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.527       8.916         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24084
 CLMS_38_41/Y1                     td                    0.217       9.133 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        0.683       9.816         u_DDR3/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                   9.816         Logic Levels: 4  
                                                                                   Logic: 1.015ns(29.050%), Route: 2.479ns(70.950%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.659         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.670      26.329                          
 clock uncertainty                                      -0.150      26.179                          

 Setup time                                             -1.394      24.785                          

 Data required time                                                 24.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.785                          
 Data arrival time                                                  -9.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.659
  Launch Clock Delay      :  6.322
  Clock Pessimism Removal :  0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.459       6.322         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_38_40/Q0                     tco                   0.209       6.531 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.669       7.200         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMS_26_37/Y2                     td                    0.227       7.427 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.356       7.783         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N29870
 CLMS_26_45/Y1                     td                    0.135       7.918 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.244       8.162         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_44/Y2                     td                    0.227       8.389 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       0.768       9.157         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N24084
 CLMA_38_20/Y1                     td                    0.185       9.342 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        0.593       9.935         u_DDR3/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                   9.935         Logic Levels: 4  
                                                                                   Logic: 0.983ns(27.207%), Route: 2.630ns(72.793%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      25.659         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.670      26.329                          
 clock uncertainty                                      -0.150      26.179                          

 Setup time                                             -1.248      24.931                          

 Data required time                                                 24.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.931                          
 Data arrival time                                                  -9.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/L0
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  5.665
  Clock Pessimism Removal :  -0.512

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.314       5.665         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q0                    tco                   0.197       5.862 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.212       6.074         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4
 CLMA_30_124/A0                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.074         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.512       6.375         ntclkbufg_0      
 CLMA_30_124/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.512       5.863                          
 clock uncertainty                                       0.000       5.863                          

 Hold time                                              -0.082       5.781                          

 Data required time                                                  5.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.781                          
 Data arrival time                                                  -6.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.370
  Launch Clock Delay      :  5.666
  Clock Pessimism Removal :  -0.512

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.315       5.666         ntclkbufg_0      
 CLMA_30_124/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10/opit_0_inv_L5Q_perm/CLK

 CLMA_30_124/Q1                    tco                   0.197       5.863 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.250       6.113         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10
 CLMA_30_116/C4                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.113         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.072%), Route: 0.250ns(55.928%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.507       6.370         ntclkbufg_0      
 CLMA_30_116/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.512       5.858                          
 clock uncertainty                                       0.000       5.858                          

 Hold time                                              -0.056       5.802                          

 Data required time                                                  5.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.802                          
 Data arrival time                                                  -6.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  5.657
  Clock Pessimism Removal :  -0.682

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.306       5.657         ntclkbufg_0      
 CLMA_30_132/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_132/Q2                    tco                   0.198       5.855 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.142       5.997         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_ack_rst_ctrl
 CLMA_30_133/M0                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   5.997         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.503       6.366         ntclkbufg_0      
 CLMA_30_133/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.682       5.684                          
 clock uncertainty                                       0.000       5.684                          

 Hold time                                              -0.003       5.681                          

 Data required time                                                  5.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.681                          
 Data arrival time                                                  -5.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.637
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033      20.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      20.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.171         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.171         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.291      22.462 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.293      23.755         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_93/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  23.755         Logic Levels: 0  
                                                                                   Logic: 1.291ns(49.961%), Route: 1.293ns(50.039%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286      25.637         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.413      26.050                          
 clock uncertainty                                      -0.150      25.900                          

 Setup time                                              0.002      25.902                          

 Data required time                                                 25.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.902                          
 Data arrival time                                                 -23.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.629
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033      20.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      20.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.171         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.171         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.462 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.499      22.961         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y2                     td                    0.132      23.093 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      23.293         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_30_88/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.293         Logic Levels: 1  
                                                                                   Logic: 1.423ns(67.059%), Route: 0.699ns(32.941%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.278      25.629         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.413      26.042                          
 clock uncertainty                                      -0.150      25.892                          

 Setup time                                             -0.223      25.669                          

 Data required time                                                 25.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.669                          
 Data arrival time                                                 -23.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.629
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033      20.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      20.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      20.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.171         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.171         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.462 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.499      22.961         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/Y2                     td                    0.132      23.093 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.200      23.293         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMA_30_89/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.293         Logic Levels: 1  
                                                                                   Logic: 1.423ns(67.059%), Route: 0.699ns(32.941%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.278      25.629         ntclkbufg_0      
 CLMA_30_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.413      26.042                          
 clock uncertainty                                      -0.150      25.892                          

 Setup time                                             -0.223      25.669                          

 Data required time                                                 25.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.669                          
 Data arrival time                                                 -23.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.341
  Launch Clock Delay      :  4.619
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.619         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.619         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.606 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.346      25.952         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.952         Logic Levels: 0  
                                                                                   Logic: 0.987ns(74.044%), Route: 0.346ns(25.956%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033      24.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.478      26.341         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.413      25.928                          
 clock uncertainty                                       0.150      26.078                          

 Hold time                                              -0.055      26.023                          

 Data required time                                                 26.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.023                          
 Data arrival time                                                 -25.952                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.337
  Launch Clock Delay      :  4.619
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.619         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.619         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.606 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.359      25.965         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_85/B4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.965         Logic Levels: 0  
                                                                                   Logic: 0.987ns(73.328%), Route: 0.359ns(26.672%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033      24.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      26.337         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.413      25.924                          
 clock uncertainty                                       0.150      26.074                          

 Hold time                                              -0.057      26.017                          

 Data required time                                                 26.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.017                          
 Data arrival time                                                 -25.965                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.338
  Launch Clock Delay      :  4.619
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.619         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.619         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.649 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.358      26.007         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.007         Logic Levels: 0  
                                                                                   Logic: 1.030ns(74.207%), Route: 0.358ns(25.793%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033      24.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      24.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.475      26.338         ntclkbufg_0      
 CLMA_30_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.413      25.925                          
 clock uncertainty                                       0.150      26.075                          

 Hold time                                              -0.056      26.019                          

 Data required time                                                 26.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.019                          
 Data arrival time                                                 -26.007                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.634
  Launch Clock Delay      :  6.349
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.483       6.349         ntclkbufg_2      
 CLMA_86_80/CLK                                                            r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_86_80/Q3                     tco                   0.209       6.558 r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=227)      1.239       7.797         u_integration_kit_dbg/axi_cs [0]
 CLMA_26_92/Y1                     td                    0.288       8.085 f       u_integration_kit_dbg/N64/gateop/F
                                   net (fanout=1)        0.982       9.067         wvalid_mux       
 HMEMC_16_1/SRB_IOL49_IODLY_CTRL[2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0

 Data arrival time                                                   9.067         Logic Levels: 1  
                                                                                   Logic: 0.497ns(18.286%), Route: 2.221ns(81.714%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.281      15.634         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.513      16.147                          
 clock uncertainty                                      -0.150      15.997                          

 Setup time                                             -5.195      10.802                          

 Data required time                                                 10.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.802                          
 Data arrival time                                                  -9.067                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.634
  Launch Clock Delay      :  6.349
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.483       6.349         ntclkbufg_2      
 CLMA_86_80/CLK                                                            r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_86_80/Q3                     tco                   0.209       6.558 r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=227)      0.333       6.891         u_integration_kit_dbg/axi_cs [0]
 CLMA_82_80/Y3                     td                    0.286       7.177 f       u_integration_kit_dbg/N36_3/gateop/F
                                   net (fanout=1)        1.850       9.027         awvalid_mux      
 HMEMC_16_1/SRB_IOL57_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   9.027         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.484%), Route: 2.183ns(81.516%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.281      15.634         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.513      16.147                          
 clock uncertainty                                      -0.150      15.997                          

 Setup time                                             -5.162      10.835                          

 Data required time                                                 10.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.835                          
 Data arrival time                                                  -9.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.808                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.634
  Launch Clock Delay      :  6.349
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.483       6.349         ntclkbufg_2      
 CLMA_86_80/CLK                                                            r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_86_80/Q3                     tco                   0.209       6.558 r       u_integration_kit_dbg/axi_cs[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=227)      0.432       6.990         u_integration_kit_dbg/axi_cs [0]
 CLMS_78_81/Y0                     td                    0.297       7.287 f       u_integration_kit_dbg/N83_3/gateop/F
                                   net (fanout=1)        1.691       8.978         arvalid_mux      
 HMEMC_16_1/SRB_IOL46_CLK_SYS                                              f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0

 Data arrival time                                                   8.978         Logic Levels: 1  
                                                                                   Logic: 0.506ns(19.247%), Route: 2.123ns(80.753%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.281      15.634         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.513      16.147                          
 clock uncertainty                                      -0.150      15.997                          

 Setup time                                             -5.109      10.888                          

 Data required time                                                 10.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.888                          
 Data arrival time                                                  -8.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.381
  Launch Clock Delay      :  5.675
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       5.675         ntclkbufg_2      
 CLMA_82_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_82_137/Q0                    tco                   0.197       5.872 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.224       6.096         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_86_137/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M0

 Data arrival time                                                   6.096         Logic Levels: 0  
                                                                                   Logic: 0.197ns(46.793%), Route: 0.224ns(53.207%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.515       6.381         ntclkbufg_2      
 CLMS_86_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/WCLK
 clock pessimism                                        -0.513       5.868                          
 clock uncertainty                                       0.000       5.868                          

 Hold time                                               0.313       6.181                          

 Data required time                                                  6.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.181                          
 Data arrival time                                                  -6.096                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.381
  Launch Clock Delay      :  5.675
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322       5.675         ntclkbufg_2      
 CLMA_82_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_82_137/Q0                    tco                   0.197       5.872 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=68)       0.224       6.096         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_86_137/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/M0

 Data arrival time                                                   6.096         Logic Levels: 0  
                                                                                   Logic: 0.197ns(46.793%), Route: 0.224ns(53.207%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.515       6.381         ntclkbufg_2      
 CLMS_86_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_15/gateop/WCLK
 clock pessimism                                        -0.513       5.868                          
 clock uncertainty                                       0.000       5.868                          

 Hold time                                               0.313       6.181                          

 Data required time                                                  6.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.181                          
 Data arrival time                                                  -6.096                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.381
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.321       5.674         ntclkbufg_2      
 CLMA_78_140/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK

 CLMA_78_140/Q0                    tco                   0.197       5.871 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/Q
                                   net (fanout=68)       0.389       6.260         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]
 CLMS_86_137/M3                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/M3

 Data arrival time                                                   6.260         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.618%), Route: 0.389ns(66.382%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.515       6.381         ntclkbufg_2      
 CLMS_86_137/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_15/gateop/WCLK
 clock pessimism                                        -0.513       5.868                          
 clock uncertainty                                       0.000       5.868                          

 Hold time                                               0.313       6.181                          

 Data required time                                                  6.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.181                          
 Data arrival time                                                  -6.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.079                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.811
  Launch Clock Delay      :  3.241
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.512       3.241         cmos_pclk_g      
 CLMA_70_13/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK

 CLMA_70_13/Q1                     tco                   0.209       3.450 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/Q
                                   net (fanout=5)        0.517       3.967         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8]
 CLMA_58_17/Y3                     td                    0.305       4.272 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N44_1/gateop_perm/Z
                                   net (fanout=4)        0.517       4.789         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6]
 CLMA_66_4/Y2                      td                    0.132       4.921 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=2)        0.242       5.163         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3]
 CLMA_66_4/Y3                      td                    0.221       5.384 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_11/gateop_perm/Z
                                   net (fanout=1)        0.399       5.783         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [0]
                                                         0.225       6.008 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       6.008         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_58_4/COUT                    td                    0.083       6.091 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.091         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_58_8/Y0                      td                    0.104       6.195 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.365       6.560         _N26             
 CLMA_58_16/C4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.560         Logic Levels: 5  
                                                                                   Logic: 1.279ns(38.536%), Route: 2.040ns(61.464%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.300    1002.811         cmos_pclk_g      
 CLMA_58_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.187                          
 clock uncertainty                                      -0.050    1003.137                          

 Setup time                                             -0.073    1003.064                          

 Data required time                                               1003.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.064                          
 Data arrival time                                                  -6.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.504                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.808
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.488       3.217         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_24/Q3                     tco                   0.209       3.426 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.595       4.021         write_en         
                                                         0.221       4.242 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.242         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2546
 CLMA_58_9/COUT                    td                    0.083       4.325 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.325         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2548
                                                         0.055       4.380 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.380         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2550
 CLMA_58_13/Y3                     td                    0.305       4.685 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.363       5.048         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMS_54_17/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.048         Logic Levels: 2  
                                                                                   Logic: 0.873ns(47.679%), Route: 0.958ns(52.321%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.297    1002.808         cmos_pclk_g      
 CLMS_54_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.184                          
 clock uncertainty                                      -0.050    1003.134                          

 Setup time                                             -0.149    1002.985                          

 Data required time                                               1002.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.985                          
 Data arrival time                                                  -5.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.937                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L1
Path Group  : cmos_pclk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.811
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.488       3.217         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_58_24/Q3                     tco                   0.209       3.426 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.595       4.021         write_en         
                                                         0.221       4.242 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.242         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2546
 CLMA_58_9/COUT                    td                    0.083       4.325 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.325         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2548
                                                         0.055       4.380 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.380         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2550
 CLMA_58_13/COUT                   td                    0.083       4.463 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.463         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2552
 CLMA_58_17/Y1                     td                    0.305       4.768 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.242       5.010         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_58_16/A1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.010         Logic Levels: 3  
                                                                                   Logic: 0.956ns(53.318%), Route: 0.837ns(46.682%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063    1000.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041    1000.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000    1001.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.300    1002.811         cmos_pclk_g      
 CLMA_58_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.388    1003.199                          
 clock uncertainty                                      -0.050    1003.149                          

 Setup time                                             -0.149    1003.000                          

 Data required time                                               1003.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.000                          
 Data arrival time                                                  -5.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.990                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.291       2.802         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_25/Q3                     tco                   0.197       2.999 f       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.181       3.180         cmos_16bit_data[13]
 DRM_62_20/DA0[5]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   3.180         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.482       3.211         cmos_pclk_g      
 DRM_62_20/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.835                          
 clock uncertainty                                       0.000       2.835                          

 Hold time                                               0.075       2.910                          

 Data required time                                                  2.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.910                          
 Data arrival time                                                  -3.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.234
  Launch Clock Delay      :  2.820
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.309       2.820         cmos_pclk_g      
 CLMA_58_9/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_9/Q3                      tco                   0.197       3.017 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.183       3.200         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3]
 DRM_62_0/ADA0[6]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   3.200         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.842%), Route: 0.183ns(48.158%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.505       3.234         cmos_pclk_g      
 DRM_62_0/CLKA[0]                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.858                          
 clock uncertainty                                       0.000       2.858                          

 Hold time                                               0.063       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                  -3.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : cmos_pclk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.242
  Launch Clock Delay      :  2.827
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.316       2.827         cmos_pclk_g      
 CLMA_66_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK

 CLMA_66_8/Q0                      tco                   0.197       3.024 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.138       3.162         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMA_66_8/AD                                                              f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   3.162         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock cmos_pclk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N44             
 USCM_74_108/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=70)       1.513       3.242         cmos_pclk_g      
 CLMA_66_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.414       2.828                          
 clock uncertainty                                       0.000       2.828                          

 Hold time                                               0.028       2.856                          

 Data required time                                                  2.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.856                          
 Data arrival time                                                  -3.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.670
  Launch Clock Delay      :  6.325
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.459       6.325         ntclkbufg_1      
 CLMA_38_80/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_80/Q2                     tco                   0.206       6.531 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.267       7.798         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.798         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.985%), Route: 1.267ns(86.015%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      15.670         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.513      16.183                          
 clock uncertainty                                      -0.150      16.033                          

 Setup time                                             -5.134      10.899                          

 Data required time                                                 10.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.899                          
 Data arrival time                                                  -7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.670
  Launch Clock Delay      :  6.317
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.451       6.317         ntclkbufg_1      
 CLMA_26_56/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_26_56/Q0                     tco                   0.206       6.523 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.769       7.292         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.292         Logic Levels: 0  
                                                                                   Logic: 0.206ns(21.128%), Route: 0.769ns(78.872%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      15.670         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.513      16.183                          
 clock uncertainty                                      -0.150      16.033                          

 Setup time                                             -5.135      10.898                          

 Data required time                                                 10.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.898                          
 Data arrival time                                                  -7.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.670
  Launch Clock Delay      :  6.380
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.380         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       7.270 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.260       9.530         s00_axi_wready   
 CLMA_70_16/Y1                     td                    0.135       9.665 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.363      10.028         u_aq_axi_master/N5
                                                         0.221      10.249 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.249         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2558
 CLMA_70_8/COUT                    td                    0.083      10.332 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.332         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2560
                                                         0.055      10.387 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.387         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2562
 CLMA_70_12/Y3                     td                    0.305      10.692 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.632      11.324         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMA_82_12/Y3                     td                    0.221      11.545 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        0.349      11.894         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_82_13/COUT                   td                    0.342      12.236 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.236         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_82_17/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  12.236         Logic Levels: 5  
                                                                                   Logic: 2.252ns(38.456%), Route: 3.604ns(61.544%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.317      15.670         ntclkbufg_1      
 CLMA_82_17/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.513      16.183                          
 clock uncertainty                                      -0.150      16.033                          

 Setup time                                             -0.101      15.932                          

 Data required time                                                 15.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.932                          
 Data arrival time                                                 -12.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_AQ/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.380
  Launch Clock Delay      :  5.639
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.286       5.639         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_AQ/CLK

 CLMA_26_92/Q0                     tco                   0.198       5.837 r       u_aq_axi_master/reg_rd_adrs[31]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.388       6.225         s00_axi_araddr[31]
 HMEMC_16_1/SRB_IOL35_TX_DATA[1]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[31]

 Data arrival time                                                   6.225         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.788%), Route: 0.388ns(66.212%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.380         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.513       5.867                          
 clock uncertainty                                       0.000       5.867                          

 Hold time                                               0.116       5.983                          

 Data required time                                                  5.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.983                          
 Data arrival time                                                  -6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/wr_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/wr_state_2/opit_0_inv/D
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.316
  Launch Clock Delay      :  5.606
  Clock Pessimism Removal :  -0.709

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.253       5.606         ntclkbufg_1      
 CLMA_46_48/CLK                                                            r       u_aq_axi_master/wr_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_46_48/Q1                     tco                   0.197       5.803 f       u_aq_axi_master/wr_state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.139       5.942         u_aq_axi_master/_N6
 CLMA_46_48/CD                                                             f       u_aq_axi_master/wr_state_2/opit_0_inv/D

 Data arrival time                                                   5.942         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.450       6.316         ntclkbufg_1      
 CLMA_46_48/CLK                                                            r       u_aq_axi_master/wr_state_2/opit_0_inv/CLK
 clock pessimism                                        -0.709       5.607                          
 clock uncertainty                                       0.000       5.607                          

 Hold time                                               0.027       5.634                          

 Data required time                                                  5.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.634                          
 Data arrival time                                                  -5.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[27]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.380
  Launch Clock Delay      :  5.635
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.282       5.635         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_A2Q21/CLK

 CLMA_26_88/Q0                     tco                   0.197       5.832 f       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.468       6.300         s00_axi_araddr[27]
 HMEMC_16_1/SRB_IOL35_TX_DATA[4]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[27]

 Data arrival time                                                   6.300         Logic Levels: 0  
                                                                                   Logic: 0.197ns(29.624%), Route: 0.468ns(70.376%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.514       6.380         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.513       5.867                          
 clock uncertainty                                       0.000       5.867                          

 Hold time                                               0.106       5.973                          

 Data required time                                                  5.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.973                          
 Data arrival time                                                  -6.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.620
  Launch Clock Delay      :  6.373
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.507       6.373         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.209       6.582 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.279       8.861         SYSRESETn        
 CLMS_46_37/Y2                     td                    0.227       9.088 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.198       9.286         u_aq_axi_master/N540
 CLMS_46_37/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.286         Logic Levels: 1  
                                                                                   Logic: 0.436ns(14.967%), Route: 2.477ns(85.033%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.267      15.620         ntclkbufg_1      
 CLMS_46_37/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.413      16.033                          
 clock uncertainty                                      -0.150      15.883                          

 Setup time                                             -0.223      15.660                          

 Data required time                                                 15.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.660                          
 Data arrival time                                                  -9.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.329
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.310       5.663         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.197       5.860 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     1.929       7.789         SYSRESETn        
 CLMS_46_37/Y2                     td                    0.201       7.990 r       u_aq_axi_master/N540/gateop_perm/Z
                                   net (fanout=1)        0.146       8.136         u_aq_axi_master/N540
 CLMS_46_37/CE                                                             r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.136         Logic Levels: 1  
                                                                                   Logic: 0.398ns(16.094%), Route: 2.075ns(83.906%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.463       6.329         ntclkbufg_1      
 CLMS_46_37/CLK                                                            r       u_aq_axi_master/reg_r_last/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.413       5.916                          
 clock uncertainty                                       0.150       6.066                          

 Hold time                                              -0.195       5.871                          

 Data required time                                                  5.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.871                          
 Data arrival time                                                  -8.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.679
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.230         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.666 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.666         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.666         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       5.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.679         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.552       7.231                          
 clock uncertainty                                      -0.150       7.081                          

 Setup time                                             -0.065       7.016                          

 Data required time                                                  7.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.016                          
 Data arrival time                                                  -5.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.679
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.230         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.666 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.666         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.666         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       5.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.679         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.552       7.231                          
 clock uncertainty                                      -0.150       7.081                          

 Setup time                                             -0.065       7.016                          

 Data required time                                                  7.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.016                          
 Data arrival time                                                  -5.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.679
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.230         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.666 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.666         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.666         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       5.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.679         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.552       7.231                          
 clock uncertainty                                      -0.150       7.081                          

 Setup time                                             -0.065       7.016                          

 Data required time                                                  7.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.016                          
 Data arrival time                                                  -5.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.251
  Launch Clock Delay      :  4.669
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.669         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.030         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.251         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.552       4.699                          
 clock uncertainty                                       0.000       4.699                          

 Hold time                                              -0.043       4.656                          

 Data required time                                                  4.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.656                          
 Data arrival time                                                  -5.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.251
  Launch Clock Delay      :  4.669
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.669         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.030         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.251         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.552       4.699                          
 clock uncertainty                                       0.000       4.699                          

 Hold time                                              -0.043       4.656                          

 Data required time                                                  4.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.656                          
 Data arrival time                                                  -5.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.251
  Launch Clock Delay      :  4.669
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.669         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.030 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.030         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.030         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.251         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.552       4.699                          
 clock uncertainty                                       0.000       4.699                          

 Hold time                                              -0.043       4.656                          

 Data required time                                                  4.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.656                          
 Data arrival time                                                  -5.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.619
  Launch Clock Delay      :  6.332
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.332         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q1                     tco                   0.209       6.541 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.466       7.007         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.007         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.963%), Route: 0.466ns(69.037%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       7.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.619         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.619         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.413       9.032                          
 clock uncertainty                                      -0.150       8.882                          

 Setup time                                             -0.588       8.294                          

 Data required time                                                  8.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.294                          
 Data arrival time                                                  -7.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.619
  Launch Clock Delay      :  6.332
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.332         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q2                     tco                   0.209       6.541 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.361       6.902         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.902         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.667%), Route: 0.361ns(63.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       7.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.619         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.619         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.413       9.032                          
 clock uncertainty                                      -0.150       8.882                          

 Setup time                                             -0.541       8.341                          

 Data required time                                                  8.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.341                          
 Data arrival time                                                  -6.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.619
  Launch Clock Delay      :  6.337
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474       6.337         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q0                     tco                   0.209       6.546 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.331       6.877         u_DDR3/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMS_26_81/Y0                     td                    0.131       7.008 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.358       7.366         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.366         Logic Levels: 1  
                                                                                   Logic: 0.340ns(33.042%), Route: 0.689ns(66.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       7.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.042 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.406         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       8.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.619         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.619 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.619         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.413       9.032                          
 clock uncertainty                                      -0.150       8.882                          

 Setup time                                             -0.051       8.831                          

 Data required time                                                  8.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.831                          
 Data arrival time                                                  -7.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.857  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.615
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       5.615         ntclkbufg_0      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q2                     tco                   0.198       5.813 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.169       5.982         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.982         Logic Levels: 0  
                                                                                   Logic: 0.198ns(53.951%), Route: 0.169ns(46.049%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.171         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.171         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.413       4.758                          
 clock uncertainty                                       0.150       4.908                          

 Hold time                                               0.526       5.434                          

 Data required time                                                  5.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.434                          
 Data arrival time                                                  -5.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.857  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.615
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.264       5.615         ntclkbufg_0      
 CLMA_30_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_30_76/Q3                     tco                   0.198       5.813 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.254       6.067         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.067         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.805%), Route: 0.254ns(56.195%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.171         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.171         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.413       4.758                          
 clock uncertainty                                       0.150       4.908                          

 Hold time                                               0.529       5.437                          

 Data required time                                                  5.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.437                          
 Data arrival time                                                  -6.067                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.624
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       5.624         ntclkbufg_0      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q3                     tco                   0.197       5.821 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.248       6.069         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   6.069         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.508 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.927         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.171         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.171 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.171         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.413       4.758                          
 clock uncertainty                                       0.150       4.908                          

 Hold time                                               0.522       5.430                          

 Data required time                                                  5.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.430                          
 Data arrival time                                                  -6.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.639                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/CLK
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[7]
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.396
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMS_66_297/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/CLK

 CLMS_66_297/Q0                    tco                   0.209       5.290 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.634       5.924         tsmac_rvalid     
 CLMA_58_276/Y0                    td                    0.225       6.149 f       N216_7/gateop_perm/Z
                                   net (fanout=1)        3.901      10.050         tsmac_fifo_wr_data[7]
 DRM_62_64/DA1[7]                                                          f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[7]

 Data arrival time                                                  10.050         Logic Levels: 1  
                                                                                   Logic: 0.434ns(8.734%), Route: 4.535ns(91.266%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.267    1004.396         rx_clki_clkbufg  
 DRM_62_64/CLKA[1]                                                         r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                         0.460    1004.856                          
 clock uncertainty                                      -0.050    1004.806                          

 Setup time                                              0.011    1004.817                          

 Data required time                                               1004.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.817                          
 Data arrival time                                                 -10.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/CLK
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[1]
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.396
  Launch Clock Delay      :  5.088
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.499       5.088         rx_clki_clkbufg  
 CLMA_58_284/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/CLK

 CLMA_58_284/Q1                    tco                   0.209       5.297 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[1]/opit_0/Q
                                   net (fanout=1)        0.568       5.865         tsmac_rdata[1]   
 CLMS_54_293/Y2                    td                    0.227       6.092 f       N216_1/gateop_perm/Z
                                   net (fanout=1)        3.903       9.995         tsmac_fifo_wr_data[1]
 DRM_62_64/DA1[1]                                                          f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[1]

 Data arrival time                                                   9.995         Logic Levels: 1  
                                                                                   Logic: 0.436ns(8.885%), Route: 4.471ns(91.115%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.267    1004.396         rx_clki_clkbufg  
 DRM_62_64/CLKA[1]                                                         r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                         0.460    1004.856                          
 clock uncertainty                                      -0.050    1004.806                          

 Setup time                                              0.011    1004.817                          

 Data required time                                               1004.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.817                          
 Data arrival time                                                  -9.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/CLK
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[9]
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.396
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.492       5.081         rx_clki_clkbufg  
 CLMS_66_297/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/CLK

 CLMS_66_297/Q0                    tco                   0.209       5.290 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rvalid/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.538       5.828         tsmac_rvalid     
 CLMA_58_301/Y2                    td                    0.193       6.021 f       N216_9/gateop_perm/Z
                                   net (fanout=1)        3.500       9.521         tsmac_fifo_wr_data[9]
 DRM_62_64/DA1[9]                                                          f       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DIA[9]

 Data arrival time                                                   9.521         Logic Levels: 1  
                                                                                   Logic: 0.402ns(9.054%), Route: 4.038ns(90.946%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.267    1004.396         rx_clki_clkbufg  
 DRM_62_64/CLKA[1]                                                         r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                         0.460    1004.856                          
 clock uncertainty                                      -0.050    1004.806                          

 Setup time                                              0.011    1004.817                          

 Data required time                                               1004.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.817                          
 Data arrival time                                                  -9.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[1]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.092
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.340       4.469         rx_clki_clkbufg  
 CLMA_134_248/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[1]/opit_0_L5Q_perm/CLK

 CLMA_134_248/Q0                   tco                   0.198       4.667 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd[1]/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.262       4.929         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irxd [1]
 CLMA_130_236/M0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[1]/opit_0/D

 Data arrival time                                                   4.929         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.043%), Route: 0.262ns(56.957%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.503       5.092         rx_clki_clkbufg  
 CLMA_130_236/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[1]/opit_0/CLK
 clock pessimism                                        -0.460       4.632                          
 clock uncertainty                                       0.000       4.632                          

 Hold time                                              -0.003       4.629                          

 Data required time                                                  4.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.629                          
 Data arrival time                                                  -4.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[0]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.107
  Launch Clock Delay      :  4.446
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.317       4.446         rx_clki_clkbufg  
 CLMA_58_268/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[0]/opit_0/CLK

 CLMA_58_268/Q3                    tco                   0.197       4.643 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5[0]/opit_0/Q
                                   net (fanout=1)        0.138       4.781         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d5 [0]
 CLMA_58_268/CD                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[0]/opit_0/D

 Data arrival time                                                   4.781         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.518       5.107         rx_clki_clkbufg  
 CLMA_58_268/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata[0]/opit_0/CLK
 clock pessimism                                        -0.660       4.447                          
 clock uncertainty                                       0.000       4.447                          

 Hold time                                               0.027       4.474                          

 Data required time                                                  4.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.474                          
 Data arrival time                                                  -4.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[5]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[5]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.309       4.438         rx_clki_clkbufg  
 CLMA_54_272/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[5]/opit_0/CLK

 CLMA_54_272/Q2                    tco                   0.197       4.635 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3[5]/opit_0/Q
                                   net (fanout=1)        0.139       4.774         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d3 [5]
 CLMA_54_272/AD                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[5]/opit_0/D

 Data arrival time                                                   4.774         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.509       5.098         rx_clki_clkbufg  
 CLMA_54_272/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rdata_d4[5]/opit_0/CLK
 clock pessimism                                        -0.660       4.438                          
 clock uncertainty                                       0.000       4.438                          

 Hold time                                               0.028       4.466                          

 Data required time                                                  4.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.466                          
 Data arrival time                                                  -4.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.252  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.610
  Launch Clock Delay      :  6.374
  Clock Pessimism Removal :  0.512

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.511       6.374         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q3                    tco                   0.206       6.580 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       1.350       7.930         u_DDR3/global_reset_n
 CLMA_26_52/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.930         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.239%), Route: 1.350ns(86.761%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259      25.610         ntclkbufg_0      
 CLMA_26_52/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.512      26.122                          
 clock uncertainty                                      -0.150      25.972                          

 Recovery time                                          -0.212      25.760                          

 Data required time                                                 25.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.760                          
 Data arrival time                                                  -7.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.606
  Launch Clock Delay      :  6.378
  Clock Pessimism Removal :  0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       6.378         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_121/Q0                    tco                   0.206       6.584 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.364       7.948         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_30_53/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.948         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.121%), Route: 1.364ns(86.879%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255      25.606         ntclkbufg_0      
 CLMA_30_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.670      26.276                          
 clock uncertainty                                      -0.150      26.126                          

 Recovery time                                          -0.212      25.914                          

 Data required time                                                 25.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.914                          
 Data arrival time                                                  -7.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.606
  Launch Clock Delay      :  6.378
  Clock Pessimism Removal :  0.670

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       6.378         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_121/Q0                    tco                   0.206       6.584 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.364       7.948         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_30_53/RS                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.948         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.121%), Route: 1.364ns(86.879%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      23.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000      24.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.255      25.606         ntclkbufg_0      
 CLMA_30_53/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.670      26.276                          
 clock uncertainty                                      -0.150      26.126                          

 Recovery time                                          -0.212      25.914                          

 Data required time                                                 25.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.914                          
 Data arrival time                                                  -7.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.378
  Launch Clock Delay      :  5.665
  Clock Pessimism Removal :  -0.512

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.314       5.665         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q3                    tco                   0.197       5.862 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.262       6.124         u_DDR3/global_reset_n
 CLMS_26_121/RS                                                            f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.124         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       6.378         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.512       5.866                          
 clock uncertainty                                       0.000       5.866                          

 Removal time                                           -0.186       5.680                          

 Data required time                                                  5.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.680                          
 Data arrival time                                                  -6.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.378
  Launch Clock Delay      :  5.665
  Clock Pessimism Removal :  -0.512

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.314       5.665         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q3                    tco                   0.197       5.862 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.262       6.124         u_DDR3/global_reset_n
 CLMS_26_121/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.124         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       6.378         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.512       5.866                          
 clock uncertainty                                       0.000       5.866                          

 Removal time                                           -0.186       5.680                          

 Data required time                                                  5.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.680                          
 Data arrival time                                                  -6.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.378
  Launch Clock Delay      :  5.665
  Clock Pessimism Removal :  -0.512

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.314       5.665         ntclkbufg_0      
 CLMS_26_129/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_26_129/Q3                    tco                   0.197       5.862 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=67)       0.262       6.124         u_DDR3/global_reset_n
 CLMS_26_121/RS                                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.124         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.515       6.378         ntclkbufg_0      
 CLMS_26_121/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.512       5.866                          
 clock uncertainty                                       0.000       5.866                          

 Removal time                                           -0.186       5.680                          

 Data required time                                                  5.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.680                          
 Data arrival time                                                  -6.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.675
  Launch Clock Delay      :  6.373
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.507       6.373         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.206       6.579 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.537       9.116         SYSRESETn        
 CLMA_10_188/RSCO                  td                    0.094       9.210 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.210         _N995            
 CLMA_10_192/RSCO                  td                    0.078       9.288 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.288         _N994            
 CLMA_10_196/RSCO                  td                    0.078       9.366 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.366         _N993            
 CLMA_10_200/RSCO                  td                    0.078       9.444 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.444         _N992            
 CLMA_10_204/RSCO                  td                    0.078       9.522 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.522         _N991            
 CLMA_10_208/RSCO                  td                    0.078       9.600 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.600         _N990            
 CLMA_10_212/RSCO                  td                    0.078       9.678 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.678         _N989            
 CLMA_10_216/RSCO                  td                    0.078       9.756 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.756         _N988            
 CLMA_10_220/RSCO                  td                    0.078       9.834 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.834         _N987            
 CLMA_10_224/RSCO                  td                    0.078       9.912 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.912         _N986            
 CLMA_10_228/RSCO                  td                    0.078       9.990 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.990         _N985            
 CLMA_10_232/RSCO                  td                    0.078      10.068 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.068         _N984            
 CLMA_10_236/RSCO                  td                    0.078      10.146 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.146         _N983            
 CLMA_10_240/RSCO                  td                    0.078      10.224 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.224         _N982            
 CLMA_10_244/RSCO                  td                    0.078      10.302 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.302         _N981            
 CLMA_10_248/RSCO                  td                    0.078      10.380 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.380         _N980            
 CLMA_10_252/RSCO                  td                    0.078      10.458 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      10.458         _N979            
 CLMA_10_256/RSCO                  td                    0.078      10.536 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.536         _N978            
 CLMA_10_260/RSCO                  td                    0.078      10.614 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.614         _N977            
 CLMA_10_264/RSCO                  td                    0.078      10.692 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.692         _N976            
 CLMA_10_268/RSCO                  td                    0.078      10.770 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.770         _N975            
 CLMA_10_272/RSCO                  td                    0.078      10.848 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.848         _N974            
 CLMA_10_276/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.848         Logic Levels: 22 
                                                                                   Logic: 1.938ns(43.307%), Route: 2.537ns(56.693%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322      15.675         ntclkbufg_2      
 CLMA_10_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/irq_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.513      16.188                          
 clock uncertainty                                      -0.150      16.038                          

 Recovery time                                           0.000      16.038                          

 Data required time                                                 16.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.038                          
 Data arrival time                                                 -10.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.675
  Launch Clock Delay      :  6.373
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.507       6.373         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.206       6.579 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.537       9.116         SYSRESETn        
 CLMA_10_188/RSCO                  td                    0.094       9.210 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.210         _N995            
 CLMA_10_192/RSCO                  td                    0.078       9.288 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.288         _N994            
 CLMA_10_196/RSCO                  td                    0.078       9.366 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.366         _N993            
 CLMA_10_200/RSCO                  td                    0.078       9.444 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.444         _N992            
 CLMA_10_204/RSCO                  td                    0.078       9.522 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.522         _N991            
 CLMA_10_208/RSCO                  td                    0.078       9.600 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.600         _N990            
 CLMA_10_212/RSCO                  td                    0.078       9.678 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.678         _N989            
 CLMA_10_216/RSCO                  td                    0.078       9.756 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.756         _N988            
 CLMA_10_220/RSCO                  td                    0.078       9.834 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.834         _N987            
 CLMA_10_224/RSCO                  td                    0.078       9.912 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.912         _N986            
 CLMA_10_228/RSCO                  td                    0.078       9.990 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.990         _N985            
 CLMA_10_232/RSCO                  td                    0.078      10.068 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.068         _N984            
 CLMA_10_236/RSCO                  td                    0.078      10.146 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.146         _N983            
 CLMA_10_240/RSCO                  td                    0.078      10.224 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.224         _N982            
 CLMA_10_244/RSCO                  td                    0.078      10.302 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.302         _N981            
 CLMA_10_248/RSCO                  td                    0.078      10.380 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.380         _N980            
 CLMA_10_252/RSCO                  td                    0.078      10.458 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      10.458         _N979            
 CLMA_10_256/RSCO                  td                    0.078      10.536 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.536         _N978            
 CLMA_10_260/RSCO                  td                    0.078      10.614 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.614         _N977            
 CLMA_10_264/RSCO                  td                    0.078      10.692 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.692         _N976            
 CLMA_10_268/RSCO                  td                    0.078      10.770 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.770         _N975            
 CLMA_10_272/RSCO                  td                    0.078      10.848 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.848         _N974            
 CLMA_10_276/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q/RS

 Data arrival time                                                  10.848         Logic Levels: 22 
                                                                                   Logic: 1.938ns(43.307%), Route: 2.537ns(56.693%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322      15.675         ntclkbufg_2      
 CLMA_10_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/ack_out/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.513      16.188                          
 clock uncertainty                                      -0.150      16.038                          

 Recovery time                                           0.000      16.038                          

 Data required time                                                 16.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.038                          
 Data arrival time                                                 -10.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.675
  Launch Clock Delay      :  6.373
  Clock Pessimism Removal :  0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.507       6.373         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.206       6.579 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.537       9.116         SYSRESETn        
 CLMA_10_188/RSCO                  td                    0.094       9.210 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.210         _N995            
 CLMA_10_192/RSCO                  td                    0.078       9.288 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_div_clk[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       9.288         _N994            
 CLMA_10_196/RSCO                  td                    0.078       9.366 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.366         _N993            
 CLMA_10_200/RSCO                  td                    0.078       9.444 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_mosi/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.444         _N992            
 CLMA_10_204/RSCO                  td                    0.078       9.522 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.522         _N991            
 CLMA_10_208/RSCO                  td                    0.078       9.600 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/data_bus[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.600         _N990            
 CLMA_10_212/RSCO                  td                    0.078       9.678 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/shift_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.678         _N989            
 CLMA_10_216/RSCO                  td                    0.078       9.756 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/rx_shift_buf[2]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.756         _N988            
 CLMA_10_220/RSCO                  td                    0.078       9.834 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_tx_overrun/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.834         _N987            
 CLMA_10_224/RSCO                  td                    0.078       9.912 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.912         _N986            
 CLMA_10_228/RSCO                  td                    0.078       9.990 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_f[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.990         _N985            
 CLMA_10_232/RSCO                  td                    0.078      10.068 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.068         _N984            
 CLMA_10_236/RSCO                  td                    0.078      10.146 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.146         _N983            
 CLMA_10_240/RSCO                  td                    0.078      10.224 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_buf_full/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.224         _N982            
 CLMA_10_244/RSCO                  td                    0.078      10.302 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.302         _N981            
 CLMA_10_248/RSCO                  td                    0.078      10.380 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/reg_baud_cntr_i[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.380         _N980            
 CLMA_10_252/RSCO                  td                    0.078      10.458 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_state[1]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      10.458         _N979            
 CLMA_10_256/RSCO                  td                    0.078      10.536 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.536         _N978            
 CLMA_10_260/RSCO                  td                    0.078      10.614 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_1.u_apb_uart_1/tx_tick_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.614         _N977            
 CLMA_10_264/RSCO                  td                    0.078      10.692 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.692         _N976            
 CLMA_10_268/RSCO                  td                    0.078      10.770 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/r_cmd[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.770         _N975            
 CLMA_10_272/RSCO                  td                    0.078      10.848 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.848         _N974            
 CLMA_10_276/RSCI                                                          r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.848         Logic Levels: 22 
                                                                                   Logic: 1.938ns(43.307%), Route: 2.537ns(56.693%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.322      15.675         ntclkbufg_2      
 CLMA_10_276/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_i2c_0.u_apb_i2c_0/byte_controller/shift/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.513      16.188                          
 clock uncertainty                                      -0.150      16.038                          

 Recovery time                                           0.000      16.038                          

 Data required time                                                 16.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.038                          
 Data arrival time                                                 -10.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_top/u_spi_master/MOSI_shift[4]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.369
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.310       5.663         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.197       5.860 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.357       6.217         SYSRESETn        
 CLMA_130_128/RSCO                 td                    0.092       6.309 r       u_sd_top/u_spi_master/MOSI_shift[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.309         _N1188           
 CLMA_130_132/RSCI                                                         r       u_sd_top/u_spi_master/MOSI_shift[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.309         Logic Levels: 1  
                                                                                   Logic: 0.289ns(44.737%), Route: 0.357ns(55.263%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.503       6.369         ntclkbufg_2      
 CLMA_130_132/CLK                                                          r       u_sd_top/u_spi_master/MOSI_shift[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.513       5.856                          
 clock uncertainty                                       0.000       5.856                          

 Removal time                                            0.000       5.856                          

 Data required time                                                  5.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.856                          
 Data arrival time                                                  -6.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_top/u_spi_master/MOSI_shift[0]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.369
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.310       5.663         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.197       5.860 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.357       6.217         SYSRESETn        
 CLMA_130_128/RSCO                 td                    0.092       6.309 r       u_sd_top/u_spi_master/MOSI_shift[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.309         _N1188           
 CLMA_130_132/RSCI                                                         r       u_sd_top/u_spi_master/MOSI_shift[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.309         Logic Levels: 1  
                                                                                   Logic: 0.289ns(44.737%), Route: 0.357ns(55.263%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.503       6.369         ntclkbufg_2      
 CLMA_130_132/CLK                                                          r       u_sd_top/u_spi_master/MOSI_shift[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.513       5.856                          
 clock uncertainty                                       0.000       5.856                          

 Removal time                                            0.000       5.856                          

 Data required time                                                  5.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.856                          
 Data arrival time                                                  -6.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_top/u_spi_master/MOSI_shift[1]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.369
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.513

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.310       5.663         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.197       5.860 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     0.357       6.217         SYSRESETn        
 CLMA_130_128/RSCO                 td                    0.092       6.309 r       u_sd_top/u_spi_master/MOSI_shift[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.309         _N1188           
 CLMA_130_132/RSCI                                                         r       u_sd_top/u_spi_master/MOSI_shift[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.309         Logic Levels: 1  
                                                                                   Logic: 0.289ns(44.737%), Route: 0.357ns(55.263%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.503       6.369         ntclkbufg_2      
 CLMA_130_132/CLK                                                          r       u_sd_top/u_spi_master/MOSI_shift[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.513       5.856                          
 clock uncertainty                                       0.000       5.856                          

 Removal time                                            0.000       5.856                          

 Data required time                                                  5.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.856                          
 Data arrival time                                                  -6.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.621
  Launch Clock Delay      :  6.346
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.346         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.206       6.552 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.768       8.320         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.171       8.491 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.440       8.931         u_rst_gen/N3     
 CLMA_58_201/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.931         Logic Levels: 1  
                                                                                   Logic: 0.377ns(14.584%), Route: 2.208ns(85.416%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.268      15.621         ntclkbufg_2      
 CLMA_58_201/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.413      16.034                          
 clock uncertainty                                      -0.150      15.884                          

 Recovery time                                          -0.223      15.661                          

 Data required time                                                 15.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.661                          
 Data arrival time                                                  -8.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.621
  Launch Clock Delay      :  6.346
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.346         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.206       6.552 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.768       8.320         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.171       8.491 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.440       8.931         u_rst_gen/N3     
 CLMA_58_201/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.931         Logic Levels: 1  
                                                                                   Logic: 0.377ns(14.584%), Route: 2.208ns(85.416%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.268      15.621         ntclkbufg_2      
 CLMA_58_201/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.413      16.034                          
 clock uncertainty                                      -0.150      15.884                          

 Recovery time                                          -0.223      15.661                          

 Data required time                                                 15.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.661                          
 Data arrival time                                                  -8.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.626
  Launch Clock Delay      :  6.346
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       4.495 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.863         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483       6.346         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.206       6.552 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.768       8.320         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.171       8.491 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.440       8.931         u_rst_gen/N3     
 CLMA_58_201/RSCO                  td                    0.094       9.025 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.025         _N915            
 CLMA_58_205/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   9.025         Logic Levels: 2  
                                                                                   Logic: 0.471ns(17.581%), Route: 2.208ns(82.419%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.273      15.626         ntclkbufg_2      
 CLMA_58_205/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.413      16.039                          
 clock uncertainty                                      -0.150      15.889                          

 Recovery time                                           0.000      15.889                          

 Data required time                                                 15.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.889                          
 Data arrival time                                                  -9.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.335
  Launch Clock Delay      :  5.637
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       5.637         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.198       5.835 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.420       7.255         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.159       7.414 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.351       7.765         u_rst_gen/N3     
 CLMA_58_201/RSCO                  td                    0.092       7.857 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.857         _N915            
 CLMA_58_205/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   7.857         Logic Levels: 2  
                                                                                   Logic: 0.449ns(20.225%), Route: 1.771ns(79.775%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.469       6.335         ntclkbufg_2      
 CLMA_58_205/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.413       5.922                          
 clock uncertainty                                       0.150       6.072                          

 Removal time                                            0.000       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                  -7.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.785                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.331
  Launch Clock Delay      :  5.637
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       5.637         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.198       5.835 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.420       7.255         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.159       7.414 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.351       7.765         u_rst_gen/N3     
 CLMA_58_201/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   7.765         Logic Levels: 1  
                                                                                   Logic: 0.357ns(16.776%), Route: 1.771ns(83.224%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.331         ntclkbufg_2      
 CLMA_58_201/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.413       5.918                          
 clock uncertainty                                       0.150       6.068                          

 Removal time                                           -0.195       5.873                          

 Data required time                                                  5.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.873                          
 Data arrival time                                                  -7.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.331
  Launch Clock Delay      :  5.637
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.032 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.351         u_DDR3/pll_pclk  
 USCM_74_107/CLK_USCM              td                    0.000       4.351 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.286       5.637         ntclkbufg_0      
 CLMS_26_93/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMS_26_93/Q0                     tco                   0.198       5.835 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.420       7.255         nt_LED[2]        
 CLMA_50_209/Y0                    td                    0.159       7.414 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.351       7.765         u_rst_gen/N3     
 CLMA_58_201/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   7.765         Logic Levels: 1  
                                                                                   Logic: 0.357ns(16.776%), Route: 1.771ns(83.224%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.465       6.331         ntclkbufg_2      
 CLMA_58_201/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.413       5.918                          
 clock uncertainty                                       0.150       6.068                          

 Removal time                                           -0.195       5.873                          

 Data required time                                                  5.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.873                          
 Data arrival time                                                  -7.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.892                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.683
  Launch Clock Delay      :  6.369
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.503       6.369         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.209       6.578 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.491       7.069         frame_read_write_m0/write_fifo_aclr
 CLMA_78_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RS

 Data arrival time                                                   7.069         Logic Levels: 0  
                                                                                   Logic: 0.209ns(29.857%), Route: 0.491ns(70.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.330      15.683         ntclkbufg_1      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.671      16.354                          
 clock uncertainty                                      -0.150      16.204                          

 Recovery time                                          -0.223      15.981                          

 Data required time                                                 15.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.981                          
 Data arrival time                                                  -7.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.912                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.683
  Launch Clock Delay      :  6.369
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.503       6.369         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.209       6.578 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.491       7.069         frame_read_write_m0/write_fifo_aclr
 CLMA_78_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                   7.069         Logic Levels: 0  
                                                                                   Logic: 0.209ns(29.857%), Route: 0.491ns(70.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.330      15.683         ntclkbufg_1      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.671      16.354                          
 clock uncertainty                                      -0.150      16.204                          

 Recovery time                                          -0.223      15.981                          

 Data required time                                                 15.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.981                          
 Data arrival time                                                  -7.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.912                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.683
  Launch Clock Delay      :  6.369
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.503       6.369         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.209       6.578 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.491       7.069         frame_read_write_m0/write_fifo_aclr
 CLMA_78_8/RS                                                              r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/RS

 Data arrival time                                                   7.069         Logic Levels: 0  
                                                                                   Logic: 0.209ns(29.857%), Route: 0.491ns(70.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.330      15.683         ntclkbufg_1      
 CLMA_78_8/CLK                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK
 clock pessimism                                         0.671      16.354                          
 clock uncertainty                                      -0.150      16.204                          

 Recovery time                                          -0.223      15.981                          

 Data required time                                                 15.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.981                          
 Data arrival time                                                  -7.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.912                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.378
  Launch Clock Delay      :  5.659
  Clock Pessimism Removal :  -0.683

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.306       5.659         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.198       5.857 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.361       6.218         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RSCO                    td                    0.092       6.310 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.310         _N887            
 CLMA_70_12/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.547%), Route: 0.361ns(55.453%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.512       6.378         ntclkbufg_1      
 CLMA_70_12/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.683       5.695                          
 clock uncertainty                                       0.000       5.695                          

 Removal time                                            0.000       5.695                          

 Data required time                                                  5.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.695                          
 Data arrival time                                                  -6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.615                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.378
  Launch Clock Delay      :  5.659
  Clock Pessimism Removal :  -0.683

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.306       5.659         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.198       5.857 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.361       6.218         frame_read_write_m0/write_fifo_aclr
 CLMA_70_8/RSCO                    td                    0.092       6.310 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.310         _N887            
 CLMA_70_12/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.547%), Route: 0.361ns(55.453%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.512       6.378         ntclkbufg_1      
 CLMA_70_12/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.683       5.695                          
 clock uncertainty                                       0.000       5.695                          

 Removal time                                            0.000       5.695                          

 Data required time                                                  5.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.695                          
 Data arrival time                                                  -6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.615                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.383
  Launch Clock Delay      :  5.659
  Clock Pessimism Removal :  -0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       4.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.306       5.659         ntclkbufg_1      
 CLMA_70_21/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_70_21/Q1                     tco                   0.197       5.856 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.301       6.157         frame_read_write_m0/write_fifo_aclr
 CLMA_78_16/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/RS

 Data arrival time                                                   6.157         Logic Levels: 0  
                                                                                   Logic: 0.197ns(39.558%), Route: 0.301ns(60.442%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.517       6.383         ntclkbufg_1      
 CLMA_78_16/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.671       5.712                          
 clock uncertainty                                       0.000       5.712                          

 Removal time                                           -0.186       5.526                          

 Data required time                                                  5.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.526                          
 Data arrival time                                                  -6.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_len[31]/opit_0_inv_AQ_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.619
  Launch Clock Delay      :  6.373
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.507       6.373         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.206       6.579 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.453       9.032         SYSRESETn        
 CLMA_50_20/RSCO                   td                    0.094       9.126 r       u_aq_axi_master/reg_rd_len[14]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.126         _N134            
 CLMA_50_24/RSCO                   td                    0.078       9.204 r       u_aq_axi_master/reg_rd_len[18]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.204         _N133            
 CLMA_50_28/RSCO                   td                    0.078       9.282 r       u_aq_axi_master/reg_rd_len[22]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.282         _N132            
 CLMA_50_32/RSCO                   td                    0.078       9.360 r       u_aq_axi_master/reg_rd_len[26]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.360         _N131            
 CLMA_50_36/RSCO                   td                    0.078       9.438 r       u_aq_axi_master/reg_rd_len[30]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.438         _N130            
 CLMA_50_40/RSCI                                                           r       u_aq_axi_master/reg_rd_len[31]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   9.438         Logic Levels: 5  
                                                                                   Logic: 0.612ns(19.967%), Route: 2.453ns(80.033%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.266      15.619         ntclkbufg_1      
 CLMA_50_40/CLK                                                            r       u_aq_axi_master/reg_rd_len[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.413      16.032                          
 clock uncertainty                                      -0.150      15.882                          

 Recovery time                                           0.000      15.882                          

 Data required time                                                 15.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.882                          
 Data arrival time                                                  -9.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.615
  Launch Clock Delay      :  6.373
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.507       6.373         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.206       6.579 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.223       8.802         SYSRESETn        
 CLMA_38_48/RSCO                   td                    0.094       8.896 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.896         _N129            
 CLMA_38_52/RSCO                   td                    0.078       8.974 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.974         _N128            
 CLMA_38_56/RSCO                   td                    0.078       9.052 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.052         _N127            
 CLMA_38_64/RSCO                   td                    0.078       9.130 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/u_Ethernet_DMAC/u_TX_FIFO/U_ipml_fifo_TX_FIFO/U_ipml_fifo_ctrl/wptr[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       9.130         _N126            
 CLMA_38_68/RSCO                   td                    0.078       9.208 r       u_aq_axi_master/reg_wr_adrs[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.208         _N125            
 CLMA_38_72/RSCO                   td                    0.078       9.286 r       u_aq_axi_master/reg_wr_adrs[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.286         _N124            
 CLMA_38_76/RSCO                   td                    0.078       9.364 r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/wdata_i[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.364         _N123            
 CLMA_38_80/RSCI                                                           r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.364         Logic Levels: 7  
                                                                                   Logic: 0.768ns(25.677%), Route: 2.223ns(74.323%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.262      15.615         ntclkbufg_1      
 CLMA_38_80/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.413      16.028                          
 clock uncertainty                                      -0.150      15.878                          

 Recovery time                                           0.000      15.878                          

 Data required time                                                 15.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.878                          
 Data arrival time                                                  -9.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_rd_len[28]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.623
  Launch Clock Delay      :  6.373
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.507       6.373         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.206       6.579 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.453       9.032         SYSRESETn        
 CLMA_50_20/RSCO                   td                    0.094       9.126 r       u_aq_axi_master/reg_rd_len[14]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.126         _N134            
 CLMA_50_24/RSCO                   td                    0.078       9.204 r       u_aq_axi_master/reg_rd_len[18]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.204         _N133            
 CLMA_50_28/RSCO                   td                    0.078       9.282 r       u_aq_axi_master/reg_rd_len[22]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.282         _N132            
 CLMA_50_32/RSCO                   td                    0.078       9.360 r       u_aq_axi_master/reg_rd_len[26]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.360         _N131            
 CLMA_50_36/RSCI                                                           r       u_aq_axi_master/reg_rd_len[28]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.360         Logic Levels: 4  
                                                                                   Logic: 0.534ns(17.877%), Route: 2.453ns(82.123%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747      13.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.342      14.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      14.353         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000      14.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.270      15.623         ntclkbufg_1      
 CLMA_50_36/CLK                                                            r       u_aq_axi_master/reg_rd_len[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.413      16.036                          
 clock uncertainty                                      -0.150      15.886                          

 Recovery time                                           0.000      15.886                          

 Data required time                                                 15.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.886                          
 Data arrival time                                                  -9.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.390
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.310       5.663         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.198       5.861 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     1.617       7.478         SYSRESETn        
 CLMS_86_1/RSCO                    td                    0.100       7.578 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.578         _N78             
 CLMS_86_5/RSCI                                                            f       u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.578         Logic Levels: 1  
                                                                                   Logic: 0.298ns(15.561%), Route: 1.617ns(84.439%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.524       6.390         ntclkbufg_1      
 CLMS_86_5/CLK                                                             r       u_aq_axi_master/rd_fifo_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.413       5.977                          
 clock uncertainty                                       0.150       6.127                          

 Removal time                                            0.000       6.127                          

 Data required time                                                  6.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.127                          
 Data arrival time                                                  -7.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.390
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.310       5.663         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.198       5.861 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     1.617       7.478         SYSRESETn        
 CLMS_86_1/RSCO                    td                    0.100       7.578 f       u_aq_axi_master/rd_fifo_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.578         _N78             
 CLMS_86_5/RSCI                                                            f       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.578         Logic Levels: 1  
                                                                                   Logic: 0.298ns(15.561%), Route: 1.617ns(84.439%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.524       6.390         ntclkbufg_1      
 CLMS_86_5/CLK                                                             r       u_aq_axi_master/rd_fifo_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.413       5.977                          
 clock uncertainty                                       0.150       6.127                          

 Removal time                                            0.000       6.127                          

 Data required time                                                  6.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.127                          
 Data arrival time                                                  -7.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.326
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        2.747       3.692         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.034 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.353         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.353 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.310       5.663         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.197       5.860 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     1.576       7.436         SYSRESETn        
 CLMA_42_80/RSCO                   td                    0.092       7.528 r       u_aq_axi_master/reg_wr_adrs[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.528         _N142            
 CLMA_42_84/RSCI                                                           r       u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.528         Logic Levels: 1  
                                                                                   Logic: 0.289ns(15.496%), Route: 1.576ns(84.504%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT3                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.866         aclk_1           
 USCM_74_106/CLK_USCM              td                    0.000       4.866 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=222)      1.460       6.326         ntclkbufg_1      
 CLMA_42_84/CLK                                                            r       u_aq_axi_master/reg_wr_adrs[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.413       5.913                          
 clock uncertainty                                       0.150       6.063                          

 Removal time                                            0.000       6.063                          

 Data required time                                                  6.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.063                          
 Data arrival time                                                  -7.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  5.093
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.504       5.093         rx_clki_clkbufg  
 CLMA_118_269/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_269/Q0                   tco                   0.209       5.302 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.240       5.542         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_269/Y2                   td                    0.141       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=76)       1.975       7.658         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 DRM_62_288/RSTA[0]                                                        f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.658         Logic Levels: 1  
                                                                                   Logic: 0.350ns(13.645%), Route: 2.215ns(86.355%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.284    1004.413         rx_clki_clkbufg  
 DRM_62_288/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.460    1004.873                          
 clock uncertainty                                      -0.050    1004.823                          

 Recovery time                                          -0.058    1004.765                          

 Data required time                                               1004.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.765                          
 Data arrival time                                                  -7.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[7]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  5.093
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.504       5.093         rx_clki_clkbufg  
 CLMA_118_269/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_269/Q0                   tco                   0.209       5.302 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.240       5.542         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_269/Y2                   td                    0.141       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=76)       1.802       7.485         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_58_301/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[7]/opit_0/RS

 Data arrival time                                                   7.485         Logic Levels: 1  
                                                                                   Logic: 0.350ns(14.632%), Route: 2.042ns(85.368%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.281    1004.410         rx_clki_clkbufg  
 CLMA_58_301/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[7]/opit_0/CLK
 clock pessimism                                         0.460    1004.870                          
 clock uncertainty                                      -0.050    1004.820                          

 Recovery time                                          -0.212    1004.608                          

 Data required time                                               1004.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.608                          
 Data arrival time                                                  -7.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  5.093
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.504       5.093         rx_clki_clkbufg  
 CLMA_118_269/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/CLK

 CLMA_118_269/Q0                   tco                   0.209       5.302 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2/opit_0/Q
                                   net (fanout=1)        0.240       5.542         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrrst2
 CLMA_118_269/Y2                   td                    0.141       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N7_3/gateop_perm/Z
                                   net (fanout=76)       1.802       7.485         u_tsmac_phy/U_pgs_tsmac_core_v1_1/rrst
 CLMA_58_301/RS                                                            f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/RS

 Data arrival time                                                   7.485         Logic Levels: 1  
                                                                                   Logic: 0.350ns(14.632%), Route: 2.042ns(85.368%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.281    1004.410         rx_clki_clkbufg  
 CLMA_58_301/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[6]/opit_0/CLK
 clock pessimism                                         0.460    1004.870                          
 clock uncertainty                                      -0.050    1004.820                          

 Recovery time                                          -0.212    1004.608                          

 Data required time                                               1004.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.608                          
 Data arrival time                                                  -7.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[13]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.118
  Launch Clock Delay      :  4.444
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.315       4.444         rx_clki_clkbufg  
 CLMA_130_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_130_245/Q1                   tco                   0.197       4.641 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.138       4.779         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_130_245/Y2                   td                    0.124       4.903 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=160)      0.254       5.157         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_248/RSCO                 td                    0.092       5.249 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.249         _N1215           
 CLMA_126_252/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[13]/opit_0/RS

 Data arrival time                                                   5.249         Logic Levels: 2  
                                                                                   Logic: 0.413ns(51.304%), Route: 0.392ns(48.696%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.529       5.118         rx_clki_clkbufg  
 CLMA_126_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[13]/opit_0/CLK
 clock pessimism                                        -0.460       4.658                          
 clock uncertainty                                       0.000       4.658                          

 Removal time                                            0.000       4.658                          

 Data required time                                                  4.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.658                          
 Data arrival time                                                  -5.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[11]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.118
  Launch Clock Delay      :  4.444
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.315       4.444         rx_clki_clkbufg  
 CLMA_130_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_130_245/Q1                   tco                   0.197       4.641 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.138       4.779         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_130_245/Y2                   td                    0.124       4.903 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=160)      0.254       5.157         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_248/RSCO                 td                    0.092       5.249 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.249         _N1215           
 CLMA_126_252/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[11]/opit_0/RS

 Data arrival time                                                   5.249         Logic Levels: 2  
                                                                                   Logic: 0.413ns(51.304%), Route: 0.392ns(48.696%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.529       5.118         rx_clki_clkbufg  
 CLMA_126_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[11]/opit_0/CLK
 clock pessimism                                        -0.460       4.658                          
 clock uncertainty                                       0.000       4.658                          

 Removal time                                            0.000       4.658                          

 Data required time                                                  4.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.658                          
 Data arrival time                                                  -5.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[15]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.118
  Launch Clock Delay      :  4.444
  Clock Pessimism Removal :  -0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.315       4.444         rx_clki_clkbufg  
 CLMA_130_245/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_130_245/Q1                   tco                   0.197       4.641 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.138       4.779         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_130_245/Y2                   td                    0.124       4.903 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_3/gateop_perm/Z
                                   net (fanout=160)      0.254       5.157         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_248/RSCO                 td                    0.092       5.249 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[7]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.249         _N1215           
 CLMA_126_252/RSCI                                                         r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[15]/opit_0/RS

 Data arrival time                                                   5.249         Logic Levels: 2  
                                                                                   Logic: 0.413ns(51.304%), Route: 0.392ns(48.696%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N45             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.529       5.118         rx_clki_clkbufg  
 CLMA_126_252/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[15]/opit_0/CLK
 clock pessimism                                        -0.460       4.658                          
 clock uncertainty                                       0.000       4.658                          

 Removal time                                            0.000       4.658                          

 Data required time                                                  4.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.658                          
 Data arrival time                                                  -5.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.507       6.373         ntclkbufg_2      
 CLMA_130_116/CLK                                                          r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_130_116/Q1                   tco                   0.206       6.579 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1471)     2.646       9.225         SYSRESETn        
 CLMA_14_197/Y0                    td                    0.308       9.533 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=5)        0.593      10.126         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMS_10_209/Y3                    td                    0.143      10.269 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.506      11.775         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      11.856 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.856         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      13.885 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      13.975         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  13.975         Logic Levels: 4  
                                                                                   Logic: 2.767ns(36.398%), Route: 4.835ns(63.602%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.474       6.340         ntclkbufg_2      
 CLMA_10_196/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_10_196/Q0                    tco                   0.209       6.549 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.366       6.915         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_10_200/Y2                    td                    0.312       7.227 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.362       7.589         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       7.940 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       7.940         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_10_196/Y2                    td                    0.097       8.037 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       1.722       9.759         _N22             
 IOL_7_353/DO                      td                    0.081       9.840 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.840         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      11.869 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      11.967         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  11.967         Logic Levels: 4  
                                                                                   Logic: 3.079ns(54.718%), Route: 2.548ns(45.282%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK
Endpoint    : TX (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=2)        3.033       4.105         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       4.498 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.866         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.866 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4931)     1.483       6.349         ntclkbufg_2      
 CLMA_42_229/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK

 CLMA_42_229/Q0                    tco                   0.206       6.555 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.931       9.486         nt_TX            
 IOL_151_361/DO                    td                    0.081       9.567 f       TX_obuf/opit_1/O 
                                   net (fanout=1)        0.000       9.567         TX_obuf/ntO      
 IOBS_152_361/PAD                  td                    2.029      11.596 f       TX_obuf/opit_0/O 
                                   net (fanout=1)        0.084      11.680         TX               
 C10                                                                       f       TX (port)        

 Data arrival time                                                  11.680         Logic Levels: 2  
                                                                                   Logic: 2.316ns(43.444%), Route: 3.015ns(56.556%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 45.000 sec
Action report_timing: CPU time elapsed is 39.547 sec
Current time: Fri Jun  4 13:28:31 2021
Action report_timing: Peak memory pool usage is 646,328,320 bytes
Report timing is finished successfully.
