# Tiny Tapeout project information
project:
  title:        "BF Processor"      # Project title
  author:       "Ivan Pancheniak"      # Your name
  discord:      "locochoco"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Implementation of a Brainf*ck processor in hardware"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_loco_choco"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"
    - "dff.v"
    - "dff14.v"
    - "mux2.v"
    - "mux4.v"
    - "is_zero.v"
    - "is_zero14.v"
    - "signal.v"
    - "alu.v"
    - "fsm.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "Write"
  uo[1]: "Addr"
  uo[2]: "Instr_Addr"
  uo[3]: "PC_Ext_8"
  uo[4]: "PC_Ext_9"
  uo[5]: "PC_Ext_10"
  uo[6]: "PC_Ext_11"
  uo[7]: "PC_Ext_12"

  # Bidirectional pins
  uio[0]: "Data_0"
  uio[1]: "Data_1"
  uio[2]: "Data_2"
  uio[3]: "Data_3"
  uio[4]: "Data_4"
  uio[5]: "Data_5"
  uio[6]: "Data_6"
  uio[7]: "Data_7"

# Do not change!
yaml_version: 6
