
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000102e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000fba  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000022  00800100  00800100  0000102e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000102e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001060  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  000010a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000038c2  00000000  00000000  00001230  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f70  00000000  00000000  00004af2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000027b5  00000000  00000000  00005a62  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004f4  00000000  00000000  00008218  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000110c1  00000000  00000000  0000870c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f9d  00000000  00000000  000197cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000188  00000000  00000000  0001a76a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00001009  00000000  00000000  0001a8f2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	94 c0       	rjmp	.+296    	; 0x12a <__ctors_end>
   2:	00 00       	nop
   4:	f3 c0       	rjmp	.+486    	; 0x1ec <__vector_1>
   6:	00 00       	nop
   8:	fc c0       	rjmp	.+504    	; 0x202 <__vector_2>
   a:	00 00       	nop
   c:	05 c1       	rjmp	.+522    	; 0x218 <__vector_3>
   e:	00 00       	nop
  10:	0e c1       	rjmp	.+540    	; 0x22e <__vector_4>
  12:	00 00       	nop
  14:	17 c1       	rjmp	.+558    	; 0x244 <__vector_5>
  16:	00 00       	nop
  18:	20 c1       	rjmp	.+576    	; 0x25a <__vector_6>
  1a:	00 00       	nop
  1c:	29 c1       	rjmp	.+594    	; 0x270 <__vector_7>
  1e:	00 00       	nop
  20:	32 c1       	rjmp	.+612    	; 0x286 <__vector_8>
  22:	00 00       	nop
  24:	3b c1       	rjmp	.+630    	; 0x29c <__vector_9>
  26:	00 00       	nop
  28:	44 c1       	rjmp	.+648    	; 0x2b2 <__vector_10>
  2a:	00 00       	nop
  2c:	4d c1       	rjmp	.+666    	; 0x2c8 <__vector_11>
  2e:	00 00       	nop
  30:	56 c1       	rjmp	.+684    	; 0x2de <__vector_12>
  32:	00 00       	nop
  34:	5f c1       	rjmp	.+702    	; 0x2f4 <__vector_13>
  36:	00 00       	nop
  38:	68 c1       	rjmp	.+720    	; 0x30a <__vector_14>
  3a:	00 00       	nop
  3c:	71 c1       	rjmp	.+738    	; 0x320 <__vector_15>
  3e:	00 00       	nop
  40:	7a c1       	rjmp	.+756    	; 0x336 <__vector_16>
  42:	00 00       	nop
  44:	83 c1       	rjmp	.+774    	; 0x34c <__vector_17>
  46:	00 00       	nop
  48:	8c c1       	rjmp	.+792    	; 0x362 <__vector_18>
  4a:	00 00       	nop
  4c:	95 c1       	rjmp	.+810    	; 0x378 <__vector_19>
  4e:	00 00       	nop
  50:	9e c1       	rjmp	.+828    	; 0x38e <__vector_20>
  52:	00 00       	nop
  54:	04 c2       	rjmp	.+1032   	; 0x45e <__vector_21>
  56:	00 00       	nop
  58:	48 c2       	rjmp	.+1168   	; 0x4ea <__vector_22>
  5a:	00 00       	nop
  5c:	51 c2       	rjmp	.+1186   	; 0x500 <__vector_23>
  5e:	00 00       	nop
  60:	5a c2       	rjmp	.+1204   	; 0x516 <__vector_24>
  62:	00 00       	nop
  64:	84 c2       	rjmp	.+1288   	; 0x56e <__vector_25>
  66:	00 00       	nop
  68:	ed 02       	muls	r30, r29
  6a:	74 03       	mulsu	r23, r20
  6c:	74 03       	mulsu	r23, r20
  6e:	74 03       	mulsu	r23, r20
  70:	74 03       	mulsu	r23, r20
  72:	74 03       	mulsu	r23, r20
  74:	74 03       	mulsu	r23, r20
  76:	74 03       	mulsu	r23, r20
  78:	ed 02       	muls	r30, r29
  7a:	74 03       	mulsu	r23, r20
  7c:	74 03       	mulsu	r23, r20
  7e:	74 03       	mulsu	r23, r20
  80:	74 03       	mulsu	r23, r20
  82:	74 03       	mulsu	r23, r20
  84:	74 03       	mulsu	r23, r20
  86:	74 03       	mulsu	r23, r20
  88:	f3 02       	muls	r31, r19
  8a:	74 03       	mulsu	r23, r20
  8c:	74 03       	mulsu	r23, r20
  8e:	74 03       	mulsu	r23, r20
  90:	74 03       	mulsu	r23, r20
  92:	74 03       	mulsu	r23, r20
  94:	74 03       	mulsu	r23, r20
  96:	74 03       	mulsu	r23, r20
  98:	f3 02       	muls	r31, r19
  9a:	74 03       	mulsu	r23, r20
  9c:	74 03       	mulsu	r23, r20
  9e:	74 03       	mulsu	r23, r20
  a0:	74 03       	mulsu	r23, r20
  a2:	74 03       	mulsu	r23, r20
  a4:	74 03       	mulsu	r23, r20
  a6:	74 03       	mulsu	r23, r20
  a8:	f9 02       	muls	r31, r25
  aa:	74 03       	mulsu	r23, r20
  ac:	74 03       	mulsu	r23, r20
  ae:	74 03       	mulsu	r23, r20
  b0:	74 03       	mulsu	r23, r20
  b2:	74 03       	mulsu	r23, r20
  b4:	74 03       	mulsu	r23, r20
  b6:	74 03       	mulsu	r23, r20
  b8:	2a 03       	fmul	r18, r18
  ba:	74 03       	mulsu	r23, r20
  bc:	74 03       	mulsu	r23, r20
  be:	74 03       	mulsu	r23, r20
  c0:	74 03       	mulsu	r23, r20
  c2:	74 03       	mulsu	r23, r20
  c4:	74 03       	mulsu	r23, r20
  c6:	74 03       	mulsu	r23, r20
  c8:	f9 02       	muls	r31, r25
  ca:	74 03       	mulsu	r23, r20
  cc:	74 03       	mulsu	r23, r20
  ce:	74 03       	mulsu	r23, r20
  d0:	74 03       	mulsu	r23, r20
  d2:	74 03       	mulsu	r23, r20
  d4:	74 03       	mulsu	r23, r20
  d6:	74 03       	mulsu	r23, r20
  d8:	2a 03       	fmul	r18, r18
  da:	74 03       	mulsu	r23, r20
  dc:	74 03       	mulsu	r23, r20
  de:	74 03       	mulsu	r23, r20
  e0:	74 03       	mulsu	r23, r20
  e2:	74 03       	mulsu	r23, r20
  e4:	74 03       	mulsu	r23, r20
  e6:	74 03       	mulsu	r23, r20
  e8:	35 03       	mulsu	r19, r21
  ea:	74 03       	mulsu	r23, r20
  ec:	74 03       	mulsu	r23, r20
  ee:	74 03       	mulsu	r23, r20
  f0:	74 03       	mulsu	r23, r20
  f2:	74 03       	mulsu	r23, r20
  f4:	74 03       	mulsu	r23, r20
  f6:	74 03       	mulsu	r23, r20
  f8:	3a 03       	fmul	r19, r18
  fa:	74 03       	mulsu	r23, r20
  fc:	74 03       	mulsu	r23, r20
  fe:	74 03       	mulsu	r23, r20
 100:	74 03       	mulsu	r23, r20
 102:	74 03       	mulsu	r23, r20
 104:	74 03       	mulsu	r23, r20
 106:	74 03       	mulsu	r23, r20
 108:	3a 03       	fmul	r19, r18
 10a:	74 03       	mulsu	r23, r20
 10c:	74 03       	mulsu	r23, r20
 10e:	74 03       	mulsu	r23, r20
 110:	74 03       	mulsu	r23, r20
 112:	74 03       	mulsu	r23, r20
 114:	74 03       	mulsu	r23, r20
 116:	74 03       	mulsu	r23, r20
 118:	54 03       	mulsu	r21, r20
 11a:	74 03       	mulsu	r23, r20
 11c:	74 03       	mulsu	r23, r20
 11e:	74 03       	mulsu	r23, r20
 120:	74 03       	mulsu	r23, r20
 122:	74 03       	mulsu	r23, r20
 124:	74 03       	mulsu	r23, r20
 126:	74 03       	mulsu	r23, r20
 128:	6e 03       	fmul	r22, r22

0000012a <__ctors_end>:
 12a:	11 24       	eor	r1, r1
 12c:	1f be       	out	0x3f, r1	; 63
 12e:	cf ef       	ldi	r28, 0xFF	; 255
 130:	d8 e0       	ldi	r29, 0x08	; 8
 132:	de bf       	out	0x3e, r29	; 62
 134:	cd bf       	out	0x3d, r28	; 61

00000136 <__do_copy_data>:
 136:	11 e0       	ldi	r17, 0x01	; 1
 138:	a0 e0       	ldi	r26, 0x00	; 0
 13a:	b1 e0       	ldi	r27, 0x01	; 1
 13c:	ea eb       	ldi	r30, 0xBA	; 186
 13e:	ff e0       	ldi	r31, 0x0F	; 15
 140:	02 c0       	rjmp	.+4      	; 0x146 <__do_copy_data+0x10>
 142:	05 90       	lpm	r0, Z+
 144:	0d 92       	st	X+, r0
 146:	a0 30       	cpi	r26, 0x00	; 0
 148:	b1 07       	cpc	r27, r17
 14a:	d9 f7       	brne	.-10     	; 0x142 <__do_copy_data+0xc>

0000014c <__do_clear_bss>:
 14c:	21 e0       	ldi	r18, 0x01	; 1
 14e:	a0 e0       	ldi	r26, 0x00	; 0
 150:	b1 e0       	ldi	r27, 0x01	; 1
 152:	01 c0       	rjmp	.+2      	; 0x156 <.do_clear_bss_start>

00000154 <.do_clear_bss_loop>:
 154:	1d 92       	st	X+, r1

00000156 <.do_clear_bss_start>:
 156:	a2 32       	cpi	r26, 0x22	; 34
 158:	b2 07       	cpc	r27, r18
 15a:	e1 f7       	brne	.-8      	; 0x154 <.do_clear_bss_loop>
 15c:	f9 d2       	rcall	.+1522   	; 0x750 <main>
 15e:	2b c7       	rjmp	.+3670   	; 0xfb6 <_exit>

00000160 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
 160:	cf 93       	push	r28
 162:	df 93       	push	r29
 164:	1f 92       	push	r1
 166:	cd b7       	in	r28, 0x3d	; 61
 168:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
 16a:	8f ef       	ldi	r24, 0xFF	; 255
 16c:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 170:	8f b7       	in	r24, 0x3f	; 63
 172:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
 174:	f8 94       	cli
	return flags;
 176:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
 178:	5f 93       	push	r21
 17a:	50 e8       	ldi	r21, 0x80	; 128
 17c:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 180:	50 e0       	ldi	r21, 0x00	; 0
 182:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 186:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 188:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
 18a:	0f 90       	pop	r0
 18c:	df 91       	pop	r29
 18e:	cf 91       	pop	r28
 190:	08 95       	ret

00000192 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
 192:	cf 93       	push	r28
 194:	df 93       	push	r29
 196:	1f 92       	push	r1
 198:	cd b7       	in	r28, 0x3d	; 61
 19a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 19c:	9f b7       	in	r25, 0x3f	; 63
 19e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
 1a0:	f8 94       	cli
	return flags;
 1a2:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
 1a4:	81 11       	cpse	r24, r1
 1a6:	06 c0       	rjmp	.+12     	; 0x1b4 <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
 1a8:	e4 e6       	ldi	r30, 0x64	; 100
 1aa:	f0 e0       	ldi	r31, 0x00	; 0
 1ac:	60 95       	com	r22
 1ae:	80 81       	ld	r24, Z
 1b0:	68 23       	and	r22, r24
 1b2:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 1b4:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
 1b6:	0f 90       	pop	r0
 1b8:	df 91       	pop	r29
 1ba:	cf 91       	pop	r28
 1bc:	08 95       	ret

000001be <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
 1be:	cf 93       	push	r28
 1c0:	df 93       	push	r29
 1c2:	1f 92       	push	r1
 1c4:	cd b7       	in	r28, 0x3d	; 61
 1c6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 1c8:	9f b7       	in	r25, 0x3f	; 63
 1ca:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
 1cc:	f8 94       	cli
	return flags;
 1ce:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
 1d0:	81 11       	cpse	r24, r1
 1d2:	05 c0       	rjmp	.+10     	; 0x1de <sysclk_disable_module+0x20>
		*(reg + port) |= id;
 1d4:	e4 e6       	ldi	r30, 0x64	; 100
 1d6:	f0 e0       	ldi	r31, 0x00	; 0
 1d8:	80 81       	ld	r24, Z
 1da:	68 2b       	or	r22, r24
 1dc:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 1de:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
 1e0:	0f 90       	pop	r0
 1e2:	df 91       	pop	r29
 1e4:	cf 91       	pop	r28
 1e6:	08 95       	ret

000001e8 <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 1e8:	98 95       	break
 1ea:	08 95       	ret

000001ec <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
 1ec:	1f 92       	push	r1
 1ee:	0f 92       	push	r0
 1f0:	0f b6       	in	r0, 0x3f	; 63
 1f2:	0f 92       	push	r0
 1f4:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 1f6:	98 95       	break


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
	s_bad_interrupt();
}
 1f8:	0f 90       	pop	r0
 1fa:	0f be       	out	0x3f, r0	; 63
 1fc:	0f 90       	pop	r0
 1fe:	1f 90       	pop	r1
 200:	18 95       	reti

00000202 <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
 202:	1f 92       	push	r1
 204:	0f 92       	push	r0
 206:	0f b6       	in	r0, 0x3f	; 63
 208:	0f 92       	push	r0
 20a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 20c:	98 95       	break
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
 20e:	0f 90       	pop	r0
 210:	0f be       	out	0x3f, r0	; 63
 212:	0f 90       	pop	r0
 214:	1f 90       	pop	r1
 216:	18 95       	reti

00000218 <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
 218:	1f 92       	push	r1
 21a:	0f 92       	push	r0
 21c:	0f b6       	in	r0, 0x3f	; 63
 21e:	0f 92       	push	r0
 220:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 222:	98 95       	break
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
 224:	0f 90       	pop	r0
 226:	0f be       	out	0x3f, r0	; 63
 228:	0f 90       	pop	r0
 22a:	1f 90       	pop	r1
 22c:	18 95       	reti

0000022e <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
 22e:	1f 92       	push	r1
 230:	0f 92       	push	r0
 232:	0f b6       	in	r0, 0x3f	; 63
 234:	0f 92       	push	r0
 236:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 238:	98 95       	break
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
 23a:	0f 90       	pop	r0
 23c:	0f be       	out	0x3f, r0	; 63
 23e:	0f 90       	pop	r0
 240:	1f 90       	pop	r1
 242:	18 95       	reti

00000244 <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
 244:	1f 92       	push	r1
 246:	0f 92       	push	r0
 248:	0f b6       	in	r0, 0x3f	; 63
 24a:	0f 92       	push	r0
 24c:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 24e:	98 95       	break
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
 250:	0f 90       	pop	r0
 252:	0f be       	out	0x3f, r0	; 63
 254:	0f 90       	pop	r0
 256:	1f 90       	pop	r1
 258:	18 95       	reti

0000025a <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
 25a:	1f 92       	push	r1
 25c:	0f 92       	push	r0
 25e:	0f b6       	in	r0, 0x3f	; 63
 260:	0f 92       	push	r0
 262:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 264:	98 95       	break
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
 266:	0f 90       	pop	r0
 268:	0f be       	out	0x3f, r0	; 63
 26a:	0f 90       	pop	r0
 26c:	1f 90       	pop	r1
 26e:	18 95       	reti

00000270 <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
 270:	1f 92       	push	r1
 272:	0f 92       	push	r0
 274:	0f b6       	in	r0, 0x3f	; 63
 276:	0f 92       	push	r0
 278:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 27a:	98 95       	break
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
 27c:	0f 90       	pop	r0
 27e:	0f be       	out	0x3f, r0	; 63
 280:	0f 90       	pop	r0
 282:	1f 90       	pop	r1
 284:	18 95       	reti

00000286 <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
 286:	1f 92       	push	r1
 288:	0f 92       	push	r0
 28a:	0f b6       	in	r0, 0x3f	; 63
 28c:	0f 92       	push	r0
 28e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 290:	98 95       	break
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
 292:	0f 90       	pop	r0
 294:	0f be       	out	0x3f, r0	; 63
 296:	0f 90       	pop	r0
 298:	1f 90       	pop	r1
 29a:	18 95       	reti

0000029c <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
 29c:	1f 92       	push	r1
 29e:	0f 92       	push	r0
 2a0:	0f b6       	in	r0, 0x3f	; 63
 2a2:	0f 92       	push	r0
 2a4:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 2a6:	98 95       	break
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
 2a8:	0f 90       	pop	r0
 2aa:	0f be       	out	0x3f, r0	; 63
 2ac:	0f 90       	pop	r0
 2ae:	1f 90       	pop	r1
 2b0:	18 95       	reti

000002b2 <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
 2b2:	1f 92       	push	r1
 2b4:	0f 92       	push	r0
 2b6:	0f b6       	in	r0, 0x3f	; 63
 2b8:	0f 92       	push	r0
 2ba:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 2bc:	98 95       	break
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
 2be:	0f 90       	pop	r0
 2c0:	0f be       	out	0x3f, r0	; 63
 2c2:	0f 90       	pop	r0
 2c4:	1f 90       	pop	r1
 2c6:	18 95       	reti

000002c8 <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
 2c8:	1f 92       	push	r1
 2ca:	0f 92       	push	r0
 2cc:	0f b6       	in	r0, 0x3f	; 63
 2ce:	0f 92       	push	r0
 2d0:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 2d2:	98 95       	break
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
 2d4:	0f 90       	pop	r0
 2d6:	0f be       	out	0x3f, r0	; 63
 2d8:	0f 90       	pop	r0
 2da:	1f 90       	pop	r1
 2dc:	18 95       	reti

000002de <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
 2de:	1f 92       	push	r1
 2e0:	0f 92       	push	r0
 2e2:	0f b6       	in	r0, 0x3f	; 63
 2e4:	0f 92       	push	r0
 2e6:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 2e8:	98 95       	break
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
 2ea:	0f 90       	pop	r0
 2ec:	0f be       	out	0x3f, r0	; 63
 2ee:	0f 90       	pop	r0
 2f0:	1f 90       	pop	r1
 2f2:	18 95       	reti

000002f4 <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
 2f4:	1f 92       	push	r1
 2f6:	0f 92       	push	r0
 2f8:	0f b6       	in	r0, 0x3f	; 63
 2fa:	0f 92       	push	r0
 2fc:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 2fe:	98 95       	break
}

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
	s_bad_interrupt();
}
 300:	0f 90       	pop	r0
 302:	0f be       	out	0x3f, r0	; 63
 304:	0f 90       	pop	r0
 306:	1f 90       	pop	r1
 308:	18 95       	reti

0000030a <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
 30a:	1f 92       	push	r1
 30c:	0f 92       	push	r0
 30e:	0f b6       	in	r0, 0x3f	; 63
 310:	0f 92       	push	r0
 312:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 314:	98 95       	break
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
 316:	0f 90       	pop	r0
 318:	0f be       	out	0x3f, r0	; 63
 31a:	0f 90       	pop	r0
 31c:	1f 90       	pop	r1
 31e:	18 95       	reti

00000320 <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
 320:	1f 92       	push	r1
 322:	0f 92       	push	r0
 324:	0f b6       	in	r0, 0x3f	; 63
 326:	0f 92       	push	r0
 328:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 32a:	98 95       	break
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
 32c:	0f 90       	pop	r0
 32e:	0f be       	out	0x3f, r0	; 63
 330:	0f 90       	pop	r0
 332:	1f 90       	pop	r1
 334:	18 95       	reti

00000336 <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
 336:	1f 92       	push	r1
 338:	0f 92       	push	r0
 33a:	0f b6       	in	r0, 0x3f	; 63
 33c:	0f 92       	push	r0
 33e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 340:	98 95       	break
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
 342:	0f 90       	pop	r0
 344:	0f be       	out	0x3f, r0	; 63
 346:	0f 90       	pop	r0
 348:	1f 90       	pop	r1
 34a:	18 95       	reti

0000034c <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
 34c:	1f 92       	push	r1
 34e:	0f 92       	push	r0
 350:	0f b6       	in	r0, 0x3f	; 63
 352:	0f 92       	push	r0
 354:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 356:	98 95       	break
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
 358:	0f 90       	pop	r0
 35a:	0f be       	out	0x3f, r0	; 63
 35c:	0f 90       	pop	r0
 35e:	1f 90       	pop	r1
 360:	18 95       	reti

00000362 <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
 362:	1f 92       	push	r1
 364:	0f 92       	push	r0
 366:	0f b6       	in	r0, 0x3f	; 63
 368:	0f 92       	push	r0
 36a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 36c:	98 95       	break
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
 36e:	0f 90       	pop	r0
 370:	0f be       	out	0x3f, r0	; 63
 372:	0f 90       	pop	r0
 374:	1f 90       	pop	r1
 376:	18 95       	reti

00000378 <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
 378:	1f 92       	push	r1
 37a:	0f 92       	push	r0
 37c:	0f b6       	in	r0, 0x3f	; 63
 37e:	0f 92       	push	r0
 380:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 382:	98 95       	break
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
 384:	0f 90       	pop	r0
 386:	0f be       	out	0x3f, r0	; 63
 388:	0f 90       	pop	r0
 38a:	1f 90       	pop	r1
 38c:	18 95       	reti

0000038e <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
 38e:	1f 92       	push	r1
 390:	0f 92       	push	r0
 392:	0f b6       	in	r0, 0x3f	; 63
 394:	0f 92       	push	r0
 396:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 398:	98 95       	break
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
 39a:	0f 90       	pop	r0
 39c:	0f be       	out	0x3f, r0	; 63
 39e:	0f 90       	pop	r0
 3a0:	1f 90       	pop	r1
 3a2:	18 95       	reti

000003a4 <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val)
{
 3a4:	cf 92       	push	r12
 3a6:	df 92       	push	r13
 3a8:	ef 92       	push	r14
 3aa:	ff 92       	push	r15
 3ac:	cf 93       	push	r28
 3ae:	df 93       	push	r29
 3b0:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */
	
	if (reason == ADC_STATE_VLD_LDR) {
 3b2:	81 30       	cpi	r24, 0x01	; 1
 3b4:	31 f5       	brne	.+76     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		g_adc_ldr	= 0.90f * g_adc_ldr		+ 0.10f * adc_val;
 3b6:	26 e6       	ldi	r18, 0x66	; 102
 3b8:	36 e6       	ldi	r19, 0x66	; 102
 3ba:	46 e6       	ldi	r20, 0x66	; 102
 3bc:	5f e3       	ldi	r21, 0x3F	; 63
 3be:	60 91 1d 01 	lds	r22, 0x011D	; 0x80011d <g_adc_ldr>
 3c2:	70 91 1e 01 	lds	r23, 0x011E	; 0x80011e <g_adc_ldr+0x1>
 3c6:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <g_adc_ldr+0x2>
 3ca:	90 91 20 01 	lds	r25, 0x0120	; 0x800120 <g_adc_ldr+0x3>
 3ce:	8a d5       	rcall	.+2836   	; 0xee4 <__mulsf3>
 3d0:	6b 01       	movw	r12, r22
 3d2:	7c 01       	movw	r14, r24
 3d4:	be 01       	movw	r22, r28
 3d6:	80 e0       	ldi	r24, 0x00	; 0
 3d8:	90 e0       	ldi	r25, 0x00	; 0
 3da:	ce d4       	rcall	.+2460   	; 0xd78 <__floatunsisf>
 3dc:	2d ec       	ldi	r18, 0xCD	; 205
 3de:	3c ec       	ldi	r19, 0xCC	; 204
 3e0:	4c ec       	ldi	r20, 0xCC	; 204
 3e2:	5d e3       	ldi	r21, 0x3D	; 61
 3e4:	7f d5       	rcall	.+2814   	; 0xee4 <__mulsf3>
 3e6:	9b 01       	movw	r18, r22
 3e8:	ac 01       	movw	r20, r24
 3ea:	c7 01       	movw	r24, r14
 3ec:	b6 01       	movw	r22, r12
 3ee:	c3 d3       	rcall	.+1926   	; 0xb76 <__addsf3>
 3f0:	60 93 1d 01 	sts	0x011D, r22	; 0x80011d <g_adc_ldr>
 3f4:	70 93 1e 01 	sts	0x011E, r23	; 0x80011e <g_adc_ldr+0x1>
 3f8:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <g_adc_ldr+0x2>
 3fc:	90 93 20 01 	sts	0x0120, r25	; 0x800120 <g_adc_ldr+0x3>
 400:	27 c0       	rjmp	.+78     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
		
		} else if (reason == ADC_STATE_VLD_TEMP) {
 402:	83 30       	cpi	r24, 0x03	; 3
 404:	29 f5       	brne	.+74     	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
 406:	2c ee       	ldi	r18, 0xEC	; 236
 408:	31 e5       	ldi	r19, 0x51	; 81
 40a:	48 e7       	ldi	r20, 0x78	; 120
 40c:	5f e3       	ldi	r21, 0x3F	; 63
 40e:	60 91 15 01 	lds	r22, 0x0115	; 0x800115 <g_adc_temp>
 412:	70 91 16 01 	lds	r23, 0x0116	; 0x800116 <g_adc_temp+0x1>
 416:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <g_adc_temp+0x2>
 41a:	90 91 18 01 	lds	r25, 0x0118	; 0x800118 <g_adc_temp+0x3>
 41e:	62 d5       	rcall	.+2756   	; 0xee4 <__mulsf3>
 420:	6b 01       	movw	r12, r22
 422:	7c 01       	movw	r14, r24
 424:	be 01       	movw	r22, r28
 426:	80 e0       	ldi	r24, 0x00	; 0
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	a6 d4       	rcall	.+2380   	; 0xd78 <__floatunsisf>
 42c:	2f e8       	ldi	r18, 0x8F	; 143
 42e:	32 ec       	ldi	r19, 0xC2	; 194
 430:	45 ef       	ldi	r20, 0xF5	; 245
 432:	5c e3       	ldi	r21, 0x3C	; 60
 434:	57 d5       	rcall	.+2734   	; 0xee4 <__mulsf3>
 436:	9b 01       	movw	r18, r22
 438:	ac 01       	movw	r20, r24
 43a:	c7 01       	movw	r24, r14
 43c:	b6 01       	movw	r22, r12
 43e:	9b d3       	rcall	.+1846   	; 0xb76 <__addsf3>
 440:	60 93 15 01 	sts	0x0115, r22	; 0x800115 <g_adc_temp>
 444:	70 93 16 01 	sts	0x0116, r23	; 0x800116 <g_adc_temp+0x1>
 448:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <g_adc_temp+0x2>
 44c:	90 93 18 01 	sts	0x0118, r25	; 0x800118 <g_adc_temp+0x3>
	}
}
 450:	df 91       	pop	r29
 452:	cf 91       	pop	r28
 454:	ff 90       	pop	r15
 456:	ef 90       	pop	r14
 458:	df 90       	pop	r13
 45a:	cf 90       	pop	r12
 45c:	08 95       	ret

0000045e <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)  // ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* ADC */
 45e:	1f 92       	push	r1
 460:	0f 92       	push	r0
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	0f 92       	push	r0
 466:	11 24       	eor	r1, r1
 468:	2f 93       	push	r18
 46a:	3f 93       	push	r19
 46c:	4f 93       	push	r20
 46e:	5f 93       	push	r21
 470:	6f 93       	push	r22
 472:	7f 93       	push	r23
 474:	8f 93       	push	r24
 476:	9f 93       	push	r25
 478:	af 93       	push	r26
 47a:	bf 93       	push	r27
 47c:	ef 93       	push	r30
 47e:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
 480:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <g_adc_state>
	
	/* CLI part */
	adc_val  = ADCL;
 484:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
 488:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 48c:	70 e0       	ldi	r23, 0x00	; 0
 48e:	79 2b       	or	r23, r25
	
	switch (g_adc_state) {
 490:	81 30       	cpi	r24, 0x01	; 1
 492:	41 f0       	breq	.+16     	; 0x4a4 <__vector_21+0x46>
 494:	18 f0       	brcs	.+6      	; 0x49c <__vector_21+0x3e>
 496:	82 30       	cpi	r24, 0x02	; 2
 498:	61 f0       	breq	.+24     	; 0x4b2 <__vector_21+0x54>
 49a:	0f c0       	rjmp	.+30     	; 0x4ba <__vector_21+0x5c>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
 49c:	91 e0       	ldi	r25, 0x01	; 1
 49e:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <g_adc_state>
		break;
 4a2:	10 c0       	rjmp	.+32     	; 0x4c4 <__vector_21+0x66>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
 4a4:	98 ec       	ldi	r25, 0xC8	; 200
 4a6:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		
		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
 4aa:	92 e0       	ldi	r25, 0x02	; 2
 4ac:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <g_adc_state>
		break;
 4b0:	09 c0       	rjmp	.+18     	; 0x4c4 <__vector_21+0x66>
		
		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
 4b2:	93 e0       	ldi	r25, 0x03	; 3
 4b4:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <g_adc_state>
		break;
 4b8:	05 c0       	rjmp	.+10     	; 0x4c4 <__vector_21+0x66>
 4ba:	90 ec       	ldi	r25, 0xC0	; 192
 4bc:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through
		
		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
 4c0:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <g_adc_state>
	}
	
	/* SEI part */
	sei();
 4c4:	78 94       	sei
	__vector_21__bottom(reason, adc_val);
 4c6:	6e df       	rcall	.-292    	; 0x3a4 <__vector_21__bottom>
}
 4c8:	ff 91       	pop	r31
 4ca:	ef 91       	pop	r30
 4cc:	bf 91       	pop	r27
 4ce:	af 91       	pop	r26
 4d0:	9f 91       	pop	r25
 4d2:	8f 91       	pop	r24
 4d4:	7f 91       	pop	r23
 4d6:	6f 91       	pop	r22
 4d8:	5f 91       	pop	r21
 4da:	4f 91       	pop	r20
 4dc:	3f 91       	pop	r19
 4de:	2f 91       	pop	r18
 4e0:	0f 90       	pop	r0
 4e2:	0f be       	out	0x3f, r0	; 63
 4e4:	0f 90       	pop	r0
 4e6:	1f 90       	pop	r1
 4e8:	18 95       	reti

000004ea <__vector_22>:
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
 4ea:	1f 92       	push	r1
 4ec:	0f 92       	push	r0
 4ee:	0f b6       	in	r0, 0x3f	; 63
 4f0:	0f 92       	push	r0
 4f2:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 4f4:	98 95       	break
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
 4f6:	0f 90       	pop	r0
 4f8:	0f be       	out	0x3f, r0	; 63
 4fa:	0f 90       	pop	r0
 4fc:	1f 90       	pop	r1
 4fe:	18 95       	reti

00000500 <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
 500:	1f 92       	push	r1
 502:	0f 92       	push	r0
 504:	0f b6       	in	r0, 0x3f	; 63
 506:	0f 92       	push	r0
 508:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 50a:	98 95       	break
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
 50c:	0f 90       	pop	r0
 50e:	0f be       	out	0x3f, r0	; 63
 510:	0f 90       	pop	r0
 512:	1f 90       	pop	r1
 514:	18 95       	reti

00000516 <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
 516:	1f 92       	push	r1
 518:	0f 92       	push	r0
 51a:	0f b6       	in	r0, 0x3f	; 63
 51c:	0f 92       	push	r0
 51e:	11 24       	eor	r1, r1
 520:	2f 93       	push	r18
 522:	3f 93       	push	r19
 524:	4f 93       	push	r20
 526:	5f 93       	push	r21
 528:	6f 93       	push	r22
 52a:	7f 93       	push	r23
 52c:	8f 93       	push	r24
 52e:	9f 93       	push	r25
 530:	af 93       	push	r26
 532:	bf 93       	push	r27
 534:	ef 93       	push	r30
 536:	ff 93       	push	r31
	uint8_t tws = TWSR & (0b1111 << TWS4);
 538:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	uint8_t twd = TWDR;
 53c:	60 91 bb 00 	lds	r22, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	
	/* SEI part */
	sei();
 540:	78 94       	sei
	__vector_24__bottom(tws, twd);
 542:	80 7f       	andi	r24, 0xF0	; 240
 544:	3a d0       	rcall	.+116    	; 0x5ba <__vector_24__bottom>
	TWCR = _BV(TWINT);
 546:	80 e8       	ldi	r24, 0x80	; 128
 548:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}
 54c:	ff 91       	pop	r31
 54e:	ef 91       	pop	r30
 550:	bf 91       	pop	r27
 552:	af 91       	pop	r26
 554:	9f 91       	pop	r25
 556:	8f 91       	pop	r24
 558:	7f 91       	pop	r23
 55a:	6f 91       	pop	r22
 55c:	5f 91       	pop	r21
 55e:	4f 91       	pop	r20
 560:	3f 91       	pop	r19
 562:	2f 91       	pop	r18
 564:	0f 90       	pop	r0
 566:	0f be       	out	0x3f, r0	; 63
 568:	0f 90       	pop	r0
 56a:	1f 90       	pop	r1
 56c:	18 95       	reti

0000056e <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
 56e:	1f 92       	push	r1
 570:	0f 92       	push	r0
 572:	0f b6       	in	r0, 0x3f	; 63
 574:	0f 92       	push	r0
 576:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 578:	98 95       	break
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
 57a:	0f 90       	pop	r0
 57c:	0f be       	out	0x3f, r0	; 63
 57e:	0f 90       	pop	r0
 580:	1f 90       	pop	r1
 582:	18 95       	reti

00000584 <s_twcr_ack>:

#include "twi.h"


static void s_twcr_ack(uint8_t set)
{
 584:	cf 93       	push	r28
 586:	df 93       	push	r29
 588:	1f 92       	push	r1
 58a:	cd b7       	in	r28, 0x3d	; 61
 58c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 58e:	9f b7       	in	r25, 0x3f	; 63
 590:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
 592:	f8 94       	cli
	return flags;
 594:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	if (set) {
 596:	88 23       	and	r24, r24
 598:	31 f0       	breq	.+12     	; 0x5a6 <s_twcr_ack+0x22>
		TWCR |=   _BV(TWEA);					// ACK
 59a:	ec eb       	ldi	r30, 0xBC	; 188
 59c:	f0 e0       	ldi	r31, 0x00	; 0
 59e:	80 81       	ld	r24, Z
 5a0:	80 64       	ori	r24, 0x40	; 64
 5a2:	80 83       	st	Z, r24
 5a4:	05 c0       	rjmp	.+10     	; 0x5b0 <s_twcr_ack+0x2c>
	} else {
		TWCR &= ~(_BV(TWEA));					// NACK
 5a6:	ec eb       	ldi	r30, 0xBC	; 188
 5a8:	f0 e0       	ldi	r31, 0x00	; 0
 5aa:	80 81       	ld	r24, Z
 5ac:	8f 7b       	andi	r24, 0xBF	; 191
 5ae:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 5b0:	9f bf       	out	0x3f, r25	; 63
	}

	cpu_irq_restore(flags);
}
 5b2:	0f 90       	pop	r0
 5b4:	df 91       	pop	r29
 5b6:	cf 91       	pop	r28
 5b8:	08 95       	ret

000005ba <__vector_24__bottom>:
	}
}


void __vector_24__bottom(uint8_t tws, uint8_t twd)
{
 5ba:	cf 93       	push	r28
 5bc:	df 93       	push	r29
 5be:	00 d0       	rcall	.+0      	; 0x5c0 <__vector_24__bottom+0x6>
 5c0:	cd b7       	in	r28, 0x3d	; 61
 5c2:	de b7       	in	r29, 0x3e	; 62
	static uint8_t cnt_i	= 0;
	static uint8_t cnt_o	= 0;
	static uint8_t d_i[8];
	static uint8_t d_o[8];
	
	switch(tws) {
 5c4:	90 e0       	ldi	r25, 0x00	; 0
 5c6:	fc 01       	movw	r30, r24
 5c8:	e0 56       	subi	r30, 0x60	; 96
 5ca:	f1 09       	sbc	r31, r1
 5cc:	e1 36       	cpi	r30, 0x61	; 97
 5ce:	f1 05       	cpc	r31, r1
 5d0:	08 f0       	brcs	.+2      	; 0x5d4 <__vector_24__bottom+0x1a>
 5d2:	8a c0       	rjmp	.+276    	; 0x6e8 <__vector_24__bottom+0x12e>
 5d4:	ec 5c       	subi	r30, 0xCC	; 204
 5d6:	ff 4f       	sbci	r31, 0xFF	; 255
 5d8:	e8 c4       	rjmp	.+2512   	; 0xfaa <__tablejump2__>

	/* Slave Receive mode */
	
	case 0x60:									// SLA+W received and ACK sent
	case 0x68:
	d_i[0] = twd;								// Target address
 5da:	60 93 04 01 	sts	0x0104, r22	; 0x800104 <d_i.2477>
	pos_i = 1;									// Starting of reception
 5de:	81 e0       	ldi	r24, 0x01	; 1
 5e0:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <pos_i.2473>
	break;
 5e4:	81 c0       	rjmp	.+258    	; 0x6e8 <__vector_24__bottom+0x12e>
	
	case 0x70:									// GCA received and ACK sent
	case 0x78:
	d_i[0] = twd;								// GCA
 5e6:	60 93 04 01 	sts	0x0104, r22	; 0x800104 <d_i.2477>
	pos_i = 1;									// Starting of reception
 5ea:	81 e0       	ldi	r24, 0x01	; 1
 5ec:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <pos_i.2473>
	break;
 5f0:	7b c0       	rjmp	.+246    	; 0x6e8 <__vector_24__bottom+0x12e>
	
	case 0x80:									// Data after SLA+W received
	case 0x90:
	if (cnt_i == 0b111) {						// Open parameter form
 5f2:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <cnt_i.2475>
 5f6:	87 30       	cpi	r24, 0x07	; 7
 5f8:	61 f4       	brne	.+24     	; 0x612 <__vector_24__bottom+0x58>
		d_i[2] = twd;
 5fa:	60 93 06 01 	sts	0x0106, r22	; 0x800106 <d_i.2477+0x2>
		if (!s_twi_rcvd_command_open_form(d_i, ++pos_i)) {
 5fe:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <pos_i.2473>
 602:	8f 5f       	subi	r24, 0xFF	; 255
 604:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <pos_i.2473>
			s_twcr_ack(true);					// ACK
		} else {
			s_twcr_ack(false);					// NACK
 608:	80 e0       	ldi	r24, 0x00	; 0
 60a:	bc df       	rcall	.-136    	; 0x584 <s_twcr_ack>
			cnt_i = 0;
 60c:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <cnt_i.2475>
 610:	6b c0       	rjmp	.+214    	; 0x6e8 <__vector_24__bottom+0x12e>
		}

	} else {									// Closed parameter form
		if (pos_i <= 0b111) {
 612:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <pos_i.2473>
 616:	88 30       	cpi	r24, 0x08	; 8
 618:	28 f4       	brcc	.+10     	; 0x624 <__vector_24__bottom+0x6a>
			d_i[pos_i] = twd;
 61a:	e8 2f       	mov	r30, r24
 61c:	f0 e0       	ldi	r31, 0x00	; 0
 61e:	ec 5f       	subi	r30, 0xFC	; 252
 620:	fe 4f       	sbci	r31, 0xFE	; 254
 622:	60 83       	st	Z, r22
		}
		if (pos_i == 1) {
 624:	81 30       	cpi	r24, 0x01	; 1
 626:	39 f4       	brne	.+14     	; 0x636 <__vector_24__bottom+0x7c>
			cnt_i = ((twd >> 5) & 0b111) + 1;
 628:	62 95       	swap	r22
 62a:	66 95       	lsr	r22
 62c:	67 70       	andi	r22, 0x07	; 7
 62e:	6f 5f       	subi	r22, 0xFF	; 255
 630:	60 93 02 01 	sts	0x0102, r22	; 0x800102 <cnt_i.2475>
 634:	02 c0       	rjmp	.+4      	; 0x63a <__vector_24__bottom+0x80>
		}
		if (pos_i < 0b111) {
 636:	87 30       	cpi	r24, 0x07	; 7
 638:	18 f4       	brcc	.+6      	; 0x640 <__vector_24__bottom+0x86>
			++pos_i;
 63a:	8f 5f       	subi	r24, 0xFF	; 255
 63c:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <pos_i.2473>
		}
		s_twcr_ack(pos_i <= cnt_i);				// ACK - NACK
 640:	81 e0       	ldi	r24, 0x01	; 1
 642:	20 91 03 01 	lds	r18, 0x0103	; 0x800103 <pos_i.2473>
 646:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <cnt_i.2475>
 64a:	92 17       	cp	r25, r18
 64c:	08 f4       	brcc	.+2      	; 0x650 <__vector_24__bottom+0x96>
 64e:	80 e0       	ldi	r24, 0x00	; 0
 650:	99 df       	rcall	.-206    	; 0x584 <s_twcr_ack>
 652:	4a c0       	rjmp	.+148    	; 0x6e8 <__vector_24__bottom+0x12e>
	}
	break;
	
	case 0x88:									// NACK after last data byte sent
	case 0x98:
	if (cnt_i != 0b111) {
 654:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <cnt_i.2475>
 658:	87 30       	cpi	r24, 0x07	; 7
 65a:	09 f0       	breq	.+2      	; 0x65e <__vector_24__bottom+0xa4>
 65c:	45 c0       	rjmp	.+138    	; 0x6e8 <__vector_24__bottom+0x12e>
		s_twi_rcvd_command_closed_form(d_i, pos_i);		// call interpreter for closed form of parameters
	} else {
		s_twi_rcvd_command_open_form(d_i, ++pos_i);		// call interpreter for open form of parameters
 65e:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <pos_i.2473>
 662:	8f 5f       	subi	r24, 0xFF	; 255
 664:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <pos_i.2473>
 668:	3f c0       	rjmp	.+126    	; 0x6e8 <__vector_24__bottom+0x12e>
	}
	break;
	
	case 0xA0:
	pos_i = 0;
 66a:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <pos_i.2473>
	cnt_i = 0;
 66e:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <cnt_i.2475>
	break;
 672:	3a c0       	rjmp	.+116    	; 0x6e8 <__vector_24__bottom+0x12e>
	
	
	/* Slave Transmit mode */
	case 0xA8:									// SLA+R received and ACK has been returned
	case 0xB0:
	pos_o = 0;
 674:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <pos_o.2474>
	s_twdr(cnt_o > pos_o ?  d_o[pos_o++] : 0);
 678:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_end>
 67c:	88 23       	and	r24, r24
 67e:	19 f0       	breq	.+6      	; 0x686 <__vector_24__bottom+0xcc>
 680:	81 e0       	ldi	r24, 0x01	; 1
 682:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos_o.2474>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 686:	8f b7       	in	r24, 0x3f	; 63
 688:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
 68a:	f8 94       	cli
	return flags;
 68c:	8a 81       	ldd	r24, Y+2	; 0x02

static void s_twdr(uint8_t data_o)
{
	irqflags_t flags = cpu_irq_save();

	TWDR = data_o;
 68e:	10 92 bb 00 	sts	0x00BB, r1	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 692:	8f bf       	out	0x3f, r24	; 63
	/* Slave Transmit mode */
	case 0xA8:									// SLA+R received and ACK has been returned
	case 0xB0:
	pos_o = 0;
	s_twdr(cnt_o > pos_o ?  d_o[pos_o++] : 0);
	s_twcr_ack(cnt_o > pos_o);					// ACK - NACK
 694:	81 e0       	ldi	r24, 0x01	; 1
 696:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_end>
 69a:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <pos_o.2474>
 69e:	92 17       	cp	r25, r18
 6a0:	08 f0       	brcs	.+2      	; 0x6a4 <__vector_24__bottom+0xea>
 6a2:	80 e0       	ldi	r24, 0x00	; 0
 6a4:	6f df       	rcall	.-290    	; 0x584 <s_twcr_ack>
	break;
 6a6:	20 c0       	rjmp	.+64     	; 0x6e8 <__vector_24__bottom+0x12e>
	
	case 0xB8:									// Data sent and ACK has been returned
	s_twdr(cnt_o > pos_o ?  d_o[pos_o++] : 0);
 6a8:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <pos_o.2474>
 6ac:	90 91 00 01 	lds	r25, 0x0100	; 0x800100 <__data_end>
 6b0:	89 17       	cp	r24, r25
 6b2:	18 f4       	brcc	.+6      	; 0x6ba <__vector_24__bottom+0x100>
 6b4:	8f 5f       	subi	r24, 0xFF	; 255
 6b6:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <pos_o.2474>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 6ba:	8f b7       	in	r24, 0x3f	; 63
 6bc:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
 6be:	f8 94       	cli
	return flags;
 6c0:	89 81       	ldd	r24, Y+1	; 0x01

static void s_twdr(uint8_t data_o)
{
	irqflags_t flags = cpu_irq_save();

	TWDR = data_o;
 6c2:	10 92 bb 00 	sts	0x00BB, r1	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 6c6:	8f bf       	out	0x3f, r24	; 63
	s_twcr_ack(cnt_o > pos_o);					// ACK - NACK
	break;
	
	case 0xB8:									// Data sent and ACK has been returned
	s_twdr(cnt_o > pos_o ?  d_o[pos_o++] : 0);
	s_twcr_ack(cnt_o > pos_o);					// ACK - NACK
 6c8:	81 e0       	ldi	r24, 0x01	; 1
 6ca:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_end>
 6ce:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <pos_o.2474>
 6d2:	92 17       	cp	r25, r18
 6d4:	08 f0       	brcs	.+2      	; 0x6d8 <__vector_24__bottom+0x11e>
 6d6:	80 e0       	ldi	r24, 0x00	; 0
 6d8:	55 df       	rcall	.-342    	; 0x584 <s_twcr_ack>
	break;
 6da:	06 c0       	rjmp	.+12     	; 0x6e8 <__vector_24__bottom+0x12e>
	
	case 0xC0:									// Data sent and NACK has been returned
	s_twcr_ack(false);							// NACK
 6dc:	80 e0       	ldi	r24, 0x00	; 0
 6de:	52 df       	rcall	.-348    	; 0x584 <s_twcr_ack>
	pos_o = 0;
 6e0:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <pos_o.2474>
	cnt_o = 0;
 6e4:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_end>
	
	case 0xC8:									// Superfluous ACK by master sent after NACK has been returned
	// do nothing
	break;
	}
}
 6e8:	0f 90       	pop	r0
 6ea:	0f 90       	pop	r0
 6ec:	df 91       	pop	r29
 6ee:	cf 91       	pop	r28
 6f0:	08 95       	ret

000006f2 <board_init>:
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 6f2:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 6f4:	29 98       	cbi	0x05, 1	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 6f6:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 6f8:	2b 98       	cbi	0x05, 3	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 6fa:	20 9a       	sbi	0x04, 0	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 6fc:	28 98       	cbi	0x05, 0	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 6fe:	24 9a       	sbi	0x04, 4	; 4
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
 700:	2c 9a       	sbi	0x05, 4	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 702:	25 9a       	sbi	0x04, 5	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 704:	2d 98       	cbi	0x05, 5	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 706:	3b 9a       	sbi	0x07, 3	; 7
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 708:	43 98       	cbi	0x08, 3	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 70a:	3e 98       	cbi	0x07, 6	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 70c:	46 9a       	sbi	0x08, 6	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 70e:	50 98       	cbi	0x0a, 0	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 710:	58 98       	cbi	0x0b, 0	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 712:	51 98       	cbi	0x0a, 1	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 714:	59 98       	cbi	0x0b, 1	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 716:	52 98       	cbi	0x0a, 2	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 718:	5a 98       	cbi	0x0b, 2	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 71a:	53 98       	cbi	0x0a, 3	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 71c:	5b 98       	cbi	0x0b, 3	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 71e:	54 98       	cbi	0x0a, 4	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 720:	5c 98       	cbi	0x0b, 4	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 722:	55 98       	cbi	0x0a, 5	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 724:	5d 98       	cbi	0x0b, 5	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 726:	56 98       	cbi	0x0a, 6	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 728:	5e 98       	cbi	0x0b, 6	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 72a:	57 98       	cbi	0x0a, 7	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 72c:	5f 98       	cbi	0x0b, 7	; 11
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 72e:	26 9a       	sbi	0x04, 6	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 730:	2e 98       	cbi	0x05, 6	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 732:	27 9a       	sbi	0x04, 7	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 734:	2f 98       	cbi	0x05, 7	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 736:	22 98       	cbi	0x04, 2	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 738:	2a 98       	cbi	0x05, 2	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 73a:	39 98       	cbi	0x07, 1	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 73c:	41 98       	cbi	0x08, 1	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 73e:	3a 98       	cbi	0x07, 2	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 740:	42 98       	cbi	0x08, 2	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 742:	38 98       	cbi	0x07, 0	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 744:	40 98       	cbi	0x08, 0	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 746:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 748:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 74a:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 74c:	45 9a       	sbi	0x08, 5	; 8
 74e:	08 95       	ret

00000750 <main>:
	/* MAIN Loop Shutdown */
	runmode = 0;
}

int main (void)
{
 750:	6f 92       	push	r6
 752:	7f 92       	push	r7
 754:	8f 92       	push	r8
 756:	9f 92       	push	r9
 758:	af 92       	push	r10
 75a:	bf 92       	push	r11
 75c:	cf 92       	push	r12
 75e:	df 92       	push	r13
 760:	ef 92       	push	r14
 762:	ff 92       	push	r15
 764:	0f 93       	push	r16
 766:	1f 93       	push	r17
 768:	cf 93       	push	r28
 76a:	df 93       	push	r29
 76c:	cd b7       	in	r28, 0x3d	; 61
 76e:	de b7       	in	r29, 0x3e	; 62
 770:	61 97       	sbiw	r28, 0x11	; 17
 772:	0f b6       	in	r0, 0x3f	; 63
 774:	f8 94       	cli
 776:	de bf       	out	0x3e, r29	; 62
 778:	0f be       	out	0x3f, r0	; 63
 77a:	cd bf       	out	0x3d, r28	; 61
	uint8_t retcode = 0;
	
	/* Init of sub-modules */
	sysclk_init();
 77c:	f1 dc       	rcall	.-1566   	; 0x160 <sysclk_init>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 77e:	8f b7       	in	r24, 0x3f	; 63
 780:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
 782:	f8 94       	cli
	return flags;
 784:	0c 85       	ldd	r16, Y+12	; 0x0c

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 786:	8f b7       	in	r24, 0x3f	; 63
 788:	8d 87       	std	Y+13, r24	; 0x0d
	cpu_irq_disable();
 78a:	f8 94       	cli
	return flags;
 78c:	8d 85       	ldd	r24, Y+13	; 0x0d
 78e:	5f 93       	push	r21
 790:	50 e8       	ldi	r21, 0x80	; 128
 792:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 796:	50 e0       	ldi	r21, 0x00	; 0
 798:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 79c:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 79e:	8f bf       	out	0x3f, r24	; 63
	irqflags_t flags = cpu_irq_save();

	sysclk_set_prescalers(SYSCLK_PSDIV_1);
	
	/* Timer Synchronous Mode - prepare */
	GTCCR   = _BV(TSM)							// Timer Synchronous Mode active
 7a0:	13 e8       	ldi	r17, 0x83	; 131
 7a2:	13 bd       	out	0x23, r17	; 35
		    | _BV(PSRSYNC);						// Timer 0/1 prescaler is synced

	
	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
 7a4:	65 e0       	ldi	r22, 0x05	; 5
 7a6:	80 e0       	ldi	r24, 0x00	; 0
 7a8:	0a dd       	rcall	.-1516   	; 0x1be <sysclk_disable_module>
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(0, PRTIM1);
 7aa:	63 e0       	ldi	r22, 0x03	; 3
 7ac:	80 e0       	ldi	r24, 0x00	; 0
 7ae:	f1 dc       	rcall	.-1566   	; 0x192 <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
 7b0:	10 93 80 00 	sts	0x0080, r17	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b11  << WGM10);				// WGM: 0b0111 = Fast PWM 10 bit

		TCCR1B  = ( 0b01 << WGM12)		 
 7b4:	89 e0       	ldi	r24, 0x09	; 9
 7b6:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV 1 = 16 MHz
		   
		TCCR1C  = 0;
 7ba:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
 7be:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		TCNT1L	=            0b00000000;
 7c2:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
		OCR1AH  =       0b10           ;		// Mid-range compare value for zero audio output
 7c6:	82 e0       	ldi	r24, 0x02	; 2
 7c8:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
 7cc:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	
		TIMSK1  = 0;							// no interrupts (when restarting without reset)
 7d0:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// clear all flags (when restarting without reset)
 7d4:	87 e2       	ldi	r24, 0x27	; 39
 7d6:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(0, PRTIM2);
 7d8:	66 e0       	ldi	r22, 0x06	; 6
 7da:	80 e0       	ldi	r24, 0x00	; 0
 7dc:	da dc       	rcall	.-1612   	; 0x192 <sysclk_enable_module>
	
		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
 7de:	10 93 b0 00 	sts	0x00B0, r17	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
 7e2:	87 e0       	ldi	r24, 0x07	; 7
 7e4:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b111 << CS20);				// CLKio DIV 1024 = 15625 Hz
	
		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
 7e8:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>
	
		OCR2A   = 0x40;							// LCD backlight dimmed down to 25% 
 7ec:	90 e4       	ldi	r25, 0x40	; 64
 7ee:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0;							// no interrupts (when restarting without reset)
 7f2:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// clear all flags (when restarting without reset)
 7f6:	87 bb       	out	0x17, r24	; 23
	
		ASSR    = 0;							// no async TOSC1 mode
 7f8:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
 7fc:	0f bf       	out	0x3f, r16	; 63
}


static void s_adc_init(void)
{
	sysclk_enable_module(0, PRADC);				// enable ADC sub-module
 7fe:	60 e0       	ldi	r22, 0x00	; 0
 800:	80 e0       	ldi	r24, 0x00	; 0
 802:	c7 dc       	rcall	.-1650   	; 0x192 <sysclk_enable_module>
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
 804:	ea e7       	ldi	r30, 0x7A	; 122
 806:	f0 e0       	ldi	r31, 0x00	; 0
 808:	87 e8       	ldi	r24, 0x87	; 135
 80a:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 80c:	8f b7       	in	r24, 0x3f	; 63
 80e:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
 810:	f8 94       	cli
	return flags;
 812:	9b 85       	ldd	r25, Y+11	; 0x0b
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
 814:	81 e0       	ldi	r24, 0x01	; 1
 816:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
 81a:	80 ec       	ldi	r24, 0xC0	; 192
 81c:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
 820:	ab e7       	ldi	r26, 0x7B	; 123
 822:	b0 e0       	ldi	r27, 0x00	; 0
 824:	8c 91       	ld	r24, X
 826:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
 828:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
 82a:	8c 93       	st	X, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
 82c:	80 81       	ld	r24, Z
 82e:	88 60       	ori	r24, 0x08	; 8
 830:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 832:	9f bf       	out	0x3f, r25	; 63
	/* Init of sub-modules */
	sysclk_init();
	ioport_init();
	s_tc_init();
	s_adc_init();
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
 834:	80 b7       	in	r24, 0x30	; 48
 836:	80 68       	ori	r24, 0x80	; 128
 838:	80 bf       	out	0x30, r24	; 48
	
	/* I/O pins go active here */
	board_init();
 83a:	5b df       	rcall	.-330    	; 0x6f2 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
 83c:	84 b7       	in	r24, 0x34	; 52
 83e:	87 70       	andi	r24, 0x07	; 7
	
	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
 840:	81 f1       	breq	.+96     	; 0x8a2 <main+0x152>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 842:	8f b7       	in	r24, 0x3f	; 63
 844:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
 846:	f8 94       	cli
	return flags;
 848:	8a 85       	ldd	r24, Y+10	; 0x0a

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();
	
	g_adc_state			= ADC_STATE_PRE_LDR;
 84a:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <g_adc_state>
	g_adc_ldr			= 0.f;
 84e:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <g_adc_ldr>
 852:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <g_adc_ldr+0x1>
 856:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <g_adc_ldr+0x2>
 85a:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
 85e:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <g_adc_ldr_last>
 862:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <g_adc_ldr_last+0x1>
 866:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <g_adc_ldr_last+0x2>
 86a:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <g_adc_ldr_last+0x3>
	g_adc_temp			= 0.f;
 86e:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <g_adc_temp>
 872:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <g_adc_temp+0x1>
 876:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <g_adc_temp+0x2>
 87a:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <g_adc_temp+0x3>
	g_temp				= 0.f;
 87e:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <g_temp>
 882:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <g_temp+0x1>
 886:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <g_temp+0x2>
 88a:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <g_temp+0x3>
	g_temp_lcd_last		= 0.f;
 88e:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <g_temp_lcd_last>
 892:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <g_temp_lcd_last+0x1>
 896:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <g_temp_lcd_last+0x2>
 89a:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 89e:	8f bf       	out	0x3f, r24	; 63
 8a0:	01 c0       	rjmp	.+2      	; 0x8a4 <main+0x154>
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
		rc & CHIP_RESET_CAUSE_POR) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		asm_break();
 8a2:	a2 dc       	rcall	.-1724   	; 0x1e8 <asm_break>
	cpu_irq_restore(flags);
}

static void s_twi_init(void)
{
	sysclk_enable_module(0, PRTWI);
 8a4:	67 e0       	ldi	r22, 0x07	; 7
 8a6:	80 e0       	ldi	r24, 0x00	; 0
 8a8:	74 dc       	rcall	.-1816   	; 0x192 <sysclk_enable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 8aa:	8f b7       	in	r24, 0x3f	; 63
 8ac:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
 8ae:	f8 94       	cli
	return flags;
 8b0:	89 85       	ldd	r24, Y+9	; 0x09
	
	irqflags_t flags = cpu_irq_save();

	TWSR = (0b00 << TWPS0);
 8b2:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = 12;	// TWI bit-rate = 400 kBit/sec @ 16 MHz when master mode active
 8b6:	9c e0       	ldi	r25, 0x0C	; 12
 8b8:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	
	TWAR  = (TWI_SLAVE_ADDR    << TWA0) | (TWI_SLAVE_ADDR_GCE << TWGCE);
 8bc:	99 e7       	ldi	r25, 0x79	; 121
 8be:	90 93 ba 00 	sts	0x00BA, r25	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
	TWAMR = (TWI_SLAVE_ADDR_BM << TWAM0);
 8c2:	9f e7       	ldi	r25, 0x7F	; 127
 8c4:	90 93 bd 00 	sts	0x00BD, r25	; 0x8000bd <__TEXT_REGION_LENGTH__+0x7e00bd>

	TWCR = _BV(TWEA) | _BV(TWEN) | _BV(TWIE);
 8c8:	95 e4       	ldi	r25, 0x45	; 69
 8ca:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 8ce:	8f bf       	out	0x3f, r24	; 63
	}
	
	s_twi_init();
	
	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
 8d0:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR   = _BV(PSRSYNC);				    // trigger the sync for all counters
 8d2:	81 e0       	ldi	r24, 0x01	; 1
 8d4:	83 bd       	out	0x23, r24	; 35
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	
	/* main loop */
    while (runmode) {
 8d6:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <runmode>
 8da:	88 23       	and	r24, r24
 8dc:	09 f4       	brne	.+2      	; 0x8e0 <main+0x190>
 8de:	cd c0       	rjmp	.+410    	; 0xa7a <__stack+0x17b>
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
 8e0:	03 eb       	ldi	r16, 0xB3	; 179
 8e2:	10 e0       	ldi	r17, 0x00	; 0
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
 8e4:	61 2c       	mov	r6, r1
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 8e6:	77 24       	eor	r7, r7
 8e8:	73 94       	inc	r7

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 8ea:	8f b7       	in	r24, 0x3f	; 63
 8ec:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
 8ee:	f8 94       	cli
	return flags;
 8f0:	8f 81       	ldd	r24, Y+7	; 0x07

static void s_task(void)
{
	/* TASK when woken up */
	irqflags_t flags		= cpu_irq_save();
	float l_adc_ldr			= g_adc_ldr;
 8f2:	c0 90 1d 01 	lds	r12, 0x011D	; 0x80011d <g_adc_ldr>
 8f6:	d0 90 1e 01 	lds	r13, 0x011E	; 0x80011e <g_adc_ldr+0x1>
 8fa:	e0 90 1f 01 	lds	r14, 0x011F	; 0x80011f <g_adc_ldr+0x2>
 8fe:	f0 90 20 01 	lds	r15, 0x0120	; 0x800120 <g_adc_ldr+0x3>
	float l_adc_ldr_last	= g_adc_ldr_last;
 902:	20 91 19 01 	lds	r18, 0x0119	; 0x800119 <g_adc_ldr_last>
 906:	30 91 1a 01 	lds	r19, 0x011A	; 0x80011a <g_adc_ldr_last+0x1>
 90a:	40 91 1b 01 	lds	r20, 0x011B	; 0x80011b <g_adc_ldr_last+0x2>
 90e:	50 91 1c 01 	lds	r21, 0x011C	; 0x80011c <g_adc_ldr_last+0x3>

	float l_adc_temp		= g_adc_temp;
 912:	80 90 15 01 	lds	r8, 0x0115	; 0x800115 <g_adc_temp>
 916:	90 90 16 01 	lds	r9, 0x0116	; 0x800116 <g_adc_temp+0x1>
 91a:	a0 90 17 01 	lds	r10, 0x0117	; 0x800117 <g_adc_temp+0x2>
 91e:	b0 90 18 01 	lds	r11, 0x0118	; 0x800118 <g_adc_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 922:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
 924:	c7 01       	movw	r24, r14
 926:	b6 01       	movw	r22, r12
 928:	25 d1       	rcall	.+586    	; 0xb74 <__subsf3>
 92a:	f5 d1       	rcall	.+1002   	; 0xd16 <__fixsfsi>
 92c:	9b 01       	movw	r18, r22
 92e:	77 23       	and	r23, r23
 930:	24 f4       	brge	.+8      	; 0x93a <__stack+0x3b>
 932:	22 27       	eor	r18, r18
 934:	33 27       	eor	r19, r19
 936:	26 1b       	sub	r18, r22
 938:	37 0b       	sbc	r19, r23
 93a:	b9 01       	movw	r22, r18
 93c:	33 0f       	add	r19, r19
 93e:	88 0b       	sbc	r24, r24
 940:	99 0b       	sbc	r25, r25
 942:	1c d2       	rcall	.+1080   	; 0xd7c <__floatsisf>
 944:	20 e0       	ldi	r18, 0x00	; 0
 946:	30 e0       	ldi	r19, 0x00	; 0
 948:	40 e0       	ldi	r20, 0x00	; 0
 94a:	5f e3       	ldi	r21, 0x3F	; 63
 94c:	c7 d2       	rcall	.+1422   	; 0xedc <__gesf2>
 94e:	88 23       	and	r24, r24
 950:	0c f4       	brge	.+2      	; 0x954 <__stack+0x55>
 952:	3e c0       	rjmp	.+124    	; 0x9d0 <__stack+0xd1>
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
	
	if (adc_ldr >= 1.f) {
 954:	20 e0       	ldi	r18, 0x00	; 0
 956:	30 e0       	ldi	r19, 0x00	; 0
 958:	40 e8       	ldi	r20, 0x80	; 128
 95a:	5f e3       	ldi	r21, 0x3F	; 63
 95c:	c7 01       	movw	r24, r14
 95e:	b6 01       	movw	r22, r12
 960:	bd d2       	rcall	.+1402   	; 0xedc <__gesf2>
 962:	88 23       	and	r24, r24
 964:	1c f1       	brlt	.+70     	; 0x9ac <__stack+0xad>
		intensity = (MAX_INTENSITY >> 1) / adc_ldr;  // 1 <= adc <= 1023
 966:	a7 01       	movw	r20, r14
 968:	96 01       	movw	r18, r12
 96a:	60 e0       	ldi	r22, 0x00	; 0
 96c:	70 e4       	ldi	r23, 0x40	; 64
 96e:	8c e9       	ldi	r24, 0x9C	; 156
 970:	95 e4       	ldi	r25, 0x45	; 69
 972:	69 d1       	rcall	.+722    	; 0xc46 <__divsf3>
 974:	6e 87       	std	Y+14, r22	; 0x0e
 976:	7f 87       	std	Y+15, r23	; 0x0f
 978:	88 8b       	std	Y+16, r24	; 0x10
 97a:	99 8b       	std	Y+17, r25	; 0x11
	}
	
	if (intensity < BL_OFF_INTENSITY) {
 97c:	20 e0       	ldi	r18, 0x00	; 0
 97e:	30 e0       	ldi	r19, 0x00	; 0
 980:	4a e7       	ldi	r20, 0x7A	; 122
 982:	54 e4       	ldi	r21, 0x44	; 68
 984:	5c d1       	rcall	.+696    	; 0xc3e <__cmpsf2>
 986:	88 23       	and	r24, r24
 988:	9c f4       	brge	.+38     	; 0x9b0 <__stack+0xb1>
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
 98a:	20 e0       	ldi	r18, 0x00	; 0
 98c:	30 e0       	ldi	r19, 0x00	; 0
 98e:	4a e7       	ldi	r20, 0x7A	; 122
 990:	54 e4       	ldi	r21, 0x44	; 68
 992:	6e 85       	ldd	r22, Y+14	; 0x0e
 994:	7f 85       	ldd	r23, Y+15	; 0x0f
 996:	88 89       	ldd	r24, Y+16	; 0x10
 998:	99 89       	ldd	r25, Y+17	; 0x11
 99a:	55 d1       	rcall	.+682    	; 0xc46 <__divsf3>
 99c:	20 e0       	ldi	r18, 0x00	; 0
 99e:	30 e0       	ldi	r19, 0x00	; 0
 9a0:	45 e6       	ldi	r20, 0x65	; 101
 9a2:	53 e4       	ldi	r21, 0x43	; 67
 9a4:	9f d2       	rcall	.+1342   	; 0xee4 <__mulsf3>
 9a6:	bc d1       	rcall	.+888    	; 0xd20 <__fixunssfsi>
 9a8:	66 5e       	subi	r22, 0xE6	; 230
 9aa:	03 c0       	rjmp	.+6      	; 0x9b2 <__stack+0xb3>
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
 9ac:	66 2d       	mov	r22, r6
 9ae:	01 c0       	rjmp	.+2      	; 0x9b2 <__stack+0xb3>
 9b0:	66 2d       	mov	r22, r6
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
 9b2:	f8 01       	movw	r30, r16
 9b4:	60 83       	st	Z, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 9b6:	8f b7       	in	r24, 0x3f	; 63
 9b8:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
 9ba:	f8 94       	cli
	return flags;
 9bc:	88 85       	ldd	r24, Y+8	; 0x08
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
		s_task_backlight(l_adc_ldr);
		
		flags = cpu_irq_save();
		g_adc_ldr_last = l_adc_ldr;
 9be:	c0 92 19 01 	sts	0x0119, r12	; 0x800119 <g_adc_ldr_last>
 9c2:	d0 92 1a 01 	sts	0x011A, r13	; 0x80011a <g_adc_ldr_last+0x1>
 9c6:	e0 92 1b 01 	sts	0x011B, r14	; 0x80011b <g_adc_ldr_last+0x2>
 9ca:	f0 92 1c 01 	sts	0x011C, r15	; 0x80011c <g_adc_ldr_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 9ce:	8f bf       	out	0x3f, r24	; 63
	const float C_temp_coef_ofs_atmel	= 1024 * 0.314f / 1.1f;
	const float C_temp_coef_ofs			= 54.0f + C_temp_coef_ofs_atmel;
	float l_temp_lcd_last;

	/* Temperature calculation for C */
	float l_temp = 25.f + ((adc_temp	- C_temp_coef_ofs) * C_temp_coef_k);
 9d0:	29 e1       	ldi	r18, 0x19	; 25
 9d2:	37 e2       	ldi	r19, 0x27	; 39
 9d4:	4d ea       	ldi	r20, 0xAD	; 173
 9d6:	53 e4       	ldi	r21, 0x43	; 67
 9d8:	c5 01       	movw	r24, r10
 9da:	b4 01       	movw	r22, r8
 9dc:	cb d0       	rcall	.+406    	; 0xb74 <__subsf3>
 9de:	20 e0       	ldi	r18, 0x00	; 0
 9e0:	30 ea       	ldi	r19, 0xA0	; 160
 9e2:	47 e8       	ldi	r20, 0x87	; 135
 9e4:	5f e3       	ldi	r21, 0x3F	; 63
 9e6:	7e d2       	rcall	.+1276   	; 0xee4 <__mulsf3>
 9e8:	20 e0       	ldi	r18, 0x00	; 0
 9ea:	30 e0       	ldi	r19, 0x00	; 0
 9ec:	48 ec       	ldi	r20, 0xC8	; 200
 9ee:	51 e4       	ldi	r21, 0x41	; 65
 9f0:	c2 d0       	rcall	.+388    	; 0xb76 <__addsf3>
 9f2:	6b 01       	movw	r12, r22
 9f4:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 9f6:	8f b7       	in	r24, 0x3f	; 63
 9f8:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
 9fa:	f8 94       	cli
	return flags;
 9fc:	8d 81       	ldd	r24, Y+5	; 0x05
	
	irqflags_t flags = cpu_irq_save();
	l_temp_lcd_last = g_temp_lcd_last;
 9fe:	20 91 0d 01 	lds	r18, 0x010D	; 0x80010d <g_temp_lcd_last>
 a02:	30 91 0e 01 	lds	r19, 0x010E	; 0x80010e <g_temp_lcd_last+0x1>
 a06:	40 91 0f 01 	lds	r20, 0x010F	; 0x80010f <g_temp_lcd_last+0x2>
 a0a:	50 91 10 01 	lds	r21, 0x0110	; 0x800110 <g_temp_lcd_last+0x3>
	g_temp = l_temp;
 a0e:	c0 92 11 01 	sts	0x0111, r12	; 0x800111 <g_temp>
 a12:	d0 92 12 01 	sts	0x0112, r13	; 0x800112 <g_temp+0x1>
 a16:	e0 92 13 01 	sts	0x0113, r14	; 0x800113 <g_temp+0x2>
 a1a:	f0 92 14 01 	sts	0x0114, r15	; 0x800114 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 a1e:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	if (abs(l_temp - l_temp_lcd_last) > 1.f) {
 a20:	c7 01       	movw	r24, r14
 a22:	b6 01       	movw	r22, r12
 a24:	a7 d0       	rcall	.+334    	; 0xb74 <__subsf3>
 a26:	77 d1       	rcall	.+750    	; 0xd16 <__fixsfsi>
 a28:	9b 01       	movw	r18, r22
 a2a:	77 23       	and	r23, r23
 a2c:	24 f4       	brge	.+8      	; 0xa36 <__stack+0x137>
 a2e:	22 27       	eor	r18, r18
 a30:	33 27       	eor	r19, r19
 a32:	26 1b       	sub	r18, r22
 a34:	37 0b       	sbc	r19, r23
 a36:	b9 01       	movw	r22, r18
 a38:	33 0f       	add	r19, r19
 a3a:	88 0b       	sbc	r24, r24
 a3c:	99 0b       	sbc	r25, r25
 a3e:	9e d1       	rcall	.+828    	; 0xd7c <__floatsisf>
 a40:	20 e0       	ldi	r18, 0x00	; 0
 a42:	30 e0       	ldi	r19, 0x00	; 0
 a44:	40 e8       	ldi	r20, 0x80	; 128
 a46:	5f e3       	ldi	r21, 0x3F	; 63
 a48:	49 d2       	rcall	.+1170   	; 0xedc <__gesf2>
 a4a:	18 16       	cp	r1, r24
 a4c:	6c f4       	brge	.+26     	; 0xa68 <__stack+0x169>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 a4e:	8f b7       	in	r24, 0x3f	; 63
 a50:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
 a52:	f8 94       	cli
	return flags;
 a54:	8e 81       	ldd	r24, Y+6	; 0x06
		flags = cpu_irq_save();
		g_temp_lcd_last = l_temp;
 a56:	c0 92 0d 01 	sts	0x010D, r12	; 0x80010d <g_temp_lcd_last>
 a5a:	d0 92 0e 01 	sts	0x010E, r13	; 0x80010e <g_temp_lcd_last+0x1>
 a5e:	e0 92 0f 01 	sts	0x010F, r14	; 0x80010f <g_temp_lcd_last+0x2>
 a62:	f0 92 10 01 	sts	0x0110, r15	; 0x800110 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 a66:	8f bf       	out	0x3f, r24	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 a68:	73 be       	out	0x33, r7	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
 a6a:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
 a6c:	83 b7       	in	r24, 0x33	; 51
 a6e:	8e 7f       	andi	r24, 0xFE	; 254
 a70:	83 bf       	out	0x33, r24	; 51
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	
	/* main loop */
    while (runmode) {
 a72:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <runmode>
 a76:	81 11       	cpse	r24, r1
 a78:	38 cf       	rjmp	.-400    	; 0x8ea <main+0x19a>
	    s_task();
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }
	
	
	cpu_irq_disable();
 a7a:	f8 94       	cli
    
	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
 a7c:	80 b7       	in	r24, 0x30	; 48
 a7e:	80 68       	ori	r24, 0x80	; 128
 a80:	80 bf       	out	0x30, r24	; 48
	sysclk_disable_module(0, PRSPI);
 a82:	62 e0       	ldi	r22, 0x02	; 2
 a84:	80 e0       	ldi	r24, 0x00	; 0
 a86:	9b db       	rcall	.-2250   	; 0x1be <sysclk_disable_module>
	sysclk_disable_module(0, PRUSART0);
 a88:	61 e0       	ldi	r22, 0x01	; 1
 a8a:	80 e0       	ldi	r24, 0x00	; 0
 a8c:	98 db       	rcall	.-2256   	; 0x1be <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 a8e:	8f b7       	in	r24, 0x3f	; 63
 a90:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
 a92:	f8 94       	cli
	return flags;
 a94:	8c 81       	ldd	r24, Y+4	; 0x04

static void s_twi_disable(void)
{
	irqflags_t flags = cpu_irq_save();

	TWCR = _BV(TWEN);							// disable the interrupt source
 a96:	ec eb       	ldi	r30, 0xBC	; 188
 a98:	f0 e0       	ldi	r31, 0x00	; 0
 a9a:	94 e0       	ldi	r25, 0x04	; 4
 a9c:	90 83       	st	Z, r25
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 a9e:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 aa0:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 aa2:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 aa4:	45 9a       	sbi	0x08, 5	; 8
	ioport_set_pin_mode(SDA_GPIO, IOPORT_MODE_PULLUP);

	ioport_set_pin_dir(SCL_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(SCL_GPIO, IOPORT_MODE_PULLUP);

	TWCR = 0;									// disable the TWI port
 aa6:	10 82       	st	Z, r1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 aa8:	8f bf       	out	0x3f, r24	; 63
	
	cpu_irq_restore(flags);

	sysclk_disable_module(0, PRTWI);
 aaa:	67 e0       	ldi	r22, 0x07	; 7
 aac:	80 e0       	ldi	r24, 0x00	; 0
 aae:	87 db       	rcall	.-2290   	; 0x1be <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 ab0:	8f b7       	in	r24, 0x3f	; 63
 ab2:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
 ab4:	f8 94       	cli
	return flags;
 ab6:	1b 81       	ldd	r17, Y+3	; 0x03
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
 ab8:	ea e7       	ldi	r30, 0x7A	; 122
 aba:	f0 e0       	ldi	r31, 0x00	; 0
 abc:	80 81       	ld	r24, Z
 abe:	87 7f       	andi	r24, 0xF7	; 247
 ac0:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
 ac2:	eb e7       	ldi	r30, 0x7B	; 123
 ac4:	f0 e0       	ldi	r31, 0x00	; 0
 ac6:	80 81       	ld	r24, Z
 ac8:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
 aca:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
 acc:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
 ad0:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_interrupt();					// disable the ADC interrupt
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(0, PRADC);			// disable ADC sub-module
 ad4:	60 e0       	ldi	r22, 0x00	; 0
 ad6:	80 e0       	ldi	r24, 0x00	; 0
 ad8:	72 db       	rcall	.-2332   	; 0x1be <sysclk_disable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 ada:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 adc:	8f b7       	in	r24, 0x3f	; 63
 ade:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
 ae0:	f8 94       	cli
	return flags;
 ae2:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
 ae4:	65 e0       	ldi	r22, 0x05	; 5
 ae6:	80 e0       	ldi	r24, 0x00	; 0
 ae8:	6a db       	rcall	.-2348   	; 0x1be <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 aea:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 aec:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
 aee:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
 af2:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
 af6:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
 afa:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(0, PRTIM1);
 afe:	63 e0       	ldi	r22, 0x03	; 3
 b00:	80 e0       	ldi	r24, 0x00	; 0
 b02:	5d db       	rcall	.-2374   	; 0x1be <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 b04:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 b06:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
 b08:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
 b0c:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
		
		TIMSK2  = 0;							// no interrupts
 b10:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		
		ASSR    = 0;							// no async TOSC1 mode
 b14:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(0, PRTIM2);
 b18:	66 e0       	ldi	r22, 0x06	; 6
 b1a:	80 e0       	ldi	r24, 0x00	; 0
 b1c:	50 db       	rcall	.-2400   	; 0x1be <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 b1e:	8f b7       	in	r24, 0x3f	; 63
 b20:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
 b22:	f8 94       	cli
	return flags;
 b24:	8a 81       	ldd	r24, Y+2	; 0x02
 b26:	5f 93       	push	r21
 b28:	50 e8       	ldi	r21, 0x80	; 128
 b2a:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 b2e:	50 e0       	ldi	r21, 0x00	; 0
 b30:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 b34:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 b36:	8f bf       	out	0x3f, r24	; 63
 b38:	1f bf       	out	0x3f, r17	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 b3a:	89 e0       	ldi	r24, 0x09	; 9
 b3c:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
 b3e:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
 b40:	83 b7       	in	r24, 0x33	; 51
 b42:	8e 7f       	andi	r24, 0xFE	; 254
 b44:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();
	
    s_enter_sleep(SLEEP_MODE_PWR_DOWN);
    
    return retcode;								// should never be reached
}
 b46:	80 e0       	ldi	r24, 0x00	; 0
 b48:	90 e0       	ldi	r25, 0x00	; 0
 b4a:	61 96       	adiw	r28, 0x11	; 17
 b4c:	0f b6       	in	r0, 0x3f	; 63
 b4e:	f8 94       	cli
 b50:	de bf       	out	0x3e, r29	; 62
 b52:	0f be       	out	0x3f, r0	; 63
 b54:	cd bf       	out	0x3d, r28	; 61
 b56:	df 91       	pop	r29
 b58:	cf 91       	pop	r28
 b5a:	1f 91       	pop	r17
 b5c:	0f 91       	pop	r16
 b5e:	ff 90       	pop	r15
 b60:	ef 90       	pop	r14
 b62:	df 90       	pop	r13
 b64:	cf 90       	pop	r12
 b66:	bf 90       	pop	r11
 b68:	af 90       	pop	r10
 b6a:	9f 90       	pop	r9
 b6c:	8f 90       	pop	r8
 b6e:	7f 90       	pop	r7
 b70:	6f 90       	pop	r6
 b72:	08 95       	ret

00000b74 <__subsf3>:
 b74:	50 58       	subi	r21, 0x80	; 128

00000b76 <__addsf3>:
 b76:	bb 27       	eor	r27, r27
 b78:	aa 27       	eor	r26, r26
 b7a:	0e d0       	rcall	.+28     	; 0xb98 <__addsf3x>
 b7c:	75 c1       	rjmp	.+746    	; 0xe68 <__fp_round>
 b7e:	66 d1       	rcall	.+716    	; 0xe4c <__fp_pscA>
 b80:	30 f0       	brcs	.+12     	; 0xb8e <__addsf3+0x18>
 b82:	6b d1       	rcall	.+726    	; 0xe5a <__fp_pscB>
 b84:	20 f0       	brcs	.+8      	; 0xb8e <__addsf3+0x18>
 b86:	31 f4       	brne	.+12     	; 0xb94 <__addsf3+0x1e>
 b88:	9f 3f       	cpi	r25, 0xFF	; 255
 b8a:	11 f4       	brne	.+4      	; 0xb90 <__addsf3+0x1a>
 b8c:	1e f4       	brtc	.+6      	; 0xb94 <__addsf3+0x1e>
 b8e:	5b c1       	rjmp	.+694    	; 0xe46 <__fp_nan>
 b90:	0e f4       	brtc	.+2      	; 0xb94 <__addsf3+0x1e>
 b92:	e0 95       	com	r30
 b94:	e7 fb       	bst	r30, 7
 b96:	51 c1       	rjmp	.+674    	; 0xe3a <__fp_inf>

00000b98 <__addsf3x>:
 b98:	e9 2f       	mov	r30, r25
 b9a:	77 d1       	rcall	.+750    	; 0xe8a <__fp_split3>
 b9c:	80 f3       	brcs	.-32     	; 0xb7e <__addsf3+0x8>
 b9e:	ba 17       	cp	r27, r26
 ba0:	62 07       	cpc	r22, r18
 ba2:	73 07       	cpc	r23, r19
 ba4:	84 07       	cpc	r24, r20
 ba6:	95 07       	cpc	r25, r21
 ba8:	18 f0       	brcs	.+6      	; 0xbb0 <__addsf3x+0x18>
 baa:	71 f4       	brne	.+28     	; 0xbc8 <__addsf3x+0x30>
 bac:	9e f5       	brtc	.+102    	; 0xc14 <__addsf3x+0x7c>
 bae:	8f c1       	rjmp	.+798    	; 0xece <__fp_zero>
 bb0:	0e f4       	brtc	.+2      	; 0xbb4 <__addsf3x+0x1c>
 bb2:	e0 95       	com	r30
 bb4:	0b 2e       	mov	r0, r27
 bb6:	ba 2f       	mov	r27, r26
 bb8:	a0 2d       	mov	r26, r0
 bba:	0b 01       	movw	r0, r22
 bbc:	b9 01       	movw	r22, r18
 bbe:	90 01       	movw	r18, r0
 bc0:	0c 01       	movw	r0, r24
 bc2:	ca 01       	movw	r24, r20
 bc4:	a0 01       	movw	r20, r0
 bc6:	11 24       	eor	r1, r1
 bc8:	ff 27       	eor	r31, r31
 bca:	59 1b       	sub	r21, r25
 bcc:	99 f0       	breq	.+38     	; 0xbf4 <__addsf3x+0x5c>
 bce:	59 3f       	cpi	r21, 0xF9	; 249
 bd0:	50 f4       	brcc	.+20     	; 0xbe6 <__addsf3x+0x4e>
 bd2:	50 3e       	cpi	r21, 0xE0	; 224
 bd4:	68 f1       	brcs	.+90     	; 0xc30 <__addsf3x+0x98>
 bd6:	1a 16       	cp	r1, r26
 bd8:	f0 40       	sbci	r31, 0x00	; 0
 bda:	a2 2f       	mov	r26, r18
 bdc:	23 2f       	mov	r18, r19
 bde:	34 2f       	mov	r19, r20
 be0:	44 27       	eor	r20, r20
 be2:	58 5f       	subi	r21, 0xF8	; 248
 be4:	f3 cf       	rjmp	.-26     	; 0xbcc <__addsf3x+0x34>
 be6:	46 95       	lsr	r20
 be8:	37 95       	ror	r19
 bea:	27 95       	ror	r18
 bec:	a7 95       	ror	r26
 bee:	f0 40       	sbci	r31, 0x00	; 0
 bf0:	53 95       	inc	r21
 bf2:	c9 f7       	brne	.-14     	; 0xbe6 <__addsf3x+0x4e>
 bf4:	7e f4       	brtc	.+30     	; 0xc14 <__addsf3x+0x7c>
 bf6:	1f 16       	cp	r1, r31
 bf8:	ba 0b       	sbc	r27, r26
 bfa:	62 0b       	sbc	r22, r18
 bfc:	73 0b       	sbc	r23, r19
 bfe:	84 0b       	sbc	r24, r20
 c00:	ba f0       	brmi	.+46     	; 0xc30 <__addsf3x+0x98>
 c02:	91 50       	subi	r25, 0x01	; 1
 c04:	a1 f0       	breq	.+40     	; 0xc2e <__addsf3x+0x96>
 c06:	ff 0f       	add	r31, r31
 c08:	bb 1f       	adc	r27, r27
 c0a:	66 1f       	adc	r22, r22
 c0c:	77 1f       	adc	r23, r23
 c0e:	88 1f       	adc	r24, r24
 c10:	c2 f7       	brpl	.-16     	; 0xc02 <__addsf3x+0x6a>
 c12:	0e c0       	rjmp	.+28     	; 0xc30 <__addsf3x+0x98>
 c14:	ba 0f       	add	r27, r26
 c16:	62 1f       	adc	r22, r18
 c18:	73 1f       	adc	r23, r19
 c1a:	84 1f       	adc	r24, r20
 c1c:	48 f4       	brcc	.+18     	; 0xc30 <__addsf3x+0x98>
 c1e:	87 95       	ror	r24
 c20:	77 95       	ror	r23
 c22:	67 95       	ror	r22
 c24:	b7 95       	ror	r27
 c26:	f7 95       	ror	r31
 c28:	9e 3f       	cpi	r25, 0xFE	; 254
 c2a:	08 f0       	brcs	.+2      	; 0xc2e <__addsf3x+0x96>
 c2c:	b3 cf       	rjmp	.-154    	; 0xb94 <__addsf3+0x1e>
 c2e:	93 95       	inc	r25
 c30:	88 0f       	add	r24, r24
 c32:	08 f0       	brcs	.+2      	; 0xc36 <__addsf3x+0x9e>
 c34:	99 27       	eor	r25, r25
 c36:	ee 0f       	add	r30, r30
 c38:	97 95       	ror	r25
 c3a:	87 95       	ror	r24
 c3c:	08 95       	ret

00000c3e <__cmpsf2>:
 c3e:	d9 d0       	rcall	.+434    	; 0xdf2 <__fp_cmp>
 c40:	08 f4       	brcc	.+2      	; 0xc44 <__cmpsf2+0x6>
 c42:	81 e0       	ldi	r24, 0x01	; 1
 c44:	08 95       	ret

00000c46 <__divsf3>:
 c46:	0c d0       	rcall	.+24     	; 0xc60 <__divsf3x>
 c48:	0f c1       	rjmp	.+542    	; 0xe68 <__fp_round>
 c4a:	07 d1       	rcall	.+526    	; 0xe5a <__fp_pscB>
 c4c:	40 f0       	brcs	.+16     	; 0xc5e <__divsf3+0x18>
 c4e:	fe d0       	rcall	.+508    	; 0xe4c <__fp_pscA>
 c50:	30 f0       	brcs	.+12     	; 0xc5e <__divsf3+0x18>
 c52:	21 f4       	brne	.+8      	; 0xc5c <__divsf3+0x16>
 c54:	5f 3f       	cpi	r21, 0xFF	; 255
 c56:	19 f0       	breq	.+6      	; 0xc5e <__divsf3+0x18>
 c58:	f0 c0       	rjmp	.+480    	; 0xe3a <__fp_inf>
 c5a:	51 11       	cpse	r21, r1
 c5c:	39 c1       	rjmp	.+626    	; 0xed0 <__fp_szero>
 c5e:	f3 c0       	rjmp	.+486    	; 0xe46 <__fp_nan>

00000c60 <__divsf3x>:
 c60:	14 d1       	rcall	.+552    	; 0xe8a <__fp_split3>
 c62:	98 f3       	brcs	.-26     	; 0xc4a <__divsf3+0x4>

00000c64 <__divsf3_pse>:
 c64:	99 23       	and	r25, r25
 c66:	c9 f3       	breq	.-14     	; 0xc5a <__divsf3+0x14>
 c68:	55 23       	and	r21, r21
 c6a:	b1 f3       	breq	.-20     	; 0xc58 <__divsf3+0x12>
 c6c:	95 1b       	sub	r25, r21
 c6e:	55 0b       	sbc	r21, r21
 c70:	bb 27       	eor	r27, r27
 c72:	aa 27       	eor	r26, r26
 c74:	62 17       	cp	r22, r18
 c76:	73 07       	cpc	r23, r19
 c78:	84 07       	cpc	r24, r20
 c7a:	38 f0       	brcs	.+14     	; 0xc8a <__divsf3_pse+0x26>
 c7c:	9f 5f       	subi	r25, 0xFF	; 255
 c7e:	5f 4f       	sbci	r21, 0xFF	; 255
 c80:	22 0f       	add	r18, r18
 c82:	33 1f       	adc	r19, r19
 c84:	44 1f       	adc	r20, r20
 c86:	aa 1f       	adc	r26, r26
 c88:	a9 f3       	breq	.-22     	; 0xc74 <__divsf3_pse+0x10>
 c8a:	33 d0       	rcall	.+102    	; 0xcf2 <__divsf3_pse+0x8e>
 c8c:	0e 2e       	mov	r0, r30
 c8e:	3a f0       	brmi	.+14     	; 0xc9e <__divsf3_pse+0x3a>
 c90:	e0 e8       	ldi	r30, 0x80	; 128
 c92:	30 d0       	rcall	.+96     	; 0xcf4 <__divsf3_pse+0x90>
 c94:	91 50       	subi	r25, 0x01	; 1
 c96:	50 40       	sbci	r21, 0x00	; 0
 c98:	e6 95       	lsr	r30
 c9a:	00 1c       	adc	r0, r0
 c9c:	ca f7       	brpl	.-14     	; 0xc90 <__divsf3_pse+0x2c>
 c9e:	29 d0       	rcall	.+82     	; 0xcf2 <__divsf3_pse+0x8e>
 ca0:	fe 2f       	mov	r31, r30
 ca2:	27 d0       	rcall	.+78     	; 0xcf2 <__divsf3_pse+0x8e>
 ca4:	66 0f       	add	r22, r22
 ca6:	77 1f       	adc	r23, r23
 ca8:	88 1f       	adc	r24, r24
 caa:	bb 1f       	adc	r27, r27
 cac:	26 17       	cp	r18, r22
 cae:	37 07       	cpc	r19, r23
 cb0:	48 07       	cpc	r20, r24
 cb2:	ab 07       	cpc	r26, r27
 cb4:	b0 e8       	ldi	r27, 0x80	; 128
 cb6:	09 f0       	breq	.+2      	; 0xcba <__divsf3_pse+0x56>
 cb8:	bb 0b       	sbc	r27, r27
 cba:	80 2d       	mov	r24, r0
 cbc:	bf 01       	movw	r22, r30
 cbe:	ff 27       	eor	r31, r31
 cc0:	93 58       	subi	r25, 0x83	; 131
 cc2:	5f 4f       	sbci	r21, 0xFF	; 255
 cc4:	2a f0       	brmi	.+10     	; 0xcd0 <__divsf3_pse+0x6c>
 cc6:	9e 3f       	cpi	r25, 0xFE	; 254
 cc8:	51 05       	cpc	r21, r1
 cca:	68 f0       	brcs	.+26     	; 0xce6 <__divsf3_pse+0x82>
 ccc:	b6 c0       	rjmp	.+364    	; 0xe3a <__fp_inf>
 cce:	00 c1       	rjmp	.+512    	; 0xed0 <__fp_szero>
 cd0:	5f 3f       	cpi	r21, 0xFF	; 255
 cd2:	ec f3       	brlt	.-6      	; 0xcce <__divsf3_pse+0x6a>
 cd4:	98 3e       	cpi	r25, 0xE8	; 232
 cd6:	dc f3       	brlt	.-10     	; 0xcce <__divsf3_pse+0x6a>
 cd8:	86 95       	lsr	r24
 cda:	77 95       	ror	r23
 cdc:	67 95       	ror	r22
 cde:	b7 95       	ror	r27
 ce0:	f7 95       	ror	r31
 ce2:	9f 5f       	subi	r25, 0xFF	; 255
 ce4:	c9 f7       	brne	.-14     	; 0xcd8 <__divsf3_pse+0x74>
 ce6:	88 0f       	add	r24, r24
 ce8:	91 1d       	adc	r25, r1
 cea:	96 95       	lsr	r25
 cec:	87 95       	ror	r24
 cee:	97 f9       	bld	r25, 7
 cf0:	08 95       	ret
 cf2:	e1 e0       	ldi	r30, 0x01	; 1
 cf4:	66 0f       	add	r22, r22
 cf6:	77 1f       	adc	r23, r23
 cf8:	88 1f       	adc	r24, r24
 cfa:	bb 1f       	adc	r27, r27
 cfc:	62 17       	cp	r22, r18
 cfe:	73 07       	cpc	r23, r19
 d00:	84 07       	cpc	r24, r20
 d02:	ba 07       	cpc	r27, r26
 d04:	20 f0       	brcs	.+8      	; 0xd0e <__divsf3_pse+0xaa>
 d06:	62 1b       	sub	r22, r18
 d08:	73 0b       	sbc	r23, r19
 d0a:	84 0b       	sbc	r24, r20
 d0c:	ba 0b       	sbc	r27, r26
 d0e:	ee 1f       	adc	r30, r30
 d10:	88 f7       	brcc	.-30     	; 0xcf4 <__divsf3_pse+0x90>
 d12:	e0 95       	com	r30
 d14:	08 95       	ret

00000d16 <__fixsfsi>:
 d16:	04 d0       	rcall	.+8      	; 0xd20 <__fixunssfsi>
 d18:	68 94       	set
 d1a:	b1 11       	cpse	r27, r1
 d1c:	d9 c0       	rjmp	.+434    	; 0xed0 <__fp_szero>
 d1e:	08 95       	ret

00000d20 <__fixunssfsi>:
 d20:	bc d0       	rcall	.+376    	; 0xe9a <__fp_splitA>
 d22:	88 f0       	brcs	.+34     	; 0xd46 <__fixunssfsi+0x26>
 d24:	9f 57       	subi	r25, 0x7F	; 127
 d26:	90 f0       	brcs	.+36     	; 0xd4c <__fixunssfsi+0x2c>
 d28:	b9 2f       	mov	r27, r25
 d2a:	99 27       	eor	r25, r25
 d2c:	b7 51       	subi	r27, 0x17	; 23
 d2e:	a0 f0       	brcs	.+40     	; 0xd58 <__fixunssfsi+0x38>
 d30:	d1 f0       	breq	.+52     	; 0xd66 <__fixunssfsi+0x46>
 d32:	66 0f       	add	r22, r22
 d34:	77 1f       	adc	r23, r23
 d36:	88 1f       	adc	r24, r24
 d38:	99 1f       	adc	r25, r25
 d3a:	1a f0       	brmi	.+6      	; 0xd42 <__fixunssfsi+0x22>
 d3c:	ba 95       	dec	r27
 d3e:	c9 f7       	brne	.-14     	; 0xd32 <__fixunssfsi+0x12>
 d40:	12 c0       	rjmp	.+36     	; 0xd66 <__fixunssfsi+0x46>
 d42:	b1 30       	cpi	r27, 0x01	; 1
 d44:	81 f0       	breq	.+32     	; 0xd66 <__fixunssfsi+0x46>
 d46:	c3 d0       	rcall	.+390    	; 0xece <__fp_zero>
 d48:	b1 e0       	ldi	r27, 0x01	; 1
 d4a:	08 95       	ret
 d4c:	c0 c0       	rjmp	.+384    	; 0xece <__fp_zero>
 d4e:	67 2f       	mov	r22, r23
 d50:	78 2f       	mov	r23, r24
 d52:	88 27       	eor	r24, r24
 d54:	b8 5f       	subi	r27, 0xF8	; 248
 d56:	39 f0       	breq	.+14     	; 0xd66 <__fixunssfsi+0x46>
 d58:	b9 3f       	cpi	r27, 0xF9	; 249
 d5a:	cc f3       	brlt	.-14     	; 0xd4e <__fixunssfsi+0x2e>
 d5c:	86 95       	lsr	r24
 d5e:	77 95       	ror	r23
 d60:	67 95       	ror	r22
 d62:	b3 95       	inc	r27
 d64:	d9 f7       	brne	.-10     	; 0xd5c <__fixunssfsi+0x3c>
 d66:	3e f4       	brtc	.+14     	; 0xd76 <__fixunssfsi+0x56>
 d68:	90 95       	com	r25
 d6a:	80 95       	com	r24
 d6c:	70 95       	com	r23
 d6e:	61 95       	neg	r22
 d70:	7f 4f       	sbci	r23, 0xFF	; 255
 d72:	8f 4f       	sbci	r24, 0xFF	; 255
 d74:	9f 4f       	sbci	r25, 0xFF	; 255
 d76:	08 95       	ret

00000d78 <__floatunsisf>:
 d78:	e8 94       	clt
 d7a:	09 c0       	rjmp	.+18     	; 0xd8e <__floatsisf+0x12>

00000d7c <__floatsisf>:
 d7c:	97 fb       	bst	r25, 7
 d7e:	3e f4       	brtc	.+14     	; 0xd8e <__floatsisf+0x12>
 d80:	90 95       	com	r25
 d82:	80 95       	com	r24
 d84:	70 95       	com	r23
 d86:	61 95       	neg	r22
 d88:	7f 4f       	sbci	r23, 0xFF	; 255
 d8a:	8f 4f       	sbci	r24, 0xFF	; 255
 d8c:	9f 4f       	sbci	r25, 0xFF	; 255
 d8e:	99 23       	and	r25, r25
 d90:	a9 f0       	breq	.+42     	; 0xdbc <__floatsisf+0x40>
 d92:	f9 2f       	mov	r31, r25
 d94:	96 e9       	ldi	r25, 0x96	; 150
 d96:	bb 27       	eor	r27, r27
 d98:	93 95       	inc	r25
 d9a:	f6 95       	lsr	r31
 d9c:	87 95       	ror	r24
 d9e:	77 95       	ror	r23
 da0:	67 95       	ror	r22
 da2:	b7 95       	ror	r27
 da4:	f1 11       	cpse	r31, r1
 da6:	f8 cf       	rjmp	.-16     	; 0xd98 <__floatsisf+0x1c>
 da8:	fa f4       	brpl	.+62     	; 0xde8 <__floatsisf+0x6c>
 daa:	bb 0f       	add	r27, r27
 dac:	11 f4       	brne	.+4      	; 0xdb2 <__floatsisf+0x36>
 dae:	60 ff       	sbrs	r22, 0
 db0:	1b c0       	rjmp	.+54     	; 0xde8 <__floatsisf+0x6c>
 db2:	6f 5f       	subi	r22, 0xFF	; 255
 db4:	7f 4f       	sbci	r23, 0xFF	; 255
 db6:	8f 4f       	sbci	r24, 0xFF	; 255
 db8:	9f 4f       	sbci	r25, 0xFF	; 255
 dba:	16 c0       	rjmp	.+44     	; 0xde8 <__floatsisf+0x6c>
 dbc:	88 23       	and	r24, r24
 dbe:	11 f0       	breq	.+4      	; 0xdc4 <__floatsisf+0x48>
 dc0:	96 e9       	ldi	r25, 0x96	; 150
 dc2:	11 c0       	rjmp	.+34     	; 0xde6 <__floatsisf+0x6a>
 dc4:	77 23       	and	r23, r23
 dc6:	21 f0       	breq	.+8      	; 0xdd0 <__floatsisf+0x54>
 dc8:	9e e8       	ldi	r25, 0x8E	; 142
 dca:	87 2f       	mov	r24, r23
 dcc:	76 2f       	mov	r23, r22
 dce:	05 c0       	rjmp	.+10     	; 0xdda <__floatsisf+0x5e>
 dd0:	66 23       	and	r22, r22
 dd2:	71 f0       	breq	.+28     	; 0xdf0 <__floatsisf+0x74>
 dd4:	96 e8       	ldi	r25, 0x86	; 134
 dd6:	86 2f       	mov	r24, r22
 dd8:	70 e0       	ldi	r23, 0x00	; 0
 dda:	60 e0       	ldi	r22, 0x00	; 0
 ddc:	2a f0       	brmi	.+10     	; 0xde8 <__floatsisf+0x6c>
 dde:	9a 95       	dec	r25
 de0:	66 0f       	add	r22, r22
 de2:	77 1f       	adc	r23, r23
 de4:	88 1f       	adc	r24, r24
 de6:	da f7       	brpl	.-10     	; 0xdde <__floatsisf+0x62>
 de8:	88 0f       	add	r24, r24
 dea:	96 95       	lsr	r25
 dec:	87 95       	ror	r24
 dee:	97 f9       	bld	r25, 7
 df0:	08 95       	ret

00000df2 <__fp_cmp>:
 df2:	99 0f       	add	r25, r25
 df4:	00 08       	sbc	r0, r0
 df6:	55 0f       	add	r21, r21
 df8:	aa 0b       	sbc	r26, r26
 dfa:	e0 e8       	ldi	r30, 0x80	; 128
 dfc:	fe ef       	ldi	r31, 0xFE	; 254
 dfe:	16 16       	cp	r1, r22
 e00:	17 06       	cpc	r1, r23
 e02:	e8 07       	cpc	r30, r24
 e04:	f9 07       	cpc	r31, r25
 e06:	c0 f0       	brcs	.+48     	; 0xe38 <__fp_cmp+0x46>
 e08:	12 16       	cp	r1, r18
 e0a:	13 06       	cpc	r1, r19
 e0c:	e4 07       	cpc	r30, r20
 e0e:	f5 07       	cpc	r31, r21
 e10:	98 f0       	brcs	.+38     	; 0xe38 <__fp_cmp+0x46>
 e12:	62 1b       	sub	r22, r18
 e14:	73 0b       	sbc	r23, r19
 e16:	84 0b       	sbc	r24, r20
 e18:	95 0b       	sbc	r25, r21
 e1a:	39 f4       	brne	.+14     	; 0xe2a <__fp_cmp+0x38>
 e1c:	0a 26       	eor	r0, r26
 e1e:	61 f0       	breq	.+24     	; 0xe38 <__fp_cmp+0x46>
 e20:	23 2b       	or	r18, r19
 e22:	24 2b       	or	r18, r20
 e24:	25 2b       	or	r18, r21
 e26:	21 f4       	brne	.+8      	; 0xe30 <__fp_cmp+0x3e>
 e28:	08 95       	ret
 e2a:	0a 26       	eor	r0, r26
 e2c:	09 f4       	brne	.+2      	; 0xe30 <__fp_cmp+0x3e>
 e2e:	a1 40       	sbci	r26, 0x01	; 1
 e30:	a6 95       	lsr	r26
 e32:	8f ef       	ldi	r24, 0xFF	; 255
 e34:	81 1d       	adc	r24, r1
 e36:	81 1d       	adc	r24, r1
 e38:	08 95       	ret

00000e3a <__fp_inf>:
 e3a:	97 f9       	bld	r25, 7
 e3c:	9f 67       	ori	r25, 0x7F	; 127
 e3e:	80 e8       	ldi	r24, 0x80	; 128
 e40:	70 e0       	ldi	r23, 0x00	; 0
 e42:	60 e0       	ldi	r22, 0x00	; 0
 e44:	08 95       	ret

00000e46 <__fp_nan>:
 e46:	9f ef       	ldi	r25, 0xFF	; 255
 e48:	80 ec       	ldi	r24, 0xC0	; 192
 e4a:	08 95       	ret

00000e4c <__fp_pscA>:
 e4c:	00 24       	eor	r0, r0
 e4e:	0a 94       	dec	r0
 e50:	16 16       	cp	r1, r22
 e52:	17 06       	cpc	r1, r23
 e54:	18 06       	cpc	r1, r24
 e56:	09 06       	cpc	r0, r25
 e58:	08 95       	ret

00000e5a <__fp_pscB>:
 e5a:	00 24       	eor	r0, r0
 e5c:	0a 94       	dec	r0
 e5e:	12 16       	cp	r1, r18
 e60:	13 06       	cpc	r1, r19
 e62:	14 06       	cpc	r1, r20
 e64:	05 06       	cpc	r0, r21
 e66:	08 95       	ret

00000e68 <__fp_round>:
 e68:	09 2e       	mov	r0, r25
 e6a:	03 94       	inc	r0
 e6c:	00 0c       	add	r0, r0
 e6e:	11 f4       	brne	.+4      	; 0xe74 <__fp_round+0xc>
 e70:	88 23       	and	r24, r24
 e72:	52 f0       	brmi	.+20     	; 0xe88 <__fp_round+0x20>
 e74:	bb 0f       	add	r27, r27
 e76:	40 f4       	brcc	.+16     	; 0xe88 <__fp_round+0x20>
 e78:	bf 2b       	or	r27, r31
 e7a:	11 f4       	brne	.+4      	; 0xe80 <__fp_round+0x18>
 e7c:	60 ff       	sbrs	r22, 0
 e7e:	04 c0       	rjmp	.+8      	; 0xe88 <__fp_round+0x20>
 e80:	6f 5f       	subi	r22, 0xFF	; 255
 e82:	7f 4f       	sbci	r23, 0xFF	; 255
 e84:	8f 4f       	sbci	r24, 0xFF	; 255
 e86:	9f 4f       	sbci	r25, 0xFF	; 255
 e88:	08 95       	ret

00000e8a <__fp_split3>:
 e8a:	57 fd       	sbrc	r21, 7
 e8c:	90 58       	subi	r25, 0x80	; 128
 e8e:	44 0f       	add	r20, r20
 e90:	55 1f       	adc	r21, r21
 e92:	59 f0       	breq	.+22     	; 0xeaa <__fp_splitA+0x10>
 e94:	5f 3f       	cpi	r21, 0xFF	; 255
 e96:	71 f0       	breq	.+28     	; 0xeb4 <__fp_splitA+0x1a>
 e98:	47 95       	ror	r20

00000e9a <__fp_splitA>:
 e9a:	88 0f       	add	r24, r24
 e9c:	97 fb       	bst	r25, 7
 e9e:	99 1f       	adc	r25, r25
 ea0:	61 f0       	breq	.+24     	; 0xeba <__fp_splitA+0x20>
 ea2:	9f 3f       	cpi	r25, 0xFF	; 255
 ea4:	79 f0       	breq	.+30     	; 0xec4 <__fp_splitA+0x2a>
 ea6:	87 95       	ror	r24
 ea8:	08 95       	ret
 eaa:	12 16       	cp	r1, r18
 eac:	13 06       	cpc	r1, r19
 eae:	14 06       	cpc	r1, r20
 eb0:	55 1f       	adc	r21, r21
 eb2:	f2 cf       	rjmp	.-28     	; 0xe98 <__fp_split3+0xe>
 eb4:	46 95       	lsr	r20
 eb6:	f1 df       	rcall	.-30     	; 0xe9a <__fp_splitA>
 eb8:	08 c0       	rjmp	.+16     	; 0xeca <__fp_splitA+0x30>
 eba:	16 16       	cp	r1, r22
 ebc:	17 06       	cpc	r1, r23
 ebe:	18 06       	cpc	r1, r24
 ec0:	99 1f       	adc	r25, r25
 ec2:	f1 cf       	rjmp	.-30     	; 0xea6 <__fp_splitA+0xc>
 ec4:	86 95       	lsr	r24
 ec6:	71 05       	cpc	r23, r1
 ec8:	61 05       	cpc	r22, r1
 eca:	08 94       	sec
 ecc:	08 95       	ret

00000ece <__fp_zero>:
 ece:	e8 94       	clt

00000ed0 <__fp_szero>:
 ed0:	bb 27       	eor	r27, r27
 ed2:	66 27       	eor	r22, r22
 ed4:	77 27       	eor	r23, r23
 ed6:	cb 01       	movw	r24, r22
 ed8:	97 f9       	bld	r25, 7
 eda:	08 95       	ret

00000edc <__gesf2>:
 edc:	8a df       	rcall	.-236    	; 0xdf2 <__fp_cmp>
 ede:	08 f4       	brcc	.+2      	; 0xee2 <__gesf2+0x6>
 ee0:	8f ef       	ldi	r24, 0xFF	; 255
 ee2:	08 95       	ret

00000ee4 <__mulsf3>:
 ee4:	0b d0       	rcall	.+22     	; 0xefc <__mulsf3x>
 ee6:	c0 cf       	rjmp	.-128    	; 0xe68 <__fp_round>
 ee8:	b1 df       	rcall	.-158    	; 0xe4c <__fp_pscA>
 eea:	28 f0       	brcs	.+10     	; 0xef6 <__mulsf3+0x12>
 eec:	b6 df       	rcall	.-148    	; 0xe5a <__fp_pscB>
 eee:	18 f0       	brcs	.+6      	; 0xef6 <__mulsf3+0x12>
 ef0:	95 23       	and	r25, r21
 ef2:	09 f0       	breq	.+2      	; 0xef6 <__mulsf3+0x12>
 ef4:	a2 cf       	rjmp	.-188    	; 0xe3a <__fp_inf>
 ef6:	a7 cf       	rjmp	.-178    	; 0xe46 <__fp_nan>
 ef8:	11 24       	eor	r1, r1
 efa:	ea cf       	rjmp	.-44     	; 0xed0 <__fp_szero>

00000efc <__mulsf3x>:
 efc:	c6 df       	rcall	.-116    	; 0xe8a <__fp_split3>
 efe:	a0 f3       	brcs	.-24     	; 0xee8 <__mulsf3+0x4>

00000f00 <__mulsf3_pse>:
 f00:	95 9f       	mul	r25, r21
 f02:	d1 f3       	breq	.-12     	; 0xef8 <__mulsf3+0x14>
 f04:	95 0f       	add	r25, r21
 f06:	50 e0       	ldi	r21, 0x00	; 0
 f08:	55 1f       	adc	r21, r21
 f0a:	62 9f       	mul	r22, r18
 f0c:	f0 01       	movw	r30, r0
 f0e:	72 9f       	mul	r23, r18
 f10:	bb 27       	eor	r27, r27
 f12:	f0 0d       	add	r31, r0
 f14:	b1 1d       	adc	r27, r1
 f16:	63 9f       	mul	r22, r19
 f18:	aa 27       	eor	r26, r26
 f1a:	f0 0d       	add	r31, r0
 f1c:	b1 1d       	adc	r27, r1
 f1e:	aa 1f       	adc	r26, r26
 f20:	64 9f       	mul	r22, r20
 f22:	66 27       	eor	r22, r22
 f24:	b0 0d       	add	r27, r0
 f26:	a1 1d       	adc	r26, r1
 f28:	66 1f       	adc	r22, r22
 f2a:	82 9f       	mul	r24, r18
 f2c:	22 27       	eor	r18, r18
 f2e:	b0 0d       	add	r27, r0
 f30:	a1 1d       	adc	r26, r1
 f32:	62 1f       	adc	r22, r18
 f34:	73 9f       	mul	r23, r19
 f36:	b0 0d       	add	r27, r0
 f38:	a1 1d       	adc	r26, r1
 f3a:	62 1f       	adc	r22, r18
 f3c:	83 9f       	mul	r24, r19
 f3e:	a0 0d       	add	r26, r0
 f40:	61 1d       	adc	r22, r1
 f42:	22 1f       	adc	r18, r18
 f44:	74 9f       	mul	r23, r20
 f46:	33 27       	eor	r19, r19
 f48:	a0 0d       	add	r26, r0
 f4a:	61 1d       	adc	r22, r1
 f4c:	23 1f       	adc	r18, r19
 f4e:	84 9f       	mul	r24, r20
 f50:	60 0d       	add	r22, r0
 f52:	21 1d       	adc	r18, r1
 f54:	82 2f       	mov	r24, r18
 f56:	76 2f       	mov	r23, r22
 f58:	6a 2f       	mov	r22, r26
 f5a:	11 24       	eor	r1, r1
 f5c:	9f 57       	subi	r25, 0x7F	; 127
 f5e:	50 40       	sbci	r21, 0x00	; 0
 f60:	8a f0       	brmi	.+34     	; 0xf84 <__mulsf3_pse+0x84>
 f62:	e1 f0       	breq	.+56     	; 0xf9c <__mulsf3_pse+0x9c>
 f64:	88 23       	and	r24, r24
 f66:	4a f0       	brmi	.+18     	; 0xf7a <__mulsf3_pse+0x7a>
 f68:	ee 0f       	add	r30, r30
 f6a:	ff 1f       	adc	r31, r31
 f6c:	bb 1f       	adc	r27, r27
 f6e:	66 1f       	adc	r22, r22
 f70:	77 1f       	adc	r23, r23
 f72:	88 1f       	adc	r24, r24
 f74:	91 50       	subi	r25, 0x01	; 1
 f76:	50 40       	sbci	r21, 0x00	; 0
 f78:	a9 f7       	brne	.-22     	; 0xf64 <__mulsf3_pse+0x64>
 f7a:	9e 3f       	cpi	r25, 0xFE	; 254
 f7c:	51 05       	cpc	r21, r1
 f7e:	70 f0       	brcs	.+28     	; 0xf9c <__mulsf3_pse+0x9c>
 f80:	5c cf       	rjmp	.-328    	; 0xe3a <__fp_inf>
 f82:	a6 cf       	rjmp	.-180    	; 0xed0 <__fp_szero>
 f84:	5f 3f       	cpi	r21, 0xFF	; 255
 f86:	ec f3       	brlt	.-6      	; 0xf82 <__mulsf3_pse+0x82>
 f88:	98 3e       	cpi	r25, 0xE8	; 232
 f8a:	dc f3       	brlt	.-10     	; 0xf82 <__mulsf3_pse+0x82>
 f8c:	86 95       	lsr	r24
 f8e:	77 95       	ror	r23
 f90:	67 95       	ror	r22
 f92:	b7 95       	ror	r27
 f94:	f7 95       	ror	r31
 f96:	e7 95       	ror	r30
 f98:	9f 5f       	subi	r25, 0xFF	; 255
 f9a:	c1 f7       	brne	.-16     	; 0xf8c <__mulsf3_pse+0x8c>
 f9c:	fe 2b       	or	r31, r30
 f9e:	88 0f       	add	r24, r24
 fa0:	91 1d       	adc	r25, r1
 fa2:	96 95       	lsr	r25
 fa4:	87 95       	ror	r24
 fa6:	97 f9       	bld	r25, 7
 fa8:	08 95       	ret

00000faa <__tablejump2__>:
 faa:	ee 0f       	add	r30, r30
 fac:	ff 1f       	adc	r31, r31
 fae:	05 90       	lpm	r0, Z+
 fb0:	f4 91       	lpm	r31, Z
 fb2:	e0 2d       	mov	r30, r0
 fb4:	09 94       	ijmp

00000fb6 <_exit>:
 fb6:	f8 94       	cli

00000fb8 <__stop_program>:
 fb8:	ff cf       	rjmp	.-2      	; 0xfb8 <__stop_program>
