{
  "width": 32,
  "writeIdentWidth": 2,
  "nRegs": 8,
  "instructionMemoryDepth": 64,
  "dataMemoryDepth": 64,
  "nWritePorts": 3,
  "aluModeWidth": 4,
  "ldstModeWidth": 2,
  "packetModeWidth": 3,
  "xPosWidth": 5,
  "yPosWidth": 5,
  "packetLengthWidth": 8,
  "addressWidth": 8,
  "instrAddrWidth": 10,
  "packetWordOutRegAddr": 0,
  "accumRegAddr": 1,
  "maskRegAddr": 2,
  "baseAddrRegAddr": 3,
  "channelRegAddr": 4,
  "aluLatency": 1,
  "nAluRSSlots": 4,
  "nLdStRSSlots": 4,
  "nPacketRSSlots": 2,
  "nPacketOutIdents": 4,
  "nChannels": 2
}