Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:26:28 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.514        0.000                      0                 6962        0.026        0.000                      0                 6962        2.927        0.000                       0                  3117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.514        0.000                      0                 6962        0.026        0.000                      0                 6962        2.927        0.000                       0                  3117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.794ns (17.767%)  route 3.675ns (82.233%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 r  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 r  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 r  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.328     1.604    cond_stored15/out_reg[31]
    SLICE_X22Y30         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.644 r  cond_stored15/out[31]_i_4/O
                         net (fo=44, routed)          0.183     1.827    cond_stored4/mem[7][0][31]_i_6__0_2
    SLICE_X23Y28         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.867 r  cond_stored4/mem[7][0][31]_i_8__0/O
                         net (fo=1, routed)           0.046     1.913    cond_stored4/mem[7][0][31]_i_8__0_n_0
    SLICE_X23Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.951 r  cond_stored4/mem[7][0][31]_i_2__0/O
                         net (fo=160, routed)         0.936     2.887    A0_1/out_reg[0]_1
    SLICE_X30Y47         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     2.977 r  A0_1/out_reg[21]_i_2/O
                         net (fo=1, routed)           0.469     3.446    A0_1/out_reg[21]_i_2_n_0
    SLICE_X28Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.546 r  A0_1/out[21]_i_1/O
                         net (fo=3, routed)           0.958     4.504    A_read0_10/A0_1_read_data[21]
    SLICE_X16Y23         FDRE                                         r  A_read0_10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X16Y23         FDRE                                         r  A_read0_10/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y23         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.964ns (22.779%)  route 3.268ns (77.221%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 r  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 r  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 r  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.194     1.470    cond_computed14/out_reg[31]_0
    SLICE_X23Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.534 r  cond_computed14/out[31]_i_3/O
                         net (fo=38, routed)          0.426     1.960    i0/mem_reg[7][0][31]
    SLICE_X25Y24         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.022 r  i0/mem[7][0][31]_i_5/O
                         net (fo=288, routed)         0.813     2.835    A0_0/A0_0_addr0[1]
    SLICE_X19Y3          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     2.897 r  A0_0/out[7]_i_9/O
                         net (fo=1, routed)           0.027     2.924    A0_0/out[7]_i_9_n_0
    SLICE_X19Y3          MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.014 r  A0_0/out_reg[7]_i_4/O
                         net (fo=1, routed)           0.468     3.482    A0_0/out_reg[7]_i_4_n_0
    SLICE_X21Y6          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     3.582 r  A0_0/out[7]_i_2/O
                         net (fo=3, routed)           0.527     4.109    fsm6/A0_0_read_data[7]
    SLICE_X25Y20         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.209 r  fsm6/out[7]_i_1__3/O
                         net (fo=1, routed)           0.058     4.267    A_read0_00/D[7]
    SLICE_X25Y20         FDRE                                         r  A_read0_00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.024     7.024    A_read0_00/clk
    SLICE_X25Y20         FDRE                                         r  A_read0_00/out_reg[7]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y20         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_00/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.726ns (17.286%)  route 3.474ns (82.714%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 f  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 f  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 f  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.328     1.604    cond_stored15/out_reg[31]
    SLICE_X22Y30         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.644 f  cond_stored15/out[31]_i_4/O
                         net (fo=44, routed)          0.252     1.896    cond_stored15/out_reg[0]_1
    SLICE_X24Y27         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     1.934 f  cond_stored15/out[31]_i_15__0/O
                         net (fo=3, routed)           0.169     2.103    j1/out_reg[0]_1
    SLICE_X24Y25         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     2.165 r  j1/out[31]_i_7/O
                         net (fo=36, routed)          0.971     3.136    A0_1/out_reg[0]_0
    SLICE_X24Y46         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     3.236 r  A0_1/out[23]_i_1/O
                         net (fo=3, routed)           0.999     4.235    A_read1_10/A0_1_read_data[23]
    SLICE_X17Y26         FDRE                                         r  A_read1_10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.024     7.024    A_read1_10/clk
    SLICE_X17Y26         FDRE                                         r  A_read1_10/out_reg[23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X17Y26         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_read1_10/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.158ns (27.591%)  route 3.039ns (72.409%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 r  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 r  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 r  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.194     1.470    cond_computed14/out_reg[31]_0
    SLICE_X23Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.534 r  cond_computed14/out[31]_i_3/O
                         net (fo=38, routed)          0.426     1.960    i0/mem_reg[7][0][31]
    SLICE_X25Y24         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.022 r  i0/mem[7][0][31]_i_5/O
                         net (fo=288, routed)         0.773     2.795    A0_0/A0_0_addr0[1]
    SLICE_X29Y4          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     2.969 r  A0_0/out[20]_i_9/O
                         net (fo=1, routed)           0.027     2.996    A0_0/out[20]_i_9_n_0
    SLICE_X29Y4          MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.086 r  A0_0/out_reg[20]_i_4/O
                         net (fo=1, routed)           0.191     3.277    A0_0/out_reg[20]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.459 r  A0_0/out[20]_i_2/O
                         net (fo=3, routed)           0.615     4.074    fsm3/A0_0_read_data[20]
    SLICE_X21Y19         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.174 r  fsm3/out[20]_i_1__2/O
                         net (fo=1, routed)           0.058     4.232    A_read1_00/D[20]
    SLICE_X21Y19         FDRE                                         r  A_read1_00/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.024     7.024    A_read1_00/clk
    SLICE_X21Y19         FDRE                                         r  A_read1_00/out_reg[20]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y19         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_read1_00/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.064ns (25.863%)  route 3.050ns (74.137%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 r  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 r  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 r  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.194     1.470    cond_computed14/out_reg[31]_0
    SLICE_X23Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.534 r  cond_computed14/out[31]_i_3/O
                         net (fo=38, routed)          0.426     1.960    i0/mem_reg[7][0][31]
    SLICE_X25Y24         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.022 r  i0/mem[7][0][31]_i_5/O
                         net (fo=288, routed)         0.779     2.801    A0_0/A0_0_addr0[1]
    SLICE_X31Y19         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     2.915 r  A0_0/out[28]_i_7/O
                         net (fo=1, routed)           0.027     2.942    A0_0/out[28]_i_7_n_0
    SLICE_X31Y19         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.032 r  A0_0/out_reg[28]_i_3/O
                         net (fo=1, routed)           0.251     3.283    A0_0/out_reg[28]_i_3_n_0
    SLICE_X31Y19         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.383 r  A0_0/out[28]_i_2/O
                         net (fo=3, routed)           0.559     3.942    cond_computed14/A0_0_read_data[28]
    SLICE_X22Y28         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     4.090 r  cond_computed14/out[28]_i_1__5/O
                         net (fo=1, routed)           0.059     4.149    A_sh_read0_0/D[28]
    SLICE_X22Y28         FDRE                                         r  A_sh_read0_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X22Y28         FDRE                                         r  A_sh_read0_0/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y28         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.107ns (26.934%)  route 3.003ns (73.066%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 r  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 r  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 r  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.194     1.470    cond_computed14/out_reg[31]_0
    SLICE_X23Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.534 r  cond_computed14/out[31]_i_3/O
                         net (fo=38, routed)          0.426     1.960    i0/mem_reg[7][0][31]
    SLICE_X25Y24         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.022 r  i0/mem[7][0][31]_i_5/O
                         net (fo=288, routed)         0.730     2.752    A0_0/A0_0_addr0[1]
    SLICE_X30Y3          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     2.900 r  A0_0/out[4]_i_10/O
                         net (fo=1, routed)           0.011     2.911    A0_0/out[4]_i_10_n_0
    SLICE_X30Y3          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     2.994 r  A0_0/out_reg[4]_i_4/O
                         net (fo=1, routed)           0.273     3.267    A0_0/out_reg[4]_i_4_n_0
    SLICE_X29Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.418 r  A0_0/out[4]_i_2/O
                         net (fo=3, routed)           0.555     3.973    cond_computed14/A0_0_read_data[4]
    SLICE_X22Y21         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     4.086 r  cond_computed14/out[4]_i_1__5/O
                         net (fo=1, routed)           0.059     4.145    A_sh_read0_0/D[4]
    SLICE_X22Y21         FDRE                                         r  A_sh_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X22Y21         FDRE                                         r  A_sh_read0_0/out_reg[4]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y21         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.005ns (24.459%)  route 3.104ns (75.542%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 r  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 r  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 r  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.194     1.470    cond_computed14/out_reg[31]_0
    SLICE_X23Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.534 r  cond_computed14/out[31]_i_3/O
                         net (fo=38, routed)          0.426     1.960    i0/mem_reg[7][0][31]
    SLICE_X25Y24         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.022 r  i0/mem[7][0][31]_i_5/O
                         net (fo=288, routed)         0.875     2.897    A0_0/A0_0_addr0[1]
    SLICE_X19Y4          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     3.044 r  A0_0/out[9]_i_11/O
                         net (fo=1, routed)           0.027     3.071    A0_0/out[9]_i_11_n_0
    SLICE_X19Y4          MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.090     3.161 r  A0_0/out_reg[9]_i_5/O
                         net (fo=1, routed)           0.351     3.512    A0_0/mem[9]
    SLICE_X20Y6          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     3.629 r  A0_0/out[9]_i_2/O
                         net (fo=3, routed)           0.418     4.047    fsm6/A0_0_read_data[9]
    SLICE_X25Y21         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     4.086 r  fsm6/out[9]_i_1__3/O
                         net (fo=1, routed)           0.058     4.144    A_read0_00/D[9]
    SLICE_X25Y21         FDRE                                         r  A_read0_00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.024     7.024    A_read0_00/clk
    SLICE_X25Y21         FDRE                                         r  A_read0_00/out_reg[9]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X25Y21         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_00/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.055ns (25.769%)  route 3.039ns (74.231%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 r  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 r  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 r  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.194     1.470    cond_computed14/out_reg[31]_0
    SLICE_X23Y29         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.534 r  cond_computed14/out[31]_i_3/O
                         net (fo=38, routed)          0.426     1.960    i0/mem_reg[7][0][31]
    SLICE_X25Y24         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     2.022 r  i0/mem[7][0][31]_i_5/O
                         net (fo=288, routed)         0.717     2.739    A0_0/A0_0_addr0[1]
    SLICE_X32Y12         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     2.852 r  A0_0/out[24]_i_14/O
                         net (fo=1, routed)           0.011     2.863    A0_0/out[24]_i_14_n_0
    SLICE_X32Y12         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     2.946 r  A0_0/out_reg[24]_i_6/O
                         net (fo=1, routed)           0.320     3.266    A0_0/out_reg[24]_i_6_n_0
    SLICE_X30Y15         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.366 r  A0_0/out[24]_i_2/O
                         net (fo=3, routed)           0.559     3.925    cond_computed14/A0_0_read_data[24]
    SLICE_X21Y26         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     4.072 r  cond_computed14/out[24]_i_1__5/O
                         net (fo=1, routed)           0.057     4.129    A_sh_read0_0/D[24]
    SLICE_X21Y26         FDRE                                         r  A_sh_read0_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X21Y26         FDRE                                         r  A_sh_read0_0/out_reg[24]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y26         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.794ns (19.408%)  route 3.297ns (80.592%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 r  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 r  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 r  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.328     1.604    cond_stored15/out_reg[31]
    SLICE_X22Y30         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.644 r  cond_stored15/out[31]_i_4/O
                         net (fo=44, routed)          0.183     1.827    cond_stored4/mem[7][0][31]_i_6__0_2
    SLICE_X23Y28         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.867 r  cond_stored4/mem[7][0][31]_i_8__0/O
                         net (fo=1, routed)           0.046     1.913    cond_stored4/mem[7][0][31]_i_8__0_n_0
    SLICE_X23Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.951 r  cond_stored4/mem[7][0][31]_i_2__0/O
                         net (fo=160, routed)         0.936     2.887    A0_1/out_reg[0]_1
    SLICE_X30Y47         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     2.977 r  A0_1/out_reg[21]_i_2/O
                         net (fo=1, routed)           0.469     3.446    A0_1/out_reg[21]_i_2_n_0
    SLICE_X28Y47         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.546 r  A0_1/out[21]_i_1/O
                         net (fo=3, routed)           0.580     4.126    A_read1_10/A0_1_read_data[21]
    SLICE_X18Y28         FDRE                                         r  A_read1_10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.025     7.025    A_read1_10/clk
    SLICE_X18Y28         FDRE                                         r  A_read1_10/out_reg[21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X18Y28         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read1_10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 fsm12/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.726ns (17.751%)  route 3.364ns (82.249%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.035     0.035    fsm12/clk
    SLICE_X27Y27         FDRE                                         r  fsm12/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 r  fsm12/out_reg[2]/Q
                         net (fo=14, routed)          0.331     0.464    fsm12/fsm12_out[2]
    SLICE_X27Y27         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.173     0.637 f  fsm12/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=6, routed)           0.211     0.848    fsm10/out[0]_i_2__1
    SLICE_X26Y27         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.963 f  fsm10/out[0]_i_3/O
                         net (fo=1, routed)           0.213     1.176    fsm9/out_reg[0]_7
    SLICE_X25Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.276 f  fsm9/out[0]_i_2__1/O
                         net (fo=14, routed)          0.328     1.604    cond_stored15/out_reg[31]
    SLICE_X22Y30         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.644 f  cond_stored15/out[31]_i_4/O
                         net (fo=44, routed)          0.252     1.896    cond_stored15/out_reg[0]_1
    SLICE_X24Y27         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     1.934 f  cond_stored15/out[31]_i_15__0/O
                         net (fo=3, routed)           0.169     2.103    j1/out_reg[0]_1
    SLICE_X24Y25         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     2.165 r  j1/out[31]_i_7/O
                         net (fo=36, routed)          0.971     3.136    A0_1/out_reg[0]_0
    SLICE_X24Y46         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100     3.236 r  A0_1/out[23]_i_1/O
                         net (fo=3, routed)           0.889     4.125    A_read0_10/A0_1_read_data[23]
    SLICE_X17Y26         FDRE                                         r  A_read0_10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.025     7.025    A_read0_10/clk
    SLICE_X17Y26         FDRE                                         r  A_read0_10/out_reg[23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y26         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_10/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  2.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 A_read1_00/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_10/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.367%)  route 0.040ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.013     0.013    A_read1_00/clk
    SLICE_X20Y17         FDRE                                         r  A_read1_00/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_read1_00/out_reg[11]/Q
                         net (fo=2, routed)           0.040     0.092    t_10/Q[11]
    SLICE_X20Y17         FDRE                                         r  t_10/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.019     0.019    t_10/clk
    SLICE_X20Y17         FDRE                                         r  t_10/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y17         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    t_10/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 j0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.013     0.013    j0/clk
    SLICE_X23Y25         FDRE                                         r  j0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j0/out_reg[2]/Q
                         net (fo=8, routed)           0.027     0.079    j0/Q[2]
    SLICE_X23Y25         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.099 r  j0/out[3]_i_2__4/O
                         net (fo=1, routed)           0.006     0.105    j0/j0_in[3]
    SLICE_X23Y25         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.019     0.019    j0/clk
    SLICE_X23Y25         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y25         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed15/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    cond_computed15/clk
    SLICE_X22Y30         FDRE                                         r  cond_computed15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed15/out_reg[0]/Q
                         net (fo=5, routed)           0.025     0.076    par_done_reg27/cond_computed15_out
    SLICE_X22Y30         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.090 r  par_done_reg27/out[0]_i_1__117/O
                         net (fo=1, routed)           0.016     0.106    cond_computed15/out_reg[0]_1
    SLICE_X22Y30         FDRE                                         r  cond_computed15/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    cond_computed15/clk
    SLICE_X22Y30         FDRE                                         r  cond_computed15/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed15/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    cond_stored16/clk
    SLICE_X25Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored16/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    i0/cond_stored16_out
    SLICE_X25Y27         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  i0/out[0]_i_1__89/O
                         net (fo=1, routed)           0.015     0.108    cond_stored16/out_reg[0]_0
    SLICE_X25Y27         FDRE                                         r  cond_stored16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    cond_stored16/clk
    SLICE_X25Y27         FDRE                                         r  cond_stored16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y27         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg26/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed14/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    par_done_reg26/clk
    SLICE_X23Y29         FDRE                                         r  par_done_reg26/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  par_done_reg26/out_reg[0]/Q
                         net (fo=7, routed)           0.027     0.078    par_done_reg26/par_done_reg26_out
    SLICE_X23Y29         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  par_done_reg26/out[0]_i_1__114/O
                         net (fo=1, routed)           0.017     0.109    cond_computed14/out_reg[0]_1
    SLICE_X23Y29         FDRE                                         r  cond_computed14/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    cond_computed14/clk
    SLICE_X23Y29         FDRE                                         r  cond_computed14/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y29         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed14/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X25Y18         FDRE                                         r  A_int_read0_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[0]/Q
                         net (fo=66, routed)          0.060     0.111    t_00/Q[0]
    SLICE_X25Y17         FDRE                                         r  t_00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    t_00/clk
    SLICE_X25Y17         FDRE                                         r  t_00/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y17         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t_00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    par_done_reg11/clk
    SLICE_X22Y24         FDRE                                         r  par_done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg11/out_reg[0]/Q
                         net (fo=7, routed)           0.028     0.079    fsm2/par_done_reg11_out
    SLICE_X22Y24         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.093 r  fsm2/out[0]_i_1__53/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg11/out_reg[0]_0
    SLICE_X22Y24         FDRE                                         r  par_done_reg11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    par_done_reg11/clk
    SLICE_X22Y24         FDRE                                         r  par_done_reg11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y24         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored14/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    cond_stored14/clk
    SLICE_X23Y29         FDRE                                         r  cond_stored14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored14/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.080    par_done_reg26/cond_stored14_out
    SLICE_X23Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.095 r  par_done_reg26/out[0]_i_1__115/O
                         net (fo=1, routed)           0.015     0.110    cond_stored14/out_reg[0]_1
    SLICE_X23Y29         FDRE                                         r  cond_stored14/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    cond_stored14/clk
    SLICE_X23Y29         FDRE                                         r  cond_stored14/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y29         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored14/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    cond_computed4/clk
    SLICE_X25Y31         FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed4/out_reg[0]/Q
                         net (fo=4, routed)           0.030     0.081    par_done_reg3/cond_computed4_out
    SLICE_X25Y31         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  par_done_reg3/out[0]_i_1__122/O
                         net (fo=1, routed)           0.017     0.112    cond_computed4/out_reg[0]_0
    SLICE_X25Y31         FDRE                                         r  cond_computed4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    cond_computed4/clk
    SLICE_X25Y31         FDRE                                         r  cond_computed4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y31         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.013     0.013    fsm4/clk
    SLICE_X22Y27         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  fsm4/out_reg[0]/Q
                         net (fo=10, routed)          0.029     0.081    fsm4/out_reg_n_0_[0]
    SLICE_X22Y27         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.096 r  fsm4/out[0]_i_1__19/O
                         net (fo=1, routed)           0.017     0.113    fsm4/fsm4_in[0]
    SLICE_X22Y27         FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.019     0.019    fsm4/clk
    SLICE_X22Y27         FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y27         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y24  x0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y24  x0/mem_reg_0_3_13_13/SP/CLK



