INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student1/Documents/Avinash/and/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_Gate
