 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:15:34 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          1.19
  Critical Path Slack:          -0.12
  Critical Path Clk Period:      1.15
  Total Negative Slack:         -4.67
  No. of Violating Paths:       59.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1657
  Buf/Inv Cell Count:             232
  Buf Cell Count:                  26
  Inv Cell Count:                 206
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1462
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3181.628754
  Noncombinational Area:  1291.813993
  Buf/Inv Area:            332.674500
  Total Buffer Area:            56.93
  Total Inverter Area:         275.75
  Macro/Black Box Area:      0.000000
  Net Area:               1133.778070
  -----------------------------------
  Cell Area:              4473.442747
  Design Area:            5607.220817


  Design Rules
  -----------------------------------
  Total Number of Nets:          1834
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  3.13
  Mapping Optimization:               72.69
  -----------------------------------------
  Overall Compile Time:              142.32
  Overall Compile Wall Clock Time:   146.24

  --------------------------------------------------------------------

  Design  WNS: 0.12  TNS: 4.67  Number of Violating Paths: 59


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
