#Start recording tcl command: 2/28/2017 19:18:56
#Project Location: C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI; Project name: EUREKA_FPGA_SPI
prj_project open "C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/EUREKA_FPGA_SPI.ldf"
prj_src add "C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/simulation/simulation.spf"
prj_run Synthesis -impl SPI
#Stop recording: 2/28/2017 20:45:10
