/*
 * Copyright (c) 2016 Open-RnD Sp. z o.o.
 *           (c) 2016 Linaro Limited.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#ifndef _STM32F4_CLOCK_CONTROL_H_
#define _STM32F4_CLOCK_CONTROL_H_

/**
 * @file
 *
 * @brief Clock subsystem IDs for STM32F4 family
 */

enum {
	/* APB1 */
	STM32F40X_CLOCK_SUBSYS_TIM2   = 1 << 0,
	STM32F40X_CLOCK_SUBSYS_TIM3   = 1 << 1,
	STM32F40X_CLOCK_SUBSYS_TIM4   = 1 << 2,
	STM32F40X_CLOCK_SUBSYS_TIM5   = 1 << 3,
	STM32F40X_CLOCK_SUBSYS_RTC_BKP    = 1 << 4,
	STM32F40X_CLOCK_SUBSYS_WWDG   = 1 << 5,
  STM32F40X_CLOCK_SUBSYS_IWDG   = 1 << 6,
  //	STM32F40X_CLOCK_SUBSYS_I2S2EXT = 1 << 7,
  STM32F40X_CLOCK_SUBSYS_SPI2_I2S2   = 1 << 14,
  STM32F40X_CLOCK_SUBSYS_SPI3_I2S3   = 1 << 15,
  //	STM32F40X_CLOCK_SUBSYS_I2S3EXT = 1 << 16,
	STM32F40X_CLOCK_SUBSYS_USART2 = 1 << 17,
	STM32F40X_CLOCK_SUBSYS_I2C1   = 1 << 21,
	STM32F40X_CLOCK_SUBSYS_I2C2   = 1 << 22,
	STM32F40X_CLOCK_SUBSYS_I2C3   = 1 << 23,
	STM32F40X_CLOCK_SUBSYS_PWR    = 1 << 24,

	STM32F40X_CLOCK_APB2_BASE = 1 << 31,
	/* APB2 */
	STM32F40X_CLOCK_SUBSYS_TIM1   = STM32F40X_CLOCK_APB2_BASE | 1 << 0,
	STM32F40X_CLOCK_SUBSYS_TIM8   = STM32F40X_CLOCK_APB2_BASE | 1 << 1,
	STM32F40X_CLOCK_SUBSYS_USART1 = STM32F40X_CLOCK_APB2_BASE | 1 << 2,
	STM32F40X_CLOCK_SUBSYS_USART6 = STM32F40X_CLOCK_APB2_BASE | 1 << 3,
	STM32F40X_CLOCK_SUBSYS_ADC1   = STM32F40X_CLOCK_APB2_BASE | 1 << 9,
	STM32F40X_CLOCK_SUBSYS_SDIO   = STM32F40X_CLOCK_APB2_BASE | 1 << 10,
	STM32F40X_CLOCK_SUBSYS_SPI1   = STM32F40X_CLOCK_APB2_BASE | 1 << 12,
	STM32F40X_CLOCK_SUBSYS_SPI4_I2S4   = STM32F40X_CLOCK_APB2_BASE | 1 << 15,
	STM32F40X_CLOCK_SUBSYS_SYSCFG   = STM32F40X_CLOCK_APB2_BASE | 1 << 16,
	STM32F40X_CLOCK_SUBSYS_EXTI    = STM32F40X_CLOCK_APB2_BASE | 1 << 19,
	STM32F40X_CLOCK_SUBSYS_TIM9   = STM32F40X_CLOCK_APB2_BASE | 1 << 20,
	STM32F40X_CLOCK_SUBSYS_TIM10   = STM32F40X_CLOCK_APB2_BASE | 1 << 22,
	STM32F40X_CLOCK_SUBSYS_TIM11   = STM32F40X_CLOCK_APB2_BASE | 1 << 23,

	STM32F40X_CLOCK_AHB1_BASE = 1 << 30,
  /* AHB1 */
	STM32F40X_CLOCK_SUBSYS_GPIOA   = STM32F40X_CLOCK_AHB1_BASE | 1 << 0,
	STM32F40X_CLOCK_SUBSYS_GPIOB   = STM32F40X_CLOCK_AHB1_BASE | 1 << 1,
	STM32F40X_CLOCK_SUBSYS_GPIOC  = STM32F40X_CLOCK_AHB1_BASE | 1 << 2,
	STM32F40X_CLOCK_SUBSYS_GPIOD  = STM32F40X_CLOCK_AHB1_BASE | 1 << 3,
	STM32F40X_CLOCK_SUBSYS_GPIOE  = STM32F40X_CLOCK_AHB1_BASE | 1 << 4,
	STM32F40X_CLOCK_SUBSYS_GPIOH  = STM32F40X_CLOCK_AHB1_BASE | 1 << 5,
	STM32F40X_CLOCK_SUBSYS_CRC  = STM32F40X_CLOCK_AHB1_BASE | 1 << 10,
	STM32F40X_CLOCK_SUBSYS_RCC  = STM32F40X_CLOCK_AHB1_BASE | 1 << 11,
	STM32F40X_CLOCK_SUBSYS_FLASH  = STM32F40X_CLOCK_AHB1_BASE | 1 << 12,
	STM32F40X_CLOCK_SUBSYS_DMA1  = STM32F40X_CLOCK_AHB1_BASE | 1 << 13,
	STM32F40X_CLOCK_SUBSYS_DMA2  = STM32F40X_CLOCK_AHB1_BASE | 1 << 14,
	STM32F40X_CLOCK_SUBSYS_USB_OTG  = STM32F40X_CLOCK_AHB1_BASE | 1 << 15,

};

#endif /* _STM32F4_CLOCK_CONTROL_H_ */
