 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 02:30:13 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/Q (fd3qd1_hd)
                                                          0.44       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/D (fd3qd1_hd)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.05       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_STB_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg/CK (fd2qd2_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg/Q (fd2qd2_hd)
                                                          0.38       1.13 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_Z_ACK (float_multiplier_1)
                                                          0.00       1.13 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U181/Y (nd2d1_hd)
                                                          0.08       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_STB_reg/D (fds2eqd1_hd)
                                                          0.00       1.21 r
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_Z_STB_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_AB_ACK_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/o_AB_ACK_reg/Q (fd1eqd1_hd)
                                                          0.39       1.14 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U176/Y (nd2d1_hd)
                                                          0.09       1.23 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U180/Y (nr2d1_hd)
                                                          0.08       1.32 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0)
                                                          0.00       1.32 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/latch/EN (cglpd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_AB_ACK_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_AB_ACK_reg/Q (fd1eqd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U177/Y (nd2d1_hd)
                                                          0.10       1.24 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U181/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/o_AB_ACK_reg/Q (fd1eqd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U176/Y (nd2d1_hd)
                                                          0.10       1.24 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U180/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_AB_ACK_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_AB_ACK_reg/Q (fd1eqd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U176/Y (nd2d1_hd)
                                                          0.10       1.24 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U180/Y (nr2d1_hd)
                                                          0.09       1.33 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_AB_STB_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_AB_STB_reg/Q (fd2qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_AB_STB (float_multiplier_0)
                                                          0.00       1.16 f
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U175/Y (nd2d1_hd)
                                                          0.08       1.25 r
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U178/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/CK (fd1eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_AB_ACK_reg/Q (fd1eqd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U145/Y (nd2d1_hd)
                                                          0.10       1.25 r
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U148/Y (nr2d1_hd)
                                                          0.09       1.33 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_AB_ACK_reg/Q (fds2eqd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U242/Y (nd2d1_hd)
                                                          0.10       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U244/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/Q (fds2eqd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U268/Y (nd2d1_hd)
                                                          0.10       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U270/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.39       1.14 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.48       1.23 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.23 r
  data arrival time                                                  1.23

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/Q (fd3qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/sensor_core/U16/Y (nr2bd1_hd)            0.16       1.31 f
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/D (fd3qd1_hd)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fj2d1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/QN (fj2d1_hd)
                                                          0.53       1.28 r
  khu_sensor_top/sensor_core/U628/Y (nr2d1_hd)            0.07       1.35 f
  khu_sensor_top/sensor_core/r_chip_set_reg/D (fd2qd1_hd)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_chip_set_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/Q (fd3qd1_hd)
                                                          0.43       1.18 f
  khu_sensor_top/sensor_core/U15/Y (nr2bd1_hd)            0.17       1.35 f
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/D (fd3qd1_hd)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/Q (fd2qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/sensor_core/U28/Y (ivd1_hd)              0.14       1.29 r
  khu_sensor_top/sensor_core/U27/Y (oa22ad1_hd)           0.11       1.39 f
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/D (fd2qd1_hd)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd2qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U43/Y (mx2d1_hd)             0.23       1.40 f
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd2qd1_hd)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd2qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U43/Y (mx2d1_hd)             0.23       1.40 f
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd2qd1_hd)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd2qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U37/Y (mx2d1_hd)             0.23       1.40 f
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd2qd1_hd)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd2qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U37/Y (mx2d1_hd)             0.23       1.40 f
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd2qd1_hd)
                                                          0.00       1.40 f
  data arrival time                                                  1.40

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


1
