Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "Z:/Desktop/zzcpu/CPU/testcontroler_isim_beh.exe" -prj "Z:/Desktop/zzcpu/CPU/testcontroler_beh.prj" "work.testcontroler" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Desktop/zzcpu/CPU/RAM.v" into library work
Analyzing Verilog file "Z:/Desktop/zzcpu/CPU/ledDecoder.v" into library work
Analyzing Verilog file "Z:/Desktop/zzcpu/CPU/Controller.v" into library work
Analyzing Verilog file "Z:/Desktop/zzcpu/CPU/testcontroler.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ledDecoder
Compiling module RAM
Compiling module Controller
Compiling module testcontroler
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable Z:/Desktop/zzcpu/CPU/testcontroler_isim_beh.exe
Fuse Memory Usage: 27392 KB
Fuse CPU Usage: 842 ms
