$date
	Sat Feb 27 22:31:50 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module main $end
$var wire 16 ! do [15:0] $end
$var reg 1 " clk $end
$var reg 16 # di [15:0] $end
$var reg 6 $ rwaddr [5:0] $end
$var reg 1 % we $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 16 ' di [15:0] $end
$var wire 6 ( rwaddr [5:0] $end
$var wire 1 ) we $end
$var reg 16 * do [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
x)
bx (
bx '
1&
x%
bx $
bx #
1"
bx !
$end
#100
b1100101011111110 #
b1100101011111110 '
b101010 $
b101010 (
0%
0)
#2500
0"
0&
#5000
1"
1&
#5100
1%
1)
#7500
0"
0&
#10000
1"
1&
#10100
0%
0)
#12500
0"
0&
#15000
b1100101011111110 *
b1100101011111110 !
1"
1&
#15100
b1101111011101101 #
b1101111011101101 '
b111010 $
b111010 (
#17500
0"
0&
#20000
bx *
bx !
1"
1&
#22500
0"
0&
#25000
1"
1&
#27500
0"
0&
#30000
1"
1&
#30100
b1100101011111110 #
b1100101011111110 '
b101010 $
b101010 (
#32500
0"
0&
#35000
b1100101011111110 *
b1100101011111110 !
1"
1&
#35100
1%
1)
#37500
0"
0&
#40000
1"
1&
#40100
