{
    "1073754112": {
        "name": "KR",
        "address": 1073754112,
        "size": 32,
        "access": "write-only",
        "desc": "Key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value (write only, read\n              0x0000)"
            }
        ]
    },
    "1073754116": {
        "name": "PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider"
            }
        ]
    },
    "1073754120": {
        "name": "RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "Reload register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload\n              value"
            }
        ]
    },
    "1073754124": {
        "name": "SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value\n              update"
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value\n              update"
            },
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value\n              update"
            }
        ]
    },
    "1073754128": {
        "name": "WINR",
        "address": 1073754128,
        "size": 32,
        "access": "read-write",
        "desc": "Window register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window\n              value"
            }
        ]
    },
    "1073755120": {
        "name": "HWCFGR",
        "address": 1073755120,
        "size": 32,
        "access": "read-write",
        "desc": "hardware configuration\n          register",
        "fields": [
            {
                "name": "WINDOW",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Support of Window function"
            },
            {
                "name": "PR_DEFAULT",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Prescaler default value"
            }
        ]
    },
    "1073755124": {
        "name": "VERR",
        "address": 1073755124,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI IP Version register",
        "fields": [
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor Revision number"
            },
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major Revision number"
            }
        ]
    },
    "1073755128": {
        "name": "IPIDR",
        "address": 1073755128,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Identification register",
        "fields": [
            {
                "name": "IPID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IP Identification"
            }
        ]
    },
    "1073755132": {
        "name": "SIDR",
        "address": 1073755132,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Size ID register",
        "fields": [
            {
                "name": "SID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size Identification"
            }
        ]
    },
    "1073753088": {
        "name": "CR",
        "address": 1073753088,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit"
            },
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB)"
            }
        ]
    },
    "1073753092": {
        "name": "CFR",
        "address": 1073753092,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register",
        "fields": [
            {
                "name": "WDGTB",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "Timer base"
            },
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt"
            },
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value"
            }
        ]
    },
    "1073753096": {
        "name": "SR",
        "address": 1073753096,
        "size": 32,
        "access": "read-write",
        "desc": "Status register",
        "fields": [
            {
                "name": "EWIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt\n              flag"
            }
        ]
    },
    "1073881088": {
        "name": "ACR",
        "address": 1073881088,
        "size": 32,
        "access": "read-write",
        "desc": "Access control register",
        "fields": [
            {
                "name": "LATENCY",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Latency"
            },
            {
                "name": "PRFTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Prefetch enable"
            },
            {
                "name": "ICEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Instruction cache enable"
            },
            {
                "name": "ICRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Instruction cache reset"
            },
            {
                "name": "EMPTY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Flash User area empty"
            },
            {
                "name": "DBG_SWEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Debug access software\n              enable"
            }
        ]
    },
    "1073881096": {
        "name": "KEYR",
        "address": 1073881096,
        "size": 32,
        "access": "write-only",
        "desc": "Flash key register",
        "fields": [
            {
                "name": "KEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "KEYR"
            }
        ]
    },
    "1073881100": {
        "name": "OPTKEYR",
        "address": 1073881100,
        "size": 32,
        "access": "write-only",
        "desc": "Option byte key register",
        "fields": [
            {
                "name": "OPTKEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Option byte key"
            }
        ]
    },
    "1073881104": {
        "name": "SR",
        "address": 1073881104,
        "size": 32,
        "access": "read-write",
        "desc": "Status register",
        "fields": [
            {
                "name": "EOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of operation"
            },
            {
                "name": "OPERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Operation error"
            },
            {
                "name": "PROGERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Programming error"
            },
            {
                "name": "WRPERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write protected error"
            },
            {
                "name": "PGAERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Programming alignment\n              error"
            },
            {
                "name": "SIZERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Size error"
            },
            {
                "name": "PGSERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Programming sequence error"
            },
            {
                "name": "MISERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Fast programming data miss\n              error"
            },
            {
                "name": "FASTERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Fast programming error"
            },
            {
                "name": "RDERR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PCROP read error"
            },
            {
                "name": "OPTVERR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Option and Engineering bits loading\n              validity error"
            },
            {
                "name": "BSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy"
            },
            {
                "name": "CFGBSY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Programming or erase configuration\n              busy."
            }
        ]
    },
    "1073881108": {
        "name": "CR",
        "address": 1073881108,
        "size": 32,
        "access": "read-write",
        "desc": "Flash control register",
        "fields": [
            {
                "name": "PG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Programming"
            },
            {
                "name": "PER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Page erase"
            },
            {
                "name": "MER1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mass erase"
            },
            {
                "name": "PNB",
                "bitOffset": 3,
                "bitWidth": 10,
                "desc": "Page number"
            },
            {
                "name": "BKER",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Bank selection for erase operation"
            },
            {
                "name": "MER2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Mass erase, Bank 2"
            },
            {
                "name": "STRT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Start"
            },
            {
                "name": "OPTSTRT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Options modification start"
            },
            {
                "name": "FSTPG",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Fast programming"
            },
            {
                "name": "EOPIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "End of operation interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "RDERRIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PCROP read error interrupt\n              enable"
            },
            {
                "name": "OBL_LAUNCH",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Force the option byte\n              loading"
            },
            {
                "name": "SEC_PROT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Securable memory area protection\n              enable"
            },
            {
                "name": "SEC_PROT2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Securable memory area protection enable, Bank 2"
            },
            {
                "name": "OPTLOCK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Options Lock"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FLASH_CR Lock"
            }
        ]
    },
    "1073881112": {
        "name": "ECCR",
        "address": 1073881112,
        "size": 32,
        "access": "",
        "desc": "Flash ECC register",
        "fields": [
            {
                "name": "ADDR_ECC",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "ECC fail address"
            },
            {
                "name": "SYSF_ECC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ECC fail for Corrected ECC Error or\n              Double ECC Error in info block"
            },
            {
                "name": "ECCIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ECC correction interrupt\n              enable"
            },
            {
                "name": "ECCC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ECC correction"
            },
            {
                "name": "ECCD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ECC detection"
            }
        ]
    },
    "1073881116": {
        "name": "ECCR2",
        "address": 1073881116,
        "size": 32,
        "access": "",
        "desc": "Flash ECC register 2",
        "fields": [
            {
                "name": "ADDR_ECC",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "ECC fail address"
            },
            {
                "name": "SYSF_ECC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ECC fail for Corrected ECC Error or\n              Double ECC Error in info block"
            },
            {
                "name": "ECCIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ECC correction interrupt\n              enable"
            },
            {
                "name": "ECCC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ECC correction"
            },
            {
                "name": "ECCD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ECC detection"
            }
        ]
    },
    "1073881120": {
        "name": "OPTR",
        "address": 1073881120,
        "size": 32,
        "access": "read-write",
        "desc": "Flash option register",
        "fields": [
            {
                "name": "RDP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Read protection level"
            },
            {
                "name": "BOREN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BOR reset Level"
            },
            {
                "name": "BORF_LEV",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "These bits contain the VDD supply level\n              threshold that activates the reset"
            },
            {
                "name": "BORR_LEV",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "These bits contain the VDD supply level\n              threshold that releases the reset."
            },
            {
                "name": "nRST_STOP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "nRST_STOP"
            },
            {
                "name": "nRST_STDBY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "nRST_STDBY"
            },
            {
                "name": "nRSTS_HDW",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "nRSTS_HDW"
            },
            {
                "name": "IDWG_SW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Independent watchdog\n              selection"
            },
            {
                "name": "IWDG_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Independent watchdog counter freeze in\n              Stop mode"
            },
            {
                "name": "IWDG_STDBY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Independent watchdog counter freeze in\n              Standby mode"
            },
            {
                "name": "WWDG_SW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Window watchdog selection"
            },
            {
                "name": "RAM_PARITY_CHECK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SRAM parity check control"
            },
            {
                "name": "nBOOT_SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "nBOOT_SEL"
            },
            {
                "name": "nBOOT1",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Boot configuration"
            },
            {
                "name": "nBOOT0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "nBOOT0 option bit"
            },
            {
                "name": "NRST_MODE",
                "bitOffset": 27,
                "bitWidth": 2,
                "desc": "NRST_MODE"
            },
            {
                "name": "IRHEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Internal reset holder enable\n              bit"
            }
        ]
    },
    "1073881124": {
        "name": "PCROP1ASR",
        "address": 1073881124,
        "size": 32,
        "access": "read-only",
        "desc": "Flash PCROP zone A Start address\n          register",
        "fields": [
            {
                "name": "PCROP1A_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PCROP1A area start offset"
            }
        ]
    },
    "1073881128": {
        "name": "PCROP1AER",
        "address": 1073881128,
        "size": 32,
        "access": "read-only",
        "desc": "Flash PCROP zone A End address\n          register",
        "fields": [
            {
                "name": "PCROP1A_END",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PCROP1A area end offset"
            },
            {
                "name": "PCROP_RDP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PCROP area preserved when RDP level\n              decreased"
            }
        ]
    },
    "1073881132": {
        "name": "WRP1AR",
        "address": 1073881132,
        "size": 32,
        "access": "read-only",
        "desc": "Flash WRP area A address\n          register",
        "fields": [
            {
                "name": "WRP1A_STRT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "WRP area A start offset"
            },
            {
                "name": "WRP1A_END",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "WRP area A end offset"
            }
        ]
    },
    "1073881136": {
        "name": "WRP1BR",
        "address": 1073881136,
        "size": 32,
        "access": "read-only",
        "desc": "Flash WRP area B address\n          register",
        "fields": [
            {
                "name": "WRP1B_STRT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "WRP area B start offset"
            },
            {
                "name": "WRP1B_END",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "WRP area B end offset"
            }
        ]
    },
    "1073881140": {
        "name": "PCROP1BSR",
        "address": 1073881140,
        "size": 32,
        "access": "read-only",
        "desc": "Flash PCROP zone B Start address\n          register",
        "fields": [
            {
                "name": "PCROP1B_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PCROP1B area start offset"
            }
        ]
    },
    "1073881144": {
        "name": "PCROP1BER",
        "address": 1073881144,
        "size": 32,
        "access": "read-only",
        "desc": "Flash PCROP zone B End address\n          register",
        "fields": [
            {
                "name": "PCROP1B_END",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PCROP1B area end offset"
            }
        ]
    },
    "1073881216": {
        "name": "SECR",
        "address": 1073881216,
        "size": 32,
        "access": "read-only",
        "desc": "Flash Security register",
        "fields": [
            {
                "name": "SEC_SIZE",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Securable memory area size"
            },
            {
                "name": "BOOT_LOCK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "used to force boot from user\n              area"
            }
        ]
    },
    "1073829888": {
        "name": "IDCODE",
        "address": 1073829888,
        "size": 32,
        "access": "read-only",
        "desc": "MCU Device ID Code Register",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Device Identifier"
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Revision Identifier"
            }
        ]
    },
    "1073829892": {
        "name": "CR",
        "address": 1073829892,
        "size": 32,
        "access": "read-write",
        "desc": "Debug MCU Configuration\n          Register",
        "fields": [
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Debug Stop Mode"
            },
            {
                "name": "DBG_STANDBY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Debug Standby Mode"
            }
        ]
    },
    "1073829896": {
        "name": "APB_FZ1",
        "address": 1073829896,
        "size": 32,
        "access": "read-write",
        "desc": "DBG APB freeze register 1",
        "fields": [
            {
                "name": "DBG_TIMER2_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Debug Timer 2 stopped when Core is\n              halted"
            },
            {
                "name": "DBG_TIM3_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIMER6_STOP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Debug Timer 6 stopped when Core is\n              halted"
            },
            {
                "name": "DBG_TIM7_STOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_RTC_STOP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Debug RTC stopped when Core is\n              halted"
            },
            {
                "name": "DBG_WWDG_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Debug Window Wachdog stopped when Core\n              is halted"
            },
            {
                "name": "DBG_IWDG_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Debug Independent Wachdog stopped when\n              Core is halted"
            },
            {
                "name": "DBG_I2C1_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 SMBUS timeout mode stopped when\n              core is halted"
            },
            {
                "name": "DBG_LPTIM2_STOP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Clocking of LPTIMER2 counter when the\n              core is halted"
            },
            {
                "name": "DBG_LPTIM1_STOP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Clocking of LPTIMER1 counter when the\n              core is halted"
            }
        ]
    },
    "1073829900": {
        "name": "APB_FZ2",
        "address": 1073829900,
        "size": 32,
        "access": "read-write",
        "desc": "DBG APB freeze register 2",
        "fields": [
            {
                "name": "DBG_TIM1_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DBG_TIM1_STOP"
            },
            {
                "name": "DBG_TIM14_STOP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DBG_TIM14_STOP"
            },
            {
                "name": "DBG_TIM15_STOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DBG_TIM15_STOP"
            },
            {
                "name": "DBG_TIM16_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DBG_TIM16_STOP"
            },
            {
                "name": "DBG_TIM17_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DBG_TIM17_STOP"
            }
        ]
    },
    "1073876992": {
        "name": "CR",
        "address": 1073876992,
        "size": 32,
        "access": "read-write",
        "desc": "Clock control register",
        "fields": [
            {
                "name": "HSION",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "HSI16 clock enable"
            },
            {
                "name": "HSIKERON",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HSI16 always enable for peripheral\n              kernels"
            },
            {
                "name": "HSIRDY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI16 clock ready flag"
            },
            {
                "name": "HSIDIV",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "HSI16 clock division\n              factor"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "HSE clock enable"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE clock ready flag"
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSE crystal oscillator\n              bypass"
            },
            {
                "name": "CSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clock security system\n              enable"
            },
            {
                "name": "PLLON",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLL enable"
            },
            {
                "name": "PLLRDY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PLL clock ready flag"
            }
        ]
    },
    "1073876996": {
        "name": "ICSCR",
        "address": 1073876996,
        "size": 32,
        "access": "",
        "desc": "Internal clock sources calibration\n          register",
        "fields": [
            {
                "name": "HSICAL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "HSI16 clock calibration"
            },
            {
                "name": "HSITRIM",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "HSI16 clock trimming"
            }
        ]
    },
    "1073877000": {
        "name": "CFGR",
        "address": 1073877000,
        "size": 32,
        "access": "",
        "desc": "Clock configuration register",
        "fields": [
            {
                "name": "MCOPRE",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Microcontroller clock output\n              prescaler"
            },
            {
                "name": "MCOSEL",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Microcontroller clock\n              output"
            },
            {
                "name": "PPRE",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "APB prescaler"
            },
            {
                "name": "HPRE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "AHB prescaler"
            },
            {
                "name": "SWS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "System clock switch status"
            },
            {
                "name": "SW",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "System clock switch"
            }
        ]
    },
    "1073877004": {
        "name": "PLLSYSCFGR",
        "address": 1073877004,
        "size": 32,
        "access": "read-write",
        "desc": "PLL configuration register",
        "fields": [
            {
                "name": "PLLSRC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PLL input clock source"
            },
            {
                "name": "PLLM",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Division factor M of the PLL input clock\n              divider"
            },
            {
                "name": "PLLN",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "PLL frequency multiplication factor\n              N"
            },
            {
                "name": "PLLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PLLPCLK clock output\n              enable"
            },
            {
                "name": "PLLP",
                "bitOffset": 17,
                "bitWidth": 5,
                "desc": "PLL VCO division factor P for PLLPCLK\n              clock output"
            },
            {
                "name": "PLLQEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLLQCLK clock output\n              enable"
            },
            {
                "name": "PLLQ",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "PLL VCO division factor Q for PLLQCLK\n              clock output"
            },
            {
                "name": "PLLREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PLLRCLK clock output\n              enable"
            },
            {
                "name": "PLLR",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "PLL VCO division factor R for PLLRCLK\n              clock output"
            }
        ]
    },
    "1073877016": {
        "name": "CIER",
        "address": 1073877016,
        "size": 32,
        "access": "read-write",
        "desc": "Clock interrupt enable\n          register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt enable"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt enable"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt enable"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt enable"
            },
            {
                "name": "PLLSYSRDYIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt enable"
            }
        ]
    },
    "1073877020": {
        "name": "CIFR",
        "address": 1073877020,
        "size": 32,
        "access": "read-only",
        "desc": "Clock interrupt flag register",
        "fields": [
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt flag"
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt flag"
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt flag"
            },
            {
                "name": "HSERDYF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt flag"
            },
            {
                "name": "PLLSYSRDYF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt flag"
            },
            {
                "name": "CSSF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              flag"
            },
            {
                "name": "LSECSSF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt\n              flag"
            }
        ]
    },
    "1073877024": {
        "name": "CICR",
        "address": 1073877024,
        "size": 32,
        "access": "write-only",
        "desc": "Clock interrupt clear register",
        "fields": [
            {
                "name": "LSIRDYC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt clear"
            },
            {
                "name": "LSERDYC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt clear"
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt clear"
            },
            {
                "name": "HSERDYC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt clear"
            },
            {
                "name": "PLLSYSRDYC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt clear"
            },
            {
                "name": "CSSC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              clear"
            },
            {
                "name": "LSECSSC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt\n              clear"
            }
        ]
    },
    "1073877032": {
        "name": "AHBRSTR",
        "address": 1073877032,
        "size": 32,
        "access": "read-write",
        "desc": "AHB peripheral reset register",
        "fields": [
            {
                "name": "DMARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 reset"
            },
            {
                "name": "FLASHRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FLITF reset"
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC reset"
            },
            {
                "name": "AESRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES hardware accelerator\n              reset"
            },
            {
                "name": "RNGRST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random number generator\n              reset"
            }
        ]
    },
    "1073877028": {
        "name": "IOPRSTR",
        "address": 1073877028,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO reset register",
        "fields": [
            {
                "name": "IOPARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A reset"
            },
            {
                "name": "IOPBRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B reset"
            },
            {
                "name": "IOPCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C reset"
            },
            {
                "name": "IOPDRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D reset"
            },
            {
                "name": "IOPFRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F reset"
            }
        ]
    },
    "1073877036": {
        "name": "APBRSTR1",
        "address": 1073877036,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral reset register\n          1",
        "fields": [
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer reset"
            },
            {
                "name": "TIM3RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer reset"
            },
            {
                "name": "TIM6RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer reset"
            },
            {
                "name": "TIM7RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer reset"
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 reset"
            },
            {
                "name": "USART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 reset"
            },
            {
                "name": "USART3RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 reset"
            },
            {
                "name": "USART4RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "USART4 reset"
            },
            {
                "name": "LPUART1RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "LPUART1 reset"
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 reset"
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 reset"
            },
            {
                "name": "CECRST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "HDMI CEC reset"
            },
            {
                "name": "UCPD1RST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "UCPD1 reset"
            },
            {
                "name": "UCPD2RST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "UCPD2 reset"
            },
            {
                "name": "DBGRST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support reset"
            },
            {
                "name": "PWRRST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface reset"
            },
            {
                "name": "DAC1RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 interface reset"
            },
            {
                "name": "LPTIM2RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Low Power Timer 2 reset"
            },
            {
                "name": "LPTIM1RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low Power Timer 1 reset"
            }
        ]
    },
    "1073877040": {
        "name": "APBRSTR2",
        "address": 1073877040,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral reset register\n          2",
        "fields": [
            {
                "name": "SYSCFGRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG, COMP and VREFBUF\n              reset"
            },
            {
                "name": "TIM1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer reset"
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 reset"
            },
            {
                "name": "USART1RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 reset"
            },
            {
                "name": "TIM14RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer reset"
            },
            {
                "name": "TIM15RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer reset"
            },
            {
                "name": "TIM16RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer reset"
            },
            {
                "name": "TIM17RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer reset"
            },
            {
                "name": "ADCRST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC reset"
            }
        ]
    },
    "1073877044": {
        "name": "IOPENR",
        "address": 1073877044,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO clock enable register",
        "fields": [
            {
                "name": "IOPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A clock enable"
            },
            {
                "name": "IOPBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B clock enable"
            },
            {
                "name": "IOPCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C clock enable"
            },
            {
                "name": "IOPDEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D clock enable"
            },
            {
                "name": "IOPFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F clock enable"
            }
        ]
    },
    "1073877048": {
        "name": "AHBENR",
        "address": 1073877048,
        "size": 32,
        "access": "read-write",
        "desc": "AHB peripheral clock enable\n          register",
        "fields": [
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA clock enable"
            },
            {
                "name": "FLASHEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clock\n              enable"
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable"
            },
            {
                "name": "AESEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES hardware accelerator"
            },
            {
                "name": "RNGEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random number generator clock\n              enable"
            }
        ]
    },
    "1073877052": {
        "name": "APBENR1",
        "address": 1073877052,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral clock enable register\n          1",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clock enable"
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clock enable"
            },
            {
                "name": "TIM6EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer clock enable"
            },
            {
                "name": "TIM7EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer clock enable"
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable"
            },
            {
                "name": "WWDGEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG clock enable"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable"
            },
            {
                "name": "USART3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 clock enable"
            },
            {
                "name": "USART4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "USART4 clock enable"
            },
            {
                "name": "LPUART1EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "LPUART1 clock enable"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable"
            },
            {
                "name": "CECEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "HDMI CEC clock enable"
            },
            {
                "name": "UCPD1EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "UCPD1 clock enable"
            },
            {
                "name": "UCPD2EN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "UCPD2 clock enable"
            },
            {
                "name": "DBGEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support clock enable"
            },
            {
                "name": "PWREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock\n              enable"
            },
            {
                "name": "DAC1EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 interface clock\n              enable"
            },
            {
                "name": "LPTIM2EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "LPTIM2 clock enable"
            },
            {
                "name": "LPTIM1EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LPTIM1 clock enable"
            }
        ]
    },
    "1073877056": {
        "name": "APBENR2",
        "address": 1073877056,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral clock enable register\n          2",
        "fields": [
            {
                "name": "SYSCFGEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG, COMP and VREFBUF clock\n              enable"
            },
            {
                "name": "TIM1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clock enable"
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable"
            },
            {
                "name": "USART1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable"
            },
            {
                "name": "TIM14EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer clock enable"
            },
            {
                "name": "TIM15EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer clock enable"
            },
            {
                "name": "TIM16EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable"
            },
            {
                "name": "TIM17EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable"
            },
            {
                "name": "ADCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC clock enable"
            }
        ]
    },
    "1073877060": {
        "name": "IOPSMENR",
        "address": 1073877060,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO in Sleep mode clock enable\n          register",
        "fields": [
            {
                "name": "IOPASMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O port A clock enable during Sleep\n              mode"
            },
            {
                "name": "IOPBSMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I/O port B clock enable during Sleep\n              mode"
            },
            {
                "name": "IOPCSMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I/O port C clock enable during Sleep\n              mode"
            },
            {
                "name": "IOPDSMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I/O port D clock enable during Sleep\n              mode"
            },
            {
                "name": "IOPFSMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I/O port F clock enable during Sleep\n              mode"
            }
        ]
    },
    "1073877064": {
        "name": "AHBSMENR",
        "address": 1073877064,
        "size": 32,
        "access": "read-write",
        "desc": "AHB peripheral clock enable in Sleep mode\n          register",
        "fields": [
            {
                "name": "DMASMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA clock enable during Sleep\n              mode"
            },
            {
                "name": "FLASHSMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clock enable\n              during Sleep mode"
            },
            {
                "name": "SRAMSMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM clock enable during Sleep\n              mode"
            },
            {
                "name": "CRCSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable during Sleep\n              mode"
            },
            {
                "name": "AESSMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES hardware accelerator clock enable\n              during Sleep mode"
            },
            {
                "name": "RNGSMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random number generator clock enable\n              during Sleep mode"
            }
        ]
    },
    "1073877068": {
        "name": "APBSMENR1",
        "address": 1073877068,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral clock enable in Sleep mode\n          register 1",
        "fields": [
            {
                "name": "TIM2SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM3SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM6SMEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM7SMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "RTCAPBSMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable during Sleep\n              mode"
            },
            {
                "name": "WWDGSMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WWDG clock enable during Sleep\n              mode"
            },
            {
                "name": "SPI2SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART2SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART3SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART4SMEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "USART4 clock enable during Sleep\n              mode"
            },
            {
                "name": "LPUART1SMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "LPUART1 clock enable during Sleep\n              mode"
            },
            {
                "name": "I2C1SMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable during Sleep\n              mode"
            },
            {
                "name": "I2C2SMEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable during Sleep\n              mode"
            },
            {
                "name": "CECSMEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "HDMI CEC clock enable during Sleep\n              mode"
            },
            {
                "name": "UCPD1SMEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "UCPD1 clock enable during Sleep\n              mode"
            },
            {
                "name": "UCPD2SMEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "UCPD2 clock enable during Sleep\n              mode"
            },
            {
                "name": "DBGSMEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Debug support clock enable during Sleep\n              mode"
            },
            {
                "name": "PWRSMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock enable during\n              Sleep mode"
            },
            {
                "name": "DAC1SMEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 interface clock enable during Sleep\n              mode"
            },
            {
                "name": "LPTIM2SMEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Low Power Timer 2 clock enable during\n              Sleep mode"
            },
            {
                "name": "LPTIM1SMEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low Power Timer 1 clock enable during\n              Sleep mode"
            }
        ]
    },
    "1073877072": {
        "name": "APBSMENR2",
        "address": 1073877072,
        "size": 32,
        "access": "read-write",
        "desc": "APB peripheral clock enable in Sleep mode\n          register 2",
        "fields": [
            {
                "name": "SYSCFGSMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG, COMP and VREFBUF clock enable\n              during Sleep mode"
            },
            {
                "name": "TIM1SMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "SPI1SMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable during Sleep\n              mode"
            },
            {
                "name": "USART1SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM14SMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TIM14 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM15SMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM16SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "TIM17SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable during Sleep\n              mode"
            },
            {
                "name": "ADCSMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ADC clock enable during Sleep\n              mode"
            }
        ]
    },
    "1073877076": {
        "name": "CCIPR",
        "address": 1073877076,
        "size": 32,
        "access": "read-write",
        "desc": "Peripherals independent clock configuration\n          register",
        "fields": [
            {
                "name": "USART1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "USART1 clock source\n              selection"
            },
            {
                "name": "USART2SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "USART2 clock source\n              selection"
            },
            {
                "name": "CECSEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HDMI CEC clock source\n              selection"
            },
            {
                "name": "LPUART1SEL",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "LPUART1 clock source\n              selection"
            },
            {
                "name": "I2C1SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "I2C1 clock source\n              selection"
            },
            {
                "name": "I2S2SEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "I2S1 clock source\n              selection"
            },
            {
                "name": "LPTIM1SEL",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "LPTIM1 clock source\n              selection"
            },
            {
                "name": "LPTIM2SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "LPTIM2 clock source\n              selection"
            },
            {
                "name": "TIM1SEL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "TIM1 clock source\n              selection"
            },
            {
                "name": "TIM15SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TIM15 clock source\n              selection"
            },
            {
                "name": "RNGSEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "RNG clock source selection"
            },
            {
                "name": "RNGDIV",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Division factor of RNG clock\n              divider"
            },
            {
                "name": "ADCSEL",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "ADCs clock source\n              selection"
            }
        ]
    },
    "1073877084": {
        "name": "BDCR",
        "address": 1073877084,
        "size": 32,
        "access": "read-write",
        "desc": "RTC domain control register",
        "fields": [
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSE oscillator enable"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE oscillator ready"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LSE oscillator bypass"
            },
            {
                "name": "LSEDRV",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "LSE oscillator drive\n              capability"
            },
            {
                "name": "LSECSSON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CSS on LSE enable"
            },
            {
                "name": "LSECSSD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CSS on LSE failure\n              Detection"
            },
            {
                "name": "RTCSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RTC clock source selection"
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable"
            },
            {
                "name": "BDRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC domain software reset"
            },
            {
                "name": "LSCOEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low-speed clock output (LSCO)\n              enable"
            },
            {
                "name": "LSCOSEL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Low-speed clock output\n              selection"
            }
        ]
    },
    "1073877088": {
        "name": "CSR",
        "address": 1073877088,
        "size": 32,
        "access": "read-write",
        "desc": "Control/status register",
        "fields": [
            {
                "name": "LSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI oscillator enable"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSI oscillator ready"
            },
            {
                "name": "RMVF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Remove reset flags"
            },
            {
                "name": "OBLRSTF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Option byte loader reset\n              flag"
            },
            {
                "name": "PINRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Pin reset flag"
            },
            {
                "name": "PWRRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BOR or POR/PDR flag"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag"
            },
            {
                "name": "IWDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Independent window watchdog reset\n              flag"
            },
            {
                "name": "WWDGRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Window watchdog reset flag"
            },
            {
                "name": "LPWRRSTF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low-power reset flag"
            }
        ]
    },
    "1073770496": {
        "name": "CR1",
        "address": 1073770496,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register 1",
        "fields": [
            {
                "name": "LPR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Low-power run"
            },
            {
                "name": "VOS",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "Voltage scaling range\n              selection"
            },
            {
                "name": "DBP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Disable backup domain write\n              protection"
            },
            {
                "name": "FPD_LPSLP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Flash memory powered down during\n              Low-power sleep mode"
            },
            {
                "name": "FPD_LPRUN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Flash memory powered down during\n              Low-power run mode"
            },
            {
                "name": "FPD_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Flash memory powered down during Stop\n              mode"
            },
            {
                "name": "LPMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Low-power mode selection"
            }
        ]
    },
    "1073770500": {
        "name": "CR2",
        "address": 1073770500,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register 2",
        "fields": [
            {
                "name": "PVDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Power voltage detector\n              enable"
            },
            {
                "name": "PVDFT",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Power voltage detector falling threshold\n              selection"
            },
            {
                "name": "PVDRT",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Power voltage detector rising threshold\n              selection"
            }
        ]
    },
    "1073770504": {
        "name": "CR3",
        "address": 1073770504,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register 3",
        "fields": [
            {
                "name": "EWUP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP1"
            },
            {
                "name": "EWUP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP2"
            },
            {
                "name": "EWUP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP4"
            },
            {
                "name": "EWUP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable WKUP5 wakeup pin"
            },
            {
                "name": "EWUP6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Enable WKUP6 wakeup pin"
            },
            {
                "name": "RRS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM retention in Standby\n              mode"
            },
            {
                "name": "ULPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable the periodical sampling mode for\n              PDR detection"
            },
            {
                "name": "APC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Apply pull-up and pull-down\n              configuration"
            },
            {
                "name": "EIWUL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable internal wakeup\n              line"
            }
        ]
    },
    "1073770508": {
        "name": "CR4",
        "address": 1073770508,
        "size": 32,
        "access": "read-write",
        "desc": "Power control register 4",
        "fields": [
            {
                "name": "WP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP1 polarity"
            },
            {
                "name": "WP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP2 polarity"
            },
            {
                "name": "WP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP4 polarity"
            },
            {
                "name": "WP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP5 polarity"
            },
            {
                "name": "WP6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WKUP6 wakeup pin polarity"
            },
            {
                "name": "VBE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "VBAT battery charging\n              enable"
            },
            {
                "name": "VBRS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "VBAT battery charging resistor\n              selection"
            }
        ]
    },
    "1073770512": {
        "name": "SR1",
        "address": 1073770512,
        "size": 32,
        "access": "read-only",
        "desc": "Power status register 1",
        "fields": [
            {
                "name": "WUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup flag 1"
            },
            {
                "name": "WUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup flag 2"
            },
            {
                "name": "WUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup flag 4"
            },
            {
                "name": "WUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup flag 5"
            },
            {
                "name": "WUF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Wakeup flag 6"
            },
            {
                "name": "SBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Standby flag"
            },
            {
                "name": "WUFI",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wakeup flag internal"
            }
        ]
    },
    "1073770516": {
        "name": "SR2",
        "address": 1073770516,
        "size": 32,
        "access": "read-only",
        "desc": "Power status register 2",
        "fields": [
            {
                "name": "PVDO",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Power voltage detector\n              output"
            },
            {
                "name": "VOSF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Voltage scaling flag"
            },
            {
                "name": "REGLPF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Low-power regulator flag"
            },
            {
                "name": "REGLPS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Low-power regulator\n              started"
            },
            {
                "name": "FLASH_RDY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Flash ready flag"
            }
        ]
    },
    "1073770520": {
        "name": "SCR",
        "address": 1073770520,
        "size": 32,
        "access": "write-only",
        "desc": "Power status clear register",
        "fields": [
            {
                "name": "CSBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear standby flag"
            },
            {
                "name": "CWUF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 6"
            },
            {
                "name": "CWUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 5"
            },
            {
                "name": "CWUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 4"
            },
            {
                "name": "CWUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 2"
            },
            {
                "name": "CWUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 1"
            }
        ]
    },
    "1073770528": {
        "name": "PUCRA",
        "address": 1073770528,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port A pull-up control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770532": {
        "name": "PDCRA",
        "address": 1073770532,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port A pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770536": {
        "name": "PUCRB",
        "address": 1073770536,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port B pull-up control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770540": {
        "name": "PDCRB",
        "address": 1073770540,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port B pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770544": {
        "name": "PUCRC",
        "address": 1073770544,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port C pull-up control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770548": {
        "name": "PDCRC",
        "address": 1073770548,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port C pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770552": {
        "name": "PUCRD",
        "address": 1073770552,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port D pull-up control\n          register",
        "fields": [
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770556": {
        "name": "PDCRD",
        "address": 1073770556,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port D pull-down control\n          register",
        "fields": [
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770560": {
        "name": "PUCRE",
        "address": 1073770560,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port E pull-UP control\n          register",
        "fields": [
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port E pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770564": {
        "name": "PDCRE",
        "address": 1073770564,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port E pull-down control\n          register",
        "fields": [
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770568": {
        "name": "PUCRF",
        "address": 1073770568,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port F pull-up control\n          register",
        "fields": [
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            },
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y\n              (y=0..15)"
            }
        ]
    },
    "1073770572": {
        "name": "PDCRF",
        "address": 1073770572,
        "size": 32,
        "access": "read-write",
        "desc": "Power Port F pull-down control\n          register",
        "fields": [
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            },
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y\n              (y=0..15)"
            }
        ]
    },
    "1073872896": {
        "name": "DMA_ISR",
        "address": 1073872896,
        "size": 32,
        "access": "",
        "desc": "DMA interrupt status register ",
        "fields": [
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 1"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 1"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 1"
            },
            {
                "name": "TEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 1"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 2"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 2"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 2"
            },
            {
                "name": "TEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 2"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 3"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 3"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 3"
            },
            {
                "name": "TEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 3"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 4"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 4"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 4"
            },
            {
                "name": "TEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 4"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 5"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 5"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 5"
            },
            {
                "name": "TEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 5"
            },
            {
                "name": "GIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 6"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 6"
            },
            {
                "name": "HTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 6"
            },
            {
                "name": "TEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 6"
            },
            {
                "name": "GIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 7"
            },
            {
                "name": "TCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 7"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 7"
            },
            {
                "name": "TEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 7"
            }
        ]
    },
    "1073872900": {
        "name": "DMA_IFCR",
        "address": 1073872900,
        "size": 32,
        "access": "",
        "desc": "DMA interrupt flag clear register ",
        "fields": [
            {
                "name": "CGIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 1"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 1"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 1"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 1"
            },
            {
                "name": "CGIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 2"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 2"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 2"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 2"
            },
            {
                "name": "CGIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 3"
            },
            {
                "name": "CTCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 3"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 3"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 3"
            },
            {
                "name": "CGIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 4"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 4"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 4"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 4"
            },
            {
                "name": "CGIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 5"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 5"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 5"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 5"
            },
            {
                "name": "CGIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 6"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 6"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 6"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 6"
            },
            {
                "name": "CGIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 7"
            },
            {
                "name": "CTCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 7"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 7"
            },
            {
                "name": "CTEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 7"
            }
        ]
    },
    "1073872904": {
        "name": "DMA_CCR1",
        "address": 1073872904,
        "size": 32,
        "access": "",
        "desc": "DMA channel 1 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872908": {
        "name": "DMA_CNDTR1",
        "address": 1073872908,
        "size": 32,
        "access": "",
        "desc": "DMA channel x number of data register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216-1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872912": {
        "name": "DMA_CPAR1",
        "address": 1073872912,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872916": {
        "name": "DMA_CMAR1",
        "address": 1073872916,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872924": {
        "name": "DMA_CCR2",
        "address": 1073872924,
        "size": 32,
        "access": "",
        "desc": "DMA channel 2 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872928": {
        "name": "DMA_CNDTR2",
        "address": 1073872928,
        "size": 32,
        "access": "",
        "desc": "DMA channel x number of data register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216-1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872932": {
        "name": "DMA_CPAR2",
        "address": 1073872932,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872936": {
        "name": "DMA_CMAR2",
        "address": 1073872936,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872944": {
        "name": "DMA_CCR3",
        "address": 1073872944,
        "size": 32,
        "access": "",
        "desc": "DMA channel 3 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872948": {
        "name": "DMA_CNDTR3",
        "address": 1073872948,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216-1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872952": {
        "name": "DMA_CPAR3",
        "address": 1073872952,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872956": {
        "name": "DMA_CMAR3",
        "address": 1073872956,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872964": {
        "name": "DMA_CCR4",
        "address": 1073872964,
        "size": 32,
        "access": "",
        "desc": "DMA channel 4 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872968": {
        "name": "DMA_CNDTR4",
        "address": 1073872968,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216-1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872972": {
        "name": "DMA_CPAR4",
        "address": 1073872972,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872976": {
        "name": "DMA_CMAR4",
        "address": 1073872976,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872984": {
        "name": "DMA_CCR5",
        "address": 1073872984,
        "size": 32,
        "access": "",
        "desc": "DMA channel 5 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872988": {
        "name": "DMA_CNDTR5",
        "address": 1073872988,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216-1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872992": {
        "name": "DMA_CPAR5",
        "address": 1073872992,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073872996": {
        "name": "DMA_CMAR5",
        "address": 1073872996,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873004": {
        "name": "DMA_CCR6",
        "address": 1073873004,
        "size": 32,
        "access": "",
        "desc": "DMA channel 6 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873008": {
        "name": "DMA_CNDTR6",
        "address": 1073873008,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216-1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873012": {
        "name": "DMA_CPAR6",
        "address": 1073873012,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873016": {
        "name": "DMA_CMAR6",
        "address": 1073873016,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873024": {
        "name": "DMA_CCR7",
        "address": 1073873024,
        "size": 32,
        "access": "",
        "desc": "DMA channel 7 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873028": {
        "name": "DMA_CNDTR7",
        "address": 1073873028,
        "size": 32,
        "access": "",
        "desc": "DMA channel x configuration register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216-1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873032": {
        "name": "DMA_CPAR7",
        "address": 1073873032,
        "size": 32,
        "access": "",
        "desc": "DMA channel x peripheral address register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073873036": {
        "name": "DMA_CMAR7",
        "address": 1073873036,
        "size": 32,
        "access": "",
        "desc": "DMA channel x memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data will be read/written.\nWhen MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN=1)."
            }
        ]
    },
    "1073874944": {
        "name": "DMAMUX_C0CR",
        "address": 1073874944,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874948": {
        "name": "DMAMUX_C1CR",
        "address": 1073874948,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874952": {
        "name": "DMAMUX_C2CR",
        "address": 1073874952,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874956": {
        "name": "DMAMUX_C3CR",
        "address": 1073874956,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874960": {
        "name": "DMAMUX_C4CR",
        "address": 1073874960,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874964": {
        "name": "DMAMUX_C5CR",
        "address": 1073874964,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073874968": {
        "name": "DMAMUX_C6CR",
        "address": 1073874968,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1073875200": {
        "name": "DMAMUX_RG0CR",
        "address": 1073875200,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1073875204": {
        "name": "DMAMUX_RG1CR",
        "address": 1073875204,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1073875208": {
        "name": "DMAMUX_RG2CR",
        "address": 1073875208,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1073875212": {
        "name": "DMAMUX_RG3CR",
        "address": 1073875212,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1073875264": {
        "name": "DMAMUX_RGSR",
        "address": 1073875264,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMux - DMA request generator status\n          register",
        "fields": [
            {
                "name": "OF",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Trigger event overrun flag The flag is\n              set when a trigger event occurs on DMA request\n              generator channel x, while the DMA request generator\n              counter value is lower than GNBREQ. The flag is\n              cleared by writing 1 to the corresponding COFx bit in\n              DMAMUX_RGCFR register."
            }
        ]
    },
    "1073875268": {
        "name": "DMAMUX_RGCFR",
        "address": 1073875268,
        "size": 32,
        "access": "write-only",
        "desc": "DMAMux - DMA request generator clear flag\n          register",
        "fields": [
            {
                "name": "COF",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clear trigger event overrun flag Upon\n              setting, this bit clears the corresponding overrun\n              flag OFx in the DMAMUX_RGCSR register."
            }
        ]
    },
    "1073875072": {
        "name": "DMAMUX_CSR",
        "address": 1073875072,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX request line multiplexer interrupt\n          channel status register",
        "fields": [
            {
                "name": "SOF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Synchronization overrun event\n              flag"
            }
        ]
    },
    "1073875076": {
        "name": "DMAMUX_CFR",
        "address": 1073875076,
        "size": 32,
        "access": "write-only",
        "desc": "DMAMUX request line multiplexer interrupt\n          clear flag register",
        "fields": [
            {
                "name": "CSOF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Clear synchronization overrun event\n              flag"
            }
        ]
    },
    "1073875964": {
        "name": "DMAMUX_SIDR",
        "address": 1073875964,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX size identification\n          register",
        "fields": [
            {
                "name": "SID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size identification"
            }
        ]
    },
    "1073875960": {
        "name": "DMAMUX_IPIDR",
        "address": 1073875960,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX IP identification\n          register",
        "fields": [
            {
                "name": "ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IP identification"
            }
        ]
    },
    "1073875956": {
        "name": "DMAMUX_VERR",
        "address": 1073875956,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX version register",
        "fields": [
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor IP revision"
            },
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major IP revision"
            }
        ]
    },
    "1073875952": {
        "name": "DMAMUX_HWCFGR1",
        "address": 1073875952,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX hardware configuration 1\n          register",
        "fields": [
            {
                "name": "NUM_DMA_STREAMS",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "number of DMA request line multiplexer\n              (output) channels"
            },
            {
                "name": "NUM_DMA_PERIPH_REQ",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "number of DMA request lines from\n              peripherals"
            },
            {
                "name": "NUM_DMA_TRIG",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "number of synchronization\n              inputs"
            },
            {
                "name": "NUM_DMA_REQGEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "number of DMA request generator\n              channels"
            }
        ]
    },
    "1073875948": {
        "name": "DMAMUX_HWCFGR2",
        "address": 1073875948,
        "size": 32,
        "access": "read-only",
        "desc": "DMAMUX hardware configuration 2\n          register",
        "fields": [
            {
                "name": "NUM_DMA_EXT_REQ",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Number of DMA request trigger\n              inputs"
            }
        ]
    },
    "1342177280": {
        "name": "MODER",
        "address": 1342177280,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342177284": {
        "name": "OTYPER",
        "address": 1342177284,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342177288": {
        "name": "OSPEEDR",
        "address": 1342177288,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342177292": {
        "name": "PUPDR",
        "address": 1342177292,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342177296": {
        "name": "IDR",
        "address": 1342177296,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1342177300": {
        "name": "ODR",
        "address": 1342177300,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1342177304": {
        "name": "BSRR",
        "address": 1342177304,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1342177308": {
        "name": "LCKR",
        "address": 1342177308,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1342177312": {
        "name": "AFRL",
        "address": 1342177312,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1342177316": {
        "name": "AFRH",
        "address": 1342177316,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1342177320": {
        "name": "BRR",
        "address": 1342177320,
        "size": 32,
        "access": "write-only",
        "desc": "port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1342178304": {
        "name": "MODER",
        "address": 1342178304,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342178308": {
        "name": "OTYPER",
        "address": 1342178308,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342178312": {
        "name": "OSPEEDR",
        "address": 1342178312,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342178316": {
        "name": "PUPDR",
        "address": 1342178316,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1342178320": {
        "name": "IDR",
        "address": 1342178320,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1342178324": {
        "name": "ODR",
        "address": 1342178324,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1342178328": {
        "name": "BSRR",
        "address": 1342178328,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1342178332": {
        "name": "LCKR",
        "address": 1342178332,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1342178336": {
        "name": "AFRL",
        "address": 1342178336,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1342178340": {
        "name": "AFRH",
        "address": 1342178340,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1342178344": {
        "name": "BRR",
        "address": 1342178344,
        "size": 32,
        "access": "write-only",
        "desc": "port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1073885184": {
        "name": "DR",
        "address": 1073885184,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data register bits"
            }
        ]
    },
    "1073885188": {
        "name": "IDR",
        "address": 1073885188,
        "size": 32,
        "access": "read-write",
        "desc": "Independent data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "General-purpose 32-bit data register\n              bits"
            }
        ]
    },
    "1073885192": {
        "name": "CR",
        "address": 1073885192,
        "size": 32,
        "access": "",
        "desc": "Control register",
        "fields": [
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data"
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size"
            },
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit"
            }
        ]
    },
    "1073885200": {
        "name": "INIT",
        "address": 1073885200,
        "size": 32,
        "access": "read-write",
        "desc": "Initial CRC value",
        "fields": [
            {
                "name": "CRC_INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC\n              value"
            }
        ]
    },
    "1073885204": {
        "name": "POL",
        "address": 1073885204,
        "size": 32,
        "access": "read-write",
        "desc": "polynomial",
        "fields": [
            {
                "name": "POL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable polynomial"
            }
        ]
    },
    "1073879040": {
        "name": "RTSR1",
        "address": 1073879040,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection\n          register",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1073879044": {
        "name": "FTSR1",
        "address": 1073879044,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection\n          register",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1073879048": {
        "name": "SWIER1",
        "address": 1073879048,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event\n          register",
        "fields": [
            {
                "name": "SWIER0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1073879052": {
        "name": "RPR1",
        "address": 1073879052,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising edge pending\n          register",
        "fields": [
            {
                "name": "RPIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit"
            },
            {
                "name": "RPIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            },
            {
                "name": "RPIF18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "configurable event inputs x rising edge\n              Pending bit."
            }
        ]
    },
    "1073879056": {
        "name": "FPR1",
        "address": 1073879056,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling edge pending\n          register",
        "fields": [
            {
                "name": "FPIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            },
            {
                "name": "FPIF18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "configurable event inputs x falling edge\n              pending bit."
            }
        ]
    },
    "1073879136": {
        "name": "EXTICR1",
        "address": 1073879136,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection\n          register",
        "fields": [
            {
                "name": "EXTI0_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI8_15",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI16_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI24_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            }
        ]
    },
    "1073879140": {
        "name": "EXTICR2",
        "address": 1073879140,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection\n          register",
        "fields": [
            {
                "name": "EXTI0_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI8_15",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI16_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI24_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            }
        ]
    },
    "1073879144": {
        "name": "EXTICR3",
        "address": 1073879144,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection\n          register",
        "fields": [
            {
                "name": "EXTI0_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI8_15",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI16_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI24_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            }
        ]
    },
    "1073879148": {
        "name": "EXTICR4",
        "address": 1073879148,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI external interrupt selection\n          register",
        "fields": [
            {
                "name": "EXTI0_7",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI8_15",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI16_23",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            },
            {
                "name": "EXTI24_31",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "GPIO port selection"
            }
        ]
    },
    "1073879168": {
        "name": "IMR1",
        "address": 1073879168,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with interrupt mask\n          register",
        "fields": [
            {
                "name": "IM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            }
        ]
    },
    "1073879172": {
        "name": "EMR1",
        "address": 1073879172,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with event mask\n          register",
        "fields": [
            {
                "name": "EM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            }
        ]
    },
    "1073879184": {
        "name": "IMR2",
        "address": 1073879184,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with interrupt mask\n          register",
        "fields": [
            {
                "name": "IM32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            },
            {
                "name": "IM33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wakeup with interrupt mask on event\n              input"
            }
        ]
    },
    "1073879188": {
        "name": "EMR2",
        "address": 1073879188,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI CPU wakeup with event mask\n          register",
        "fields": [
            {
                "name": "EM32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            },
            {
                "name": "EM33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU wakeup with event mask on event\n              input"
            }
        ]
    },
    "1073880024": {
        "name": "HWCFGR7",
        "address": 1073880024,
        "size": 32,
        "access": "read-write",
        "desc": "Hardware configuration\n          registers",
        "fields": [
            {
                "name": "CPUEVENT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "HW configuration CPU event\n              generation"
            }
        ]
    },
    "1073880028": {
        "name": "HWCFGR6",
        "address": 1073880028,
        "size": 32,
        "access": "read-write",
        "desc": "Hardware configuration\n          registers",
        "fields": [
            {
                "name": "CPUEVENT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "HW configuration CPU event\n              generation"
            }
        ]
    },
    "1073880032": {
        "name": "HWCFGR5",
        "address": 1073880032,
        "size": 32,
        "access": "read-write",
        "desc": "Hardware configuration\n          registers",
        "fields": [
            {
                "name": "CPUEVENT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "HW configuration CPU event\n              generation"
            }
        ]
    },
    "1073880036": {
        "name": "HWCFGR4",
        "address": 1073880036,
        "size": 32,
        "access": "read-write",
        "desc": "Hardware configuration\n          registers",
        "fields": [
            {
                "name": "EVENT_TRG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "HW configuration event trigger\n              type"
            }
        ]
    },
    "1073880040": {
        "name": "HWCFGR3",
        "address": 1073880040,
        "size": 32,
        "access": "read-write",
        "desc": "Hardware configuration\n          registers",
        "fields": [
            {
                "name": "EVENT_TRG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "HW configuration event trigger\n              type"
            }
        ]
    },
    "1073880044": {
        "name": "HWCFGR2",
        "address": 1073880044,
        "size": 32,
        "access": "read-write",
        "desc": "Hardware configuration\n          registers",
        "fields": [
            {
                "name": "EVENT_TRG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "HW configuration event trigger\n              type"
            }
        ]
    },
    "1073880048": {
        "name": "HWCFGR1",
        "address": 1073880048,
        "size": 32,
        "access": "read-only",
        "desc": "Hardware configuration\n          registers",
        "fields": [
            {
                "name": "NBIOPORT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HW configuration of number of IO\n              ports"
            },
            {
                "name": "CPUEVTEN",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "HW configuration of CPU event output\n              enable"
            },
            {
                "name": "NBCPUS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "configuration number of\n              CPUs"
            },
            {
                "name": "NBEVENTS",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "configuration number of\n              event"
            }
        ]
    },
    "1073880052": {
        "name": "VERR",
        "address": 1073880052,
        "size": 32,
        "access": "read-only",
        "desc": "AES version register",
        "fields": [
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major revision"
            },
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor revision"
            }
        ]
    },
    "1073880056": {
        "name": "IPIDR",
        "address": 1073880056,
        "size": 32,
        "access": "read-only",
        "desc": "AES identification register",
        "fields": [
            {
                "name": "ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Identification code"
            }
        ]
    },
    "1073880060": {
        "name": "SIDR",
        "address": 1073880060,
        "size": 32,
        "access": "read-only",
        "desc": "AES size ID register",
        "fields": [
            {
                "name": "ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size Identification code"
            }
        ]
    },
    "1073824768": {
        "name": "CR1",
        "address": 1073824768,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073824772": {
        "name": "CR2",
        "address": 1073824772,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073824780": {
        "name": "DIER",
        "address": 1073824780,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073824784": {
        "name": "SR",
        "address": 1073824784,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073824788": {
        "name": "EGR",
        "address": 1073824788,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073824792": {
        "name": "CCMR1_Output",
        "address": 1073824792,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "OC1M_2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073824800": {
        "name": "CCER",
        "address": 1073824800,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073824804": {
        "name": "CNT",
        "address": 1073824804,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073824808": {
        "name": "PSC",
        "address": 1073824808,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073824812": {
        "name": "ARR",
        "address": 1073824812,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073824816": {
        "name": "RCR",
        "address": 1073824816,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073824820": {
        "name": "CCR1",
        "address": 1073824820,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073824836": {
        "name": "BDTR",
        "address": 1073824836,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional"
            }
        ]
    },
    "1073824840": {
        "name": "DCR",
        "address": 1073824840,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073824844": {
        "name": "DMAR",
        "address": 1073824844,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073824864": {
        "name": "AF1",
        "address": 1073824864,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 option register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable"
            },
            {
                "name": "BKDFBK1E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK DFSDM_BREAK1 enable"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarit"
            }
        ]
    },
    "1073824872": {
        "name": "TISEL",
        "address": 1073824872,
        "size": 32,
        "access": "read-write",
        "desc": "input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects input"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects input"
            }
        ]
    },
    "1073823744": {
        "name": "CR1",
        "address": 1073823744,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bitfield indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS) used by the dead-time generators and the digital filters (TIx)"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073823748": {
        "name": "CR2",
        "address": 1073823748,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register)."
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output idle state 2 (OC2 output)\nNote: This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in the TIM15_BDTR register)."
            }
        ]
    },
    "1073823752": {
        "name": "SMCR",
        "address": 1073823752,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "SMS1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nOther codes: reserved.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS='00100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS1",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection\nThis bit field selects the trigger input to be used to synchronize the counter.\nOther: Reserved\nSee  for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "SMS2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nOther codes: reserved.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS='00100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS2",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection\nThis bit field selects the trigger input to be used to synchronize the counter.\nOther: Reserved\nSee  for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            }
        ]
    },
    "1073823756": {
        "name": "DIER",
        "address": 1073823756,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073823760": {
        "name": "SR",
        "address": 1073823760,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to control register (TIM15_SMCR)), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nrefer to CC1IF description"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode, both edges in case gated mode is selected). It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 overcapture flag\nRefer to CC1OF description"
            }
        ]
    },
    "1073823764": {
        "name": "EGR",
        "address": 1073823764,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware.\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073823768": {
        "name": "CCMR1_Output",
        "address": 1073823768,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast enable\nThis bit decreases the latency between a trigger event and a transition on the timer output. It must be used in one-pulse mode (OPM bit set in TIMx_CR1 register), to have the output pulse starting as soon as possible after the starting trigger."
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload enable\nNote: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).\nThe PWM mode can be used without validating the preload register only in one pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed."
            },
            {
                "name": "OC1M1",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode\nThese bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.\nNote: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).\nIn PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from 'frozen' mode to 'PWM' mode.\nOn channels that have a complementary output, this bit field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the OC1M active bits take the new value from the preloaded bits only when a COM event is generated.\nThe OC1M[3] bit is not contiguous, located in bit 16."
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast enable"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload enable"
            },
            {
                "name": "OC2M1",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC1M2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode\nThese bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.\nNote: These bits can not be modified as long as LOCK level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).\nIn PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from 'frozen' mode to 'PWM' mode.\nOn channels that have a complementary output, this bit field is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the OC1M active bits take the new value from the preloaded bits only when a COM event is generated.\nThe OC1M[3] bit is not contiguous, located in bit 16."
            },
            {
                "name": "OC2M2",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode"
            }
        ]
    },
    "1073823776": {
        "name": "CCER",
        "address": 1073823776,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to  for details."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0: this configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nOn channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity\nCC1 channel configured as output:\nCC1 channel configured as input:\nThis bit is used in conjunction with CC1P to define the polarity of TI1FP1 and TI2FP1. Refer\nto CC1P description.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).\nOn channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output polarity\nRefer to CC1NP description"
            }
        ]
    },
    "1073823780": {
        "name": "CNT",
        "address": 1073823780,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073823784": {
        "name": "PSC",
        "address": 1073823784,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073823788": {
        "name": "ARR",
        "address": 1073823788,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073823792": {
        "name": "RCR",
        "address": 1073823792,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073823796": {
        "name": "CCR1",
        "address": 1073823796,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073823800": {
        "name": "CCR2",
        "address": 1073823800,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073823812": {
        "name": "BDTR",
        "address": 1073823812,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 on channels configured as outputs.\nSee OC/OCN enable description for more details (enable register (TIM15_CCER) on page818).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (enable register (TIM15_CCER) on page818).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n1; Break inputs (BRK and CCS clock failure event) enabled\nThis bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nAny write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nSee OC/OCN enable description for more details (enable register (TIM15_CCER) on page818)."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample the BRK input signal and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm\nThis bit is cleared by hardware when no break source is active.\nThe BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared.\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional\nIn the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices.\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            }
        ]
    },
    "1073823816": {
        "name": "DCR",
        "address": 1073823816,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n..."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).\n..."
            }
        ]
    },
    "1073823820": {
        "name": "DMAR",
        "address": 1073823820,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073823840": {
        "name": "AF1",
        "address": 1073823840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 alternate register 1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer's BRK input. BKIN input is 'ORed' with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable\nThis bit enables the COMP1 for the timer's BRK input. COMP1 output is 'ORed' with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable\nThis bit enables the COMP2 for the timer's BRK input. COMP2 output is 'ORed' with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP3E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BRK COMP3 enable\nThis bit enables the COMP3 for the timer's BRK input. COMP3 output is 'ORed' with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP3P",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BRK COMP3 input polarity\nThis bit selects the COMP3 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073823848": {
        "name": "TISEL",
        "address": 1073823848,
        "size": 32,
        "access": "read-write",
        "desc": "input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15] input\nOthers: Reserved"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects TI2[0] to TI2[15] input\nOthers: Reserved"
            }
        ]
    },
    "1073821696": {
        "name": "CR1",
        "address": 1073821696,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO Full interrupt\n              enable"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt\n              enable"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "End of Block interrupt\n              enable"
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receiver timeout interrupt\n              enable"
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "DEAT"
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DEDT"
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt\n              enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073821700": {
        "name": "CR2",
        "address": 1073821700,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD4_7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "ADD0_3",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Receiver timeout enable"
            },
            {
                "name": "ABRMOD",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Auto baud rate mode"
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Auto baud rate enable"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "TAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level\n              inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level\n              inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable"
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt\n              enable"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LIN break detection length"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address\n              Detection"
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When the DSI_NSS bit is set, the NSS pin\n              input will be ignored"
            },
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronous Slave mode\n              enable"
            }
        ]
    },
    "1073821704": {
        "name": "CR3",
        "address": 1073821704,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold\n              configuration"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt\n              enable"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold\n              configuration"
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Tr Complete before guard time, interrupt\n              enable"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "threshold interrupt enable"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt\n              enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag\n              selection"
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Smartcard auto-retry count"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity\n              selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception\n              Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method\n              enable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable"
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Ir low-power"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Ir mode enable"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073821708": {
        "name": "BRR",
        "address": 1073821708,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "BRR_4_15",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "BRR_4_15"
            },
            {
                "name": "BRR_0_3",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "BRR_0_3"
            }
        ]
    },
    "1073821712": {
        "name": "GTPR",
        "address": 1073821712,
        "size": 32,
        "access": "read-write",
        "desc": "Guard time and prescaler\n          register",
        "fields": [
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value"
            },
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073821716": {
        "name": "RTOR",
        "address": 1073821716,
        "size": 32,
        "access": "read-write",
        "desc": "Receiver timeout register",
        "fields": [
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block Length"
            },
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value"
            }
        ]
    },
    "1073821720": {
        "name": "RQR",
        "address": 1073821720,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush\n              request"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            },
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request"
            }
        ]
    },
    "1073821724": {
        "name": "ISR",
        "address": 1073821724,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status\n          register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag"
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Transmission complete before guard time\n              flag"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO Full"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO Empty"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ABRF"
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ABRE"
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun error\n              flag"
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBF"
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOF"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1073821728": {
        "name": "ICR",
        "address": 1073821728,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear\n              flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun clear\n              flag"
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block clear flag"
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout clear\n              flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection clear\n              flag"
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission complete before Guard time\n              clear flag"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear\n              flag"
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFIFO empty clear flag"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear\n              flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1073821732": {
        "name": "RDR",
        "address": 1073821732,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1073821736": {
        "name": "TDR",
        "address": 1073821736,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1073821740": {
        "name": "PRESC",
        "address": 1073821740,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler"
            }
        ]
    },
    "1073819648": {
        "name": "CR1",
        "address": 1073819648,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode\n              enable"
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional\n              mode"
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation\n              enable"
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC transfer next"
            },
            {
                "name": "DFF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data frame format"
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only"
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management"
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable"
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control"
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection"
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase"
            }
        ]
    },
    "1073819652": {
        "name": "CR2",
        "address": 1073819652,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable"
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable"
            },
            {
                "name": "NSSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pulse management"
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt\n              enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt\n              enable"
            },
            {
                "name": "DS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Data size"
            },
            {
                "name": "FRXTH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FIFO reception threshold"
            },
            {
                "name": "LDMA_RX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Last DMA transfer for\n              reception"
            },
            {
                "name": "LDMA_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Last DMA transfer for\n              transmission"
            }
        ]
    },
    "1073819656": {
        "name": "SR",
        "address": 1073819656,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty"
            },
            {
                "name": "CHSIDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel side"
            },
            {
                "name": "UDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Underrun flag"
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag"
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag"
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag"
            },
            {
                "name": "TIFRFE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error"
            },
            {
                "name": "FRLVL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "FIFO reception level"
            },
            {
                "name": "FTLVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "FIFO transmission level"
            }
        ]
    },
    "1073819660": {
        "name": "DR",
        "address": 1073819660,
        "size": 32,
        "access": "read-write",
        "desc": "data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register"
            }
        ]
    },
    "1073819664": {
        "name": "CRCPR",
        "address": 1073819664,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register"
            }
        ]
    },
    "1073819668": {
        "name": "RXCRCR",
        "address": 1073819668,
        "size": 32,
        "access": "read-only",
        "desc": "RX CRC register",
        "fields": [
            {
                "name": "RxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register"
            }
        ]
    },
    "1073819672": {
        "name": "TXCRCR",
        "address": 1073819672,
        "size": 32,
        "access": "read-only",
        "desc": "TX CRC register",
        "fields": [
            {
                "name": "TxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tx CRC register"
            }
        ]
    },
    "1073819676": {
        "name": "I2SCFGR",
        "address": 1073819676,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "CHLEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel length (number of bits per audio\n              channel)"
            },
            {
                "name": "DATLEN",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data length to be\n              transferred"
            },
            {
                "name": "CKPOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Inactive state clock\n              polarity"
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "standard selection"
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCM frame synchronization"
            },
            {
                "name": "I2SCFG",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "I2S configuration mode"
            },
            {
                "name": "SE2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2S enable"
            },
            {
                "name": "I2SMOD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2S mode selection"
            }
        ]
    },
    "1073819680": {
        "name": "I2SPR",
        "address": 1073819680,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler register",
        "fields": [
            {
                "name": "I2SDIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "linear prescaler"
            },
            {
                "name": "ODD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Odd factor for the\n              prescaler"
            },
            {
                "name": "MCKOE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Master clock output enable"
            }
        ]
    },
    "1073820656": {
        "name": "HWCFGR",
        "address": 1073820656,
        "size": 32,
        "access": "read-only",
        "desc": "hardware configuration\n          register",
        "fields": [
            {
                "name": "CRCCFG",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "CRC capable at SPI mode"
            },
            {
                "name": "I2SCFG",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "I2S mode implementation"
            },
            {
                "name": "I2SCKCFG",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "I2S master clock generator at I2S\n              mode"
            },
            {
                "name": "DSCFG",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "SPI data size\n              configuration"
            },
            {
                "name": "NSSCFG",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "NSS pulse feature enhancement at SPI\n              master"
            }
        ]
    },
    "1073820660": {
        "name": "VERR",
        "address": 1073820660,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI IP Version register",
        "fields": [
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor Revision number"
            },
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major Revision number"
            }
        ]
    },
    "1073820664": {
        "name": "IPIDR",
        "address": 1073820664,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Identification register",
        "fields": [
            {
                "name": "IPID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IP Identification"
            }
        ]
    },
    "1073820668": {
        "name": "SIDR",
        "address": 1073820668,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Size ID register",
        "fields": [
            {
                "name": "SID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size Identification"
            }
        ]
    },
    "1073818624": {
        "name": "CR1",
        "address": 1073818624,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073818628": {
        "name": "CR2",
        "address": 1073818628,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output Idle state 6 (OC6\n              output)"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Idle state 5 (OC5\n              output)"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output Idle state 4"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073818632": {
        "name": "SMCR",
        "address": 1073818632,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection"
            },
            {
                "name": "TS_4",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection - bit\n              3"
            },
            {
                "name": "TS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection"
            }
        ]
    },
    "1073818636": {
        "name": "DIER",
        "address": 1073818636,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073818640": {
        "name": "SR",
        "address": 1073818640,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System Break interrupt\n              flag"
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag"
            },
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag"
            }
        ]
    },
    "1073818644": {
        "name": "EGR",
        "address": 1073818644,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation"
            }
        ]
    },
    "1073818648": {
        "name": "CCMR1_Output",
        "address": 1073818648,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output Compare 1 clear\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output Compare 2 clear\n              enable"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            },
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode - bit\n              3"
            }
        ]
    },
    "1073818652": {
        "name": "CCMR2_Output",
        "address": 1073818652,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3\n              selection"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 3 fast\n              enable"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 3 preload\n              enable"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 3 mode"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 3 clear\n              enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4\n              selection"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 4 fast\n              enable"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 4 preload\n              enable"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 4 mode"
            },
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 4 clear\n              enable"
            },
            {
                "name": "OC3M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 3 mode - bit\n              3"
            },
            {
                "name": "OC4M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 4 mode - bit\n              3"
            }
        ]
    },
    "1073818656": {
        "name": "CCER",
        "address": 1073818656,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 complementary output\n              polarity"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output\n              enable"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output\n              polarity"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output\n              enable"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output\n              polarity"
            }
        ]
    },
    "1073818660": {
        "name": "CNT",
        "address": 1073818660,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy"
            }
        ]
    },
    "1073818664": {
        "name": "PSC",
        "address": 1073818664,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073818668": {
        "name": "ARR",
        "address": 1073818668,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073818672": {
        "name": "RCR",
        "address": 1073818672,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073818676": {
        "name": "CCR1",
        "address": 1073818676,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073818680": {
        "name": "CCR2",
        "address": 1073818680,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073818684": {
        "name": "CCR3",
        "address": 1073818684,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073818688": {
        "name": "CCR4",
        "address": 1073818688,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073818692": {
        "name": "BDTR",
        "address": 1073818692,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter"
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter"
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable"
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity"
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Break Disarm"
            },
            {
                "name": "BK2DSRM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Break2 Disarm"
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Break Bidirectional"
            },
            {
                "name": "BK2ID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Break2 bidirectional"
            }
        ]
    },
    "1073818696": {
        "name": "DCR",
        "address": 1073818696,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073818700": {
        "name": "DMAR",
        "address": 1073818700,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073818704": {
        "name": "OR1",
        "address": 1073818704,
        "size": 32,
        "access": "read-write",
        "desc": "option register 1",
        "fields": [
            {
                "name": "OCREF_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Ocref_clr source selection"
            }
        ]
    },
    "1073818708": {
        "name": "CCMR3_Output",
        "address": 1073818708,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "OC6M_bit3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 6 mode bit\n              3"
            },
            {
                "name": "OC5M_bit3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 5 mode bit\n              3"
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear\n              enable"
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 6 mode"
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload\n              enable"
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast\n              enable"
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear\n              enable"
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 5 mode"
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload\n              enable"
            },
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast\n              enable"
            }
        ]
    },
    "1073818712": {
        "name": "CCR5",
        "address": 1073818712,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              1"
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              2"
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              3"
            }
        ]
    },
    "1073818716": {
        "name": "CCR6",
        "address": 1073818716,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073818720": {
        "name": "AF1",
        "address": 1073818720,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity"
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "ETR source selection"
            }
        ]
    },
    "1073818724": {
        "name": "AF2",
        "address": 1073818724,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK2 BKIN input enable"
            },
            {
                "name": "BK2CMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 enable"
            },
            {
                "name": "BK2CMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 enable"
            },
            {
                "name": "BK2DFBK0E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK2 DFSDM_BREAK0 enable"
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK2 BKIN input polarity"
            },
            {
                "name": "BK2CMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 input polarity"
            },
            {
                "name": "BK2CMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 input polarity"
            }
        ]
    },
    "1073816576": {
        "name": "ADC_ISR",
        "address": 1073816576,
        "size": 32,
        "access": "read-write",
        "desc": "ADC interrupt and status register",
        "fields": [
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready\n\tThis bit is set by hardware after the ADC has been enabled (ADEN=1) and when the ADC reaches a state where it is ready to accept conversion requests.\n\tIt is cleared by software writing 1 to it."
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag\n\tThis bit is set by hardware during the conversion, at the end of the sampling phase.It is cleared by software by programming it to '1'."
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of conversion flag\n\tThis bit is set by hardware at the end of each conversion of a channel when a new data result is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register."
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of sequence flag\n\tThis bit is set by hardware at the end of the conversion of a sequence of channels selected by the CHSEL bits. It is cleared by software writing 1 to it."
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC overrun\n\tThis bit is set by hardware when an overrun occurs, meaning that a new conversion has complete while the EOC flag was already set. It is cleared by software writing 1 to it."
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag\n\tThis bit is set by hardware when the converted voltage crosses the values programmed in ADC_TR1 and ADC_HR1 registers. It is cleared by software by programming it to 1."
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag\n\tThis bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD2TR and ADC_AWD2TR registers. It is cleared by software programming it it."
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag\n\tThis bit is set by hardware when the converted voltage crosses the values programmed in ADC_AWD3TR and ADC_AWD3TR registers. It is cleared by software by programming it to 1."
            },
            {
                "name": "EOCAL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "End Of Calibration flag\n\tThis bit is set by hardware when calibration is complete. It is cleared by software writing 1 to it."
            },
            {
                "name": "CCRDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel Configuration Ready flag\n\tThis flag bit is set by hardware when the channel configuration is applied after programming to ADC_CHSELR register or changing CHSELRMOD or SCANDIR. It is cleared by software by programming it to it.\n\tNote: When the software configures the channels (by programming ADC_CHSELR or changing CHSELRMOD or SCANDIR), it must wait until the CCRDY flag rises before configuring again or starting conversions, otherwise the new configuration (or the START bit) is ignored. Once the flag is asserted, if the software needs to configure again the channels, it must clear the CCRDY flag before proceeding with a new configuration."
            }
        ]
    },
    "1073816580": {
        "name": "ADC_IER",
        "address": 1073816580,
        "size": 32,
        "access": "read-write",
        "desc": "ADC interrupt enable register ",
        "fields": [
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready interrupt enable\n\tThis bit is set and cleared by software to enable/disable the ADC Ready interrupt.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag interrupt enable\n\tThis bit is set and cleared by software to enable/disable the end of the sampling phase interrupt.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of conversion interrupt enable\n\tThis bit is set and cleared by software to enable/disable the end of conversion interrupt.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of conversion sequence interrupt enable\n\tThis bit is set and cleared by software to enable/disable the end of sequence of conversions interrupt.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable\n\tThis bit is set and cleared by software to enable/disable the overrun interrupt.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 interrupt enable\n\tThis bit is set and cleared by software to enable/disable the analog watchdog interrupt.\n\tNote: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 interrupt enable\n\tThis bit is set and cleared by software to enable/disable the analog watchdog interrupt.\n\tNote: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 interrupt enable\n\tThis bit is set and cleared by software to enable/disable the analog watchdog interrupt.\n\tNote: The Software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EOCALIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "End of calibration interrupt enable\n\tThis bit is set and cleared by software to enable/disable the end of calibration interrupt.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "CCRDYIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel Configuration Ready Interrupt enable\n\tThis bit is set and cleared by software to enable/disable the channel configuration ready interrupt.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073816584": {
        "name": "ADC_CR",
        "address": 1073816584,
        "size": 32,
        "access": "read-write",
        "desc": "ADC control register",
        "fields": [
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC enable command\n\tThis bit is set by software to enable the ADC. The ADC is effectively ready to operate once the ADRDY flag has been set.\n\tIt is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command.\n\tNote: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL=0, ADSTP=0, ADSTART=0, ADDIS=0 and ADEN=0)"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC disable command\n\tThis bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state).\n\tIt is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time).\n\tNote: Setting ADDIS to '1' is only effective when ADEN=1 and ADSTART=0 (which ensures that no conversion is ongoing)"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADC start conversion command\n\tThis bit is set by software to start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a conversion either starts immediately (software trigger configuration) or once a hardware trigger event occurs (hardware trigger configuration).\n\tIt is cleared by hardware:\n\tIn single conversion mode (CONT=0, DISCEN=0), when software trigger is selected (EXTEN=00): at the assertion of the end of Conversion Sequence (EOS) flag.\n\tIn discontinuous conversion mode(CONT=0, DISCEN=1), when the software trigger is selected (EXTEN=00): at the assertion of the end of Conversion (EOC) flag.\n\tIn all other cases: after the execution of the ADSTP command, at the same time as the ADSTP bit is cleared by hardware.\n\tNote: The software is allowed to set ADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC).\n\tAfter writing to ADC_CHSELR register or changing CHSELRMOD or SCANDIRW, it is mandatory to wait until CCRDY flag is asserted before setting ADSTART, otherwise, the value written to ADSTART is ignored."
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC stop conversion command\n\tThis bit is set by software to stop and discard an ongoing conversion (ADSTP Command).\n\tIt is cleared by hardware when the conversion is effectively discarded and the ADC is ready to accept a new start conversion command.\n\tNote: Setting ADSTP to '1' is only effective when ADSTART=1 and ADDIS=0 (ADC is enabled and may be converting and there is no pending request to disable the ADC)"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADC Voltage Regulator Enable\n\tThis bit is set by software, to enable the ADC internal voltage regulator. The voltage regulator output is available after tADCVREG_SETUP.\n\tIt is cleared by software to disable the voltage regulator. It can be cleared only if ADEN is et to 0.\n\tNote: The software is allowed to program this bit field only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
            },
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADC calibration\n\tThis bit is set by software to start the calibration of the ADC.\n\tIt is cleared by hardware after calibration is complete.\n\tNote: The software is allowed to set ADCAL only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).\n\tThe software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN=1 and ADSTART=0 (ADC enabled and no conversion is ongoing)."
            }
        ]
    },
    "1073816588": {
        "name": "ADC_CFGR1",
        "address": 1073816588,
        "size": 32,
        "access": "read-write",
        "desc": "ADC configuration register 1",
        "fields": [
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Direct memory access enable\n\tThis bit is set and cleared by software to enable the generation of DMA requests. This allows the DMA controller to be used to manage automatically the converted data. For more details, refer to .\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "DMACFG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct memory access configuration\n\tThis bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN=1.\n\tFor more details, refer to page391\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "SCANDIR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Scan sequence direction\n\tThis bit is set and cleared by software to select the direction in which the channels is scanned in the sequence. It is effective only if CHSELMOD bit is cleared to 0.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "RES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Data resolution\n\tThese bits are written by software to select the resolution of the conversion.\n\tNote: The software is allowed to write these bits only when ADEN=0."
            },
            {
                "name": "ALIGN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Data alignment\n\tThis bit is set and cleared by software to select right or left alignment. Refer to Data alignment and resolution (oversampling disabled: OVSE = 0) on page389\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EXTSEL",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "External trigger selection\n\tThese bits select the external event used to trigger the start of conversion (refer to External triggers for details):\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "External trigger enable and polarity selection\n\tThese bits are set and cleared by software to select the external trigger polarity and enable the trigger.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun management mode\n\tThis bit is set and cleared by software and configure the way data overruns are managed.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Single / continuous conversion mode\n\tThis bit is set and cleared by software. If it is set, conversion takes place continuously until it is cleared.\n\tNote: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN=1 and CONT=1.\n\tThe software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "WAIT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wait conversion mode\n\tThis bit is set and cleared by software to enable/disable wait conversion mode..\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AUTOFF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Auto-off mode\n\tThis bit is set and cleared by software to enable/disable auto-off mode..\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Discontinuous mode\n\tThis bit is set and cleared by software to enable/disable discontinuous mode.\n\tNote: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN=1 and CONT=1.\n\tThe software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "CHSELRMOD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Mode selection of the ADC_CHSELR register\n\tThis bit is set and cleared by software to control the ADC_CHSELR feature:\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Enable the watchdog on a single channel or on all channels\n\tThis bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWDCH[4:0] bits or on all the channels\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog enable\n\tThis bit is set and cleared by software.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog.\n\t.....\n\tOthers: Reserved\n\tNote: The channel selected by the AWDCH[4:0] bits must be also set into the CHSELR register.\n\tThe software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073816592": {
        "name": "ADC_CFGR2",
        "address": 1073816592,
        "size": 32,
        "access": "read-write",
        "desc": "ADC configuration register 2",
        "fields": [
            {
                "name": "OVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Oversampler Enable\n\tThis bit is set and cleared by software.\n\tNote: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "OVSR",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Oversampling ratio\n\tThis bit filed defines the number of oversampling ratio.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Oversampling shift\n\tThis bit is set and cleared by software.\n\tOthers: Reserved\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "TOVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Triggered Oversampling\n\tThis bit is set and cleared by software.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "LFTRIG",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Low frequency trigger mode enable\n\tThis bit is set and cleared by software.\n\tNote: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing)."
            },
            {
                "name": "CKMODE",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "ADC clock mode\n\tThese bits are set and cleared by software to define how the analog ADC is clocked:\n\tIn all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion.\n\tNote: The software is allowed to write these bits only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
            }
        ]
    },
    "1073816596": {
        "name": "ADC_SMPR",
        "address": 1073816596,
        "size": 32,
        "access": "read-write",
        "desc": "ADC sampling time register",
        "fields": [
            {
                "name": "SMP1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Sampling time selection 1\n\tThese bits are written by software to select the sampling time that applies to all channels.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP2",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Sampling time selection 2\n\tThese bits are written by software to select the sampling time that applies to all channels.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL5",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL6",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL7",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL8",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL9",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL10",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL11",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL12",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL13",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL14",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL15",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL16",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL17",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPSEL18",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Channel-x sampling time selection\n\tThese bits are written by software to define which sampling time is used.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073816608": {
        "name": "ADC_AWD1TR",
        "address": 1073816608,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register",
        "fields": [
            {
                "name": "LT1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog 1 lower threshold\n\tThese bits are written by software to define the lower threshold for the analog watchdog.\n\tRefer to ADC_AWDxTR) on page395."
            },
            {
                "name": "HT1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Analog watchdog 1 higher threshold\n\tThese bits are written by software to define the higher threshold for the analog watchdog.\n\tRefer to ADC_AWDxTR) on page395."
            }
        ]
    },
    "1073816612": {
        "name": "ADC_AWD2TR",
        "address": 1073816612,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register",
        "fields": [
            {
                "name": "LT2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog 2 lower threshold\n\tThese bits are written by software to define the lower threshold for the analog watchdog.\n\tRefer to ADC_AWDxTR) on page395."
            },
            {
                "name": "HT2",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Analog watchdog 2 higher threshold\n\tThese bits are written by software to define the higher threshold for the analog watchdog.\n\tRefer to ADC_AWDxTR) on page395."
            }
        ]
    },
    "1073816616": {
        "name": "ADC_CHSELRMOD0",
        "address": 1073816616,
        "size": 32,
        "access": "read-write",
        "desc": "ADC channel selection register",
        "fields": [
            {
                "name": "CHSEL0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            },
            {
                "name": "CHSEL18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Channel-x selection\n\tThese bits are written by software and define which channels are part of the sequence of channels to be converted.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).\n\tIf CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored."
            }
        ]
    },
    "1073816620": {
        "name": "ADC_AWD3TR",
        "address": 1073816620,
        "size": 32,
        "access": "read-write",
        "desc": "ADC watchdog threshold register",
        "fields": [
            {
                "name": "LT3",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog 3lower threshold\n\tThese bits are written by software to define the lower threshold for the analog watchdog.\n\tRefer to ADC_AWDxTR) on page395."
            },
            {
                "name": "HT3",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Analog watchdog 3 higher threshold\n\tThese bits are written by software to define the higher threshold for the analog watchdog.\n\tRefer to ADC_AWDxTR) on page395."
            }
        ]
    },
    "1073816640": {
        "name": "ADC_DR",
        "address": 1073816640,
        "size": 32,
        "access": "read-only",
        "desc": "ADC data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Converted data\n\tThese bits are read-only. They contain the conversion result from the last converted channel. The data are left- or right-aligned as shown in OVSE = 0) on page389.\n\tJust after a calibration is complete, DATA[6:0] contains the calibration factor."
            }
        ]
    },
    "1073816736": {
        "name": "ADC_AWD2CR",
        "address": 1073816736,
        "size": 32,
        "access": "read-write",
        "desc": "ADC Analog Watchdog 2 Configuration register",
        "fields": [
            {
                "name": "AWD2CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2CH18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2).\n\tNote: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073816740": {
        "name": "ADC_AWD3CR",
        "address": 1073816740,
        "size": 32,
        "access": "read-write",
        "desc": "ADC Analog Watchdog 3 Configuration register",
        "fields": [
            {
                "name": "AWD3CH0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3CH18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Analog watchdog channel selection\n\tThese bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3).\n\tNote: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073816756": {
        "name": "ADC_CALFACT",
        "address": 1073816756,
        "size": 32,
        "access": "read-write",
        "desc": "ADC Calibration factor",
        "fields": [
            {
                "name": "CALFACT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Calibration factor\n\tThese bits are written by hardware or by software.\n\tOnce a calibration is complete,they are updated by hardware with the calibration factors.\n\tSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new calibration is launched.\n\tJust after a calibration is complete, DATA[6:0] contains the calibration factor.\n\tNote: Software can write these bits only when ADEN=1 (ADC is enabled and no calibration is ongoing and no conversion is ongoing). Refer to SQ8[3:0] for a definition of channel selection."
            }
        ]
    },
    "1073817352": {
        "name": "ADC_CCR",
        "address": 1073817352,
        "size": 32,
        "access": "read-write",
        "desc": "ADC common configuration register",
        "fields": [
            {
                "name": "PRESC",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "ADC prescaler\nSet and cleared by software to select the frequency of the clock to the ADC.\nOther: Reserved\nNote: Software is allowed to write these bits only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
            },
            {
                "name": "VREFEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "VREFINT enable\n\tThis bit is set and cleared by software to enable/disable the VREFINT.\n\tNote: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "TSEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Temperature sensor enable\n\tThis bit is set and cleared by software to enable/disable the temperature sensor.\n\tNote: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "VBATEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "VBAT enable\n\tThis bit is set and cleared by software to enable/disable the VBAT channel.\n\tNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)"
            }
        ]
    },
    "1073807872": {
        "name": "COMP1_CSR",
        "address": 1073807872,
        "size": 32,
        "access": "read-write",
        "desc": "Comparator 1 control and status\n          register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "COMP channel 1 enable bit"
            },
            {
                "name": "INMSEL",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Comparator 2 signal selector for\n              inverting input INM"
            },
            {
                "name": "INPSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Comparator 2 signal selector for\n              non-inverting input"
            },
            {
                "name": "WINMODE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Comparator 2 non-inverting input\n              selector for window mode"
            },
            {
                "name": "WINOUT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Comparator 2 output\n              selector"
            },
            {
                "name": "POLARITY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Comparator 2 polarity\n              selector"
            },
            {
                "name": "HYST",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Comparator 2 hysteresis\n              selector"
            },
            {
                "name": "PWRMODE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Comparator 2 power mode\n              selector"
            },
            {
                "name": "BLANKSEL",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "Comparator 2 blanking source\n              selector"
            },
            {
                "name": "VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Comparator 2 output status"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "COMP2_CSR register lock"
            }
        ]
    },
    "1073807876": {
        "name": "COMP2_CSR",
        "address": 1073807876,
        "size": 32,
        "access": "read-write",
        "desc": "Comparator 2 control and status\n          register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "COMP channel 1 enable bit"
            },
            {
                "name": "INMSEL",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Comparator 2 signal selector for\n              inverting input INM"
            },
            {
                "name": "INPSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Comparator 2 signal selector for\n              non-inverting input"
            },
            {
                "name": "WINMODE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Comparator 2 non-inverting input\n              selector for window mode"
            },
            {
                "name": "WINOUT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Comparator 2 output\n              selector"
            },
            {
                "name": "POLARITY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Comparator 2 polarity\n              selector"
            },
            {
                "name": "HYST",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Comparator 2 hysteresis\n              selector"
            },
            {
                "name": "PWRMODE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Comparator 2 power mode\n              selector"
            },
            {
                "name": "BLANKSEL",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "Comparator 2 blanking source\n              selector"
            },
            {
                "name": "VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Comparator 2 output status"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "COMP2_CSR register lock"
            }
        ]
    },
    "1073807360": {
        "name": "CFGR1",
        "address": 1073807360,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG configuration register\n          1",
        "fields": [
            {
                "name": "I2C3_FMP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "I2C3_FMP"
            },
            {
                "name": "I2C_PA10_FMP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) driving capability\n              activation bits"
            },
            {
                "name": "I2C_PA9_FMP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) driving capability\n              activation bits"
            },
            {
                "name": "I2C2_FMP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "FM+ driving capability activation for\n              I2C2"
            },
            {
                "name": "I2C1_FMP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FM+ driving capability activation for\n              I2C1"
            },
            {
                "name": "I2C_PB9_FMP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "I2C_PB9_FMP"
            },
            {
                "name": "I2C_PB8_FMP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "I2C_PB8_FMP"
            },
            {
                "name": "I2C_PB7_FMP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "I2C_PB7_FMP"
            },
            {
                "name": "I2C_PBx_FMP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Fast Mode Plus (FM+) driving capability\n              activation bits"
            },
            {
                "name": "UCPD2_STROBE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Strobe signal bit for\n              UCPD2"
            },
            {
                "name": "UCPD1_STROBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Strobe signal bit for\n              UCPD1"
            },
            {
                "name": "BOOSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O analog switch voltage booster\n              enable"
            },
            {
                "name": "IR_MOD",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "IR Modulation Envelope signal\n              selection."
            },
            {
                "name": "IR_POL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IR output polarity\n              selection"
            },
            {
                "name": "PA12_RMP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PA11 and PA12 remapping\n              bit."
            },
            {
                "name": "PA11_RMP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA11_RMP"
            },
            {
                "name": "MEM_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Memory mapping selection\n              bits"
            }
        ]
    },
    "1073807384": {
        "name": "CFGR2",
        "address": 1073807384,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG configuration register\n          1",
        "fields": [
            {
                "name": "LOCKUP_LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Cortex-M0+ LOCKUP bit enable\n              bit"
            },
            {
                "name": "SRAM_PARITY_LOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM parity lock bit"
            },
            {
                "name": "ECC_LOCK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC error lock bit"
            },
            {
                "name": "SRAM_PEF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM parity error flag"
            }
        ]
    },
    "1073807488": {
        "name": "ITLINE0",
        "address": 1073807488,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 0 status\n          register",
        "fields": [
            {
                "name": "WWDG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Window watchdog interrupt pending\n              flag"
            }
        ]
    },
    "1073807496": {
        "name": "ITLINE2",
        "address": 1073807496,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 2 status\n          register",
        "fields": [
            {
                "name": "TAMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP"
            },
            {
                "name": "RTC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTC"
            }
        ]
    },
    "1073807500": {
        "name": "ITLINE3",
        "address": 1073807500,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 3 status\n          register",
        "fields": [
            {
                "name": "FLASH_ITF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FLASH_ITF"
            },
            {
                "name": "FLASH_ECC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FLASH_ECC"
            }
        ]
    },
    "1073807504": {
        "name": "ITLINE4",
        "address": 1073807504,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 4 status\n          register",
        "fields": [
            {
                "name": "RCC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RCC"
            },
            {
                "name": "CRS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CRS"
            }
        ]
    },
    "1073807508": {
        "name": "ITLINE5",
        "address": 1073807508,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 5 status\n          register",
        "fields": [
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI0"
            },
            {
                "name": "EXTI1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI1"
            }
        ]
    },
    "1073807512": {
        "name": "ITLINE6",
        "address": 1073807512,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 6 status\n          register",
        "fields": [
            {
                "name": "EXTI2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI2"
            },
            {
                "name": "EXTI3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI3"
            }
        ]
    },
    "1073807516": {
        "name": "ITLINE7",
        "address": 1073807516,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 7 status\n          register",
        "fields": [
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EXTI4"
            },
            {
                "name": "EXTI5",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EXTI5"
            },
            {
                "name": "EXTI6",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EXTI6"
            },
            {
                "name": "EXTI7",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EXTI7"
            },
            {
                "name": "EXTI8",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "EXTI8"
            },
            {
                "name": "EXTI9",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "EXTI9"
            },
            {
                "name": "EXTI10",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "EXTI10"
            },
            {
                "name": "EXTI11",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EXTI11"
            },
            {
                "name": "EXTI12",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EXTI12"
            },
            {
                "name": "EXTI13",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "EXTI13"
            },
            {
                "name": "EXTI14",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "EXTI14"
            },
            {
                "name": "EXTI15",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "EXTI15"
            }
        ]
    },
    "1073807520": {
        "name": "ITLINE8",
        "address": 1073807520,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 8 status\n          register",
        "fields": [
            {
                "name": "UCPD1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UCPD1"
            },
            {
                "name": "UCPD2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UCPD2"
            },
            {
                "name": "USB",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "USB"
            }
        ]
    },
    "1073807524": {
        "name": "ITLINE9",
        "address": 1073807524,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 9 status\n          register",
        "fields": [
            {
                "name": "DMA1_CH1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1_CH1"
            }
        ]
    },
    "1073807528": {
        "name": "ITLINE10",
        "address": 1073807528,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 10 status\n          register",
        "fields": [
            {
                "name": "DMA1_CH2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1_CH1"
            },
            {
                "name": "DMA1_CH3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA1_CH3"
            }
        ]
    },
    "1073807532": {
        "name": "ITLINE11",
        "address": 1073807532,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 11 status\n          register",
        "fields": [
            {
                "name": "DMAMUX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAMUX"
            },
            {
                "name": "DMA1_CH4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA1_CH4"
            },
            {
                "name": "DMA1_CH5",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA1_CH5"
            },
            {
                "name": "DMA1_CH6",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DMA1_CH6"
            },
            {
                "name": "DMA1_CH7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DMA1_CH7"
            },
            {
                "name": "DMA2_CH1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA2_CH1"
            },
            {
                "name": "DMA2_CH2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA2_CH2"
            },
            {
                "name": "DMA2_CH3",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA2_CH3"
            },
            {
                "name": "DMA2_CH4",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DMA2_CH4"
            },
            {
                "name": "DMA2_CH5",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DMA2_CH5"
            }
        ]
    },
    "1073807536": {
        "name": "ITLINE12",
        "address": 1073807536,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 12 status\n          register",
        "fields": [
            {
                "name": "ADC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC"
            },
            {
                "name": "COMP1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "COMP1"
            },
            {
                "name": "COMP2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "COMP2"
            },
            {
                "name": "COMP3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "COMP3"
            }
        ]
    },
    "1073807540": {
        "name": "ITLINE13",
        "address": 1073807540,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 13 status\n          register",
        "fields": [
            {
                "name": "TIM1_CCU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1_CCU"
            },
            {
                "name": "TIM1_TRG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM1_TRG"
            },
            {
                "name": "TIM1_UPD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM1_UPD"
            },
            {
                "name": "TIM1_BRK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM1_BRK"
            }
        ]
    },
    "1073807544": {
        "name": "ITLINE14",
        "address": 1073807544,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 14 status\n          register",
        "fields": [
            {
                "name": "TIM1_CC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1_CC"
            }
        ]
    },
    "1073807548": {
        "name": "ITLINE15",
        "address": 1073807548,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 15 status\n          register",
        "fields": [
            {
                "name": "TIM2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2"
            }
        ]
    },
    "1073807552": {
        "name": "ITLINE16",
        "address": 1073807552,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 16 status\n          register",
        "fields": [
            {
                "name": "TIM3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM3"
            },
            {
                "name": "TIM4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM4"
            }
        ]
    },
    "1073807556": {
        "name": "ITLINE17",
        "address": 1073807556,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 17 status\n          register",
        "fields": [
            {
                "name": "TIM6",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM6"
            },
            {
                "name": "DAC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC"
            },
            {
                "name": "LPTIM1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LPTIM1"
            }
        ]
    },
    "1073807560": {
        "name": "ITLINE18",
        "address": 1073807560,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 18 status\n          register",
        "fields": [
            {
                "name": "TIM7",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM7"
            },
            {
                "name": "LPTIM2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM2"
            }
        ]
    },
    "1073807564": {
        "name": "ITLINE19",
        "address": 1073807564,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 19 status\n          register",
        "fields": [
            {
                "name": "TIM14",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM14"
            }
        ]
    },
    "1073807568": {
        "name": "ITLINE20",
        "address": 1073807568,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 20 status\n          register",
        "fields": [
            {
                "name": "TIM15",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM15"
            }
        ]
    },
    "1073807572": {
        "name": "ITLINE21",
        "address": 1073807572,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 21 status\n          register",
        "fields": [
            {
                "name": "TIM16",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM16"
            },
            {
                "name": "FDCAN1_IT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FDCAN1_IT0"
            },
            {
                "name": "FDCAN2_IT0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FDCAN2_IT0"
            }
        ]
    },
    "1073807576": {
        "name": "ITLINE22",
        "address": 1073807576,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 22 status\n          register",
        "fields": [
            {
                "name": "TIM17",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM17"
            },
            {
                "name": "FDCAN1_IT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FDCAN1_IT1"
            },
            {
                "name": "FDCAN2_IT1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FDCAN2_IT1"
            }
        ]
    },
    "1073807580": {
        "name": "ITLINE23",
        "address": 1073807580,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 23 status\n          register",
        "fields": [
            {
                "name": "I2C1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C1"
            }
        ]
    },
    "1073807584": {
        "name": "ITLINE24",
        "address": 1073807584,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 24 status\n          register",
        "fields": [
            {
                "name": "I2C2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C2"
            },
            {
                "name": "I2C3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C3"
            }
        ]
    },
    "1073807588": {
        "name": "ITLINE25",
        "address": 1073807588,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 25 status\n          register",
        "fields": [
            {
                "name": "SPI1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI1"
            }
        ]
    },
    "1073807592": {
        "name": "ITLINE26",
        "address": 1073807592,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 26 status\n          register",
        "fields": [
            {
                "name": "SPI2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI2"
            },
            {
                "name": "SPI3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI3"
            }
        ]
    },
    "1073807596": {
        "name": "ITLINE27",
        "address": 1073807596,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 27 status\n          register",
        "fields": [
            {
                "name": "USART1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART1"
            }
        ]
    },
    "1073807600": {
        "name": "ITLINE28",
        "address": 1073807600,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 28 status\n          register",
        "fields": [
            {
                "name": "USART2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART2"
            },
            {
                "name": "LPUART2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPUART2"
            }
        ]
    },
    "1073807604": {
        "name": "ITLINE29",
        "address": 1073807604,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 29 status\n          register",
        "fields": [
            {
                "name": "USART3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART3"
            },
            {
                "name": "USART4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART4"
            },
            {
                "name": "LPUART1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LPUART1"
            },
            {
                "name": "USART5",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "USART5"
            },
            {
                "name": "USART6",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART6"
            }
        ]
    },
    "1073807608": {
        "name": "ITLINE30",
        "address": 1073807608,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 25 status\n          register",
        "fields": [
            {
                "name": "CEC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEC"
            }
        ]
    },
    "1073807612": {
        "name": "ITLINE31",
        "address": 1073807612,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt line 25 status\n          register",
        "fields": [
            {
                "name": "RNG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RNG"
            },
            {
                "name": "AES",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "AES"
            }
        ]
    },
    "1073786880": {
        "name": "CR1",
        "address": 1073786880,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "TAMP1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1E"
            },
            {
                "name": "TAMP2E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2E"
            },
            {
                "name": "ITAMP1E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ITAMP1E"
            },
            {
                "name": "ITAMP3E",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3E"
            },
            {
                "name": "ITAMP4E",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4E"
            },
            {
                "name": "ITAMP5E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5E"
            },
            {
                "name": "ITAMP6E",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6E"
            }
        ]
    },
    "1073786884": {
        "name": "CR2",
        "address": 1073786884,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TAMP1NOER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1NOER"
            },
            {
                "name": "TAMP2NOER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2NOER"
            },
            {
                "name": "TAMP1MSK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TAMP1MSK"
            },
            {
                "name": "TAMP2MSK",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TAMP2MSK"
            },
            {
                "name": "TAMP1TRG",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TAMP1TRG"
            },
            {
                "name": "TAMP2TRG",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TAMP2TRG"
            }
        ]
    },
    "1073786892": {
        "name": "FLTCR",
        "address": 1073786892,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP filter control register",
        "fields": [
            {
                "name": "TAMPFREQ",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "TAMPFREQ"
            },
            {
                "name": "TAMPFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "TAMPFLT"
            },
            {
                "name": "TAMPPRCH",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "TAMPPRCH"
            },
            {
                "name": "TAMPPUDIS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TAMPPUDIS"
            }
        ]
    },
    "1073786924": {
        "name": "IER",
        "address": 1073786924,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP interrupt enable register",
        "fields": [
            {
                "name": "TAMP1IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1IE"
            },
            {
                "name": "TAMP2IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2IE"
            },
            {
                "name": "ITAMP1IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ITAMP1IE"
            },
            {
                "name": "ITAMP3IE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3IE"
            },
            {
                "name": "ITAMP4IE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4IE"
            },
            {
                "name": "ITAMP5IE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5IE"
            },
            {
                "name": "ITAMP6IE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6IE"
            }
        ]
    },
    "1073786928": {
        "name": "SR",
        "address": 1073786928,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP status register",
        "fields": [
            {
                "name": "TAMP1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1F"
            },
            {
                "name": "TAMP2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2F"
            },
            {
                "name": "ITAMP1F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ITAMP1F"
            },
            {
                "name": "ITAMP3F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3F"
            },
            {
                "name": "ITAMP4F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4F"
            },
            {
                "name": "ITAMP5F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5F"
            },
            {
                "name": "ITAMP6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6F"
            },
            {
                "name": "ITAMP7F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "ITAMP7F"
            }
        ]
    },
    "1073786932": {
        "name": "MISR",
        "address": 1073786932,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP masked interrupt status\n          register",
        "fields": [
            {
                "name": "TAMP1MF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TAMP1MF:"
            },
            {
                "name": "TAMP2MF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TAMP2MF"
            },
            {
                "name": "ITAMP1MF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ITAMP1MF"
            },
            {
                "name": "ITAMP3MF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ITAMP3MF"
            },
            {
                "name": "ITAMP4MF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ITAMP4MF"
            },
            {
                "name": "ITAMP5MF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ITAMP5MF"
            },
            {
                "name": "ITAMP6MF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ITAMP6MF"
            }
        ]
    },
    "1073786940": {
        "name": "SCR",
        "address": 1073786940,
        "size": 32,
        "access": "write-only",
        "desc": "TAMP status clear register",
        "fields": [
            {
                "name": "CTAMP1F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CTAMP1F"
            },
            {
                "name": "CTAMP2F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CTAMP2F"
            },
            {
                "name": "CITAMP1F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CITAMP1F"
            },
            {
                "name": "CITAMP3F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CITAMP3F"
            },
            {
                "name": "CITAMP4F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CITAMP4F"
            },
            {
                "name": "CITAMP5F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CITAMP5F"
            },
            {
                "name": "CITAMP6F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CITAMP6F"
            },
            {
                "name": "CITAMP7F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CITAMP7F"
            }
        ]
    },
    "1073787136": {
        "name": "BKP0R",
        "address": 1073787136,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787140": {
        "name": "BKP1R",
        "address": 1073787140,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787144": {
        "name": "BKP2R",
        "address": 1073787144,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787148": {
        "name": "BKP3R",
        "address": 1073787148,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787152": {
        "name": "BKP4R",
        "address": 1073787152,
        "size": 32,
        "access": "read-write",
        "desc": "TAMP backup register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "BKP"
            }
        ]
    },
    "1073787884": {
        "name": "HWCFGR2",
        "address": 1073787884,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP hardware configuration register\n          2",
        "fields": [
            {
                "name": "PTIONREG_OUT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PTIONREG_OUT"
            },
            {
                "name": "TRUST_ZONE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TRUST_ZONE"
            }
        ]
    },
    "1073787888": {
        "name": "HWCFGR1",
        "address": 1073787888,
        "size": 32,
        "access": "read-only",
        "desc": "TAMP hardware configuration register\n          1",
        "fields": [
            {
                "name": "BACKUP_REGS",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "BACKUP_REGS"
            },
            {
                "name": "TAMPER",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TAMPER"
            },
            {
                "name": "ACTIVE_TAMPER",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "ACTIVE_TAMPER"
            },
            {
                "name": "INT_TAMPER",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INT_TAMPER"
            }
        ]
    },
    "1073787892": {
        "name": "VERR",
        "address": 1073787892,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI IP Version register",
        "fields": [
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor Revision number"
            },
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major Revision number"
            }
        ]
    },
    "1073787896": {
        "name": "IPIDR",
        "address": 1073787896,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Identification register",
        "fields": [
            {
                "name": "IPID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IP Identification"
            }
        ]
    },
    "1073787900": {
        "name": "SIDR",
        "address": 1073787900,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Size ID register",
        "fields": [
            {
                "name": "SID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size Identification"
            }
        ]
    },
    "1073782784": {
        "name": "CFG1",
        "address": 1073782784,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register",
        "fields": [
            {
                "name": "HBITCLKDIV",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "HBITCLKDIV"
            },
            {
                "name": "IFRGAP",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "IFRGAP"
            },
            {
                "name": "TRANSWIN",
                "bitOffset": 11,
                "bitWidth": 5,
                "desc": "TRANSWIN"
            },
            {
                "name": "PSC_USBPDCLK",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "PSC_USBPDCLK"
            },
            {
                "name": "RXORDSETEN",
                "bitOffset": 20,
                "bitWidth": 9,
                "desc": "RXORDSETEN"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TXDMAEN"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "RXDMAEN:"
            },
            {
                "name": "UCPDEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UCPDEN"
            }
        ]
    },
    "1073782788": {
        "name": "CFG2",
        "address": 1073782788,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register 2",
        "fields": [
            {
                "name": "RXFILTDIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RXFILTDIS"
            },
            {
                "name": "RXFILT2N3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RXFILT2N3"
            },
            {
                "name": "FORCECLK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FORCECLK"
            },
            {
                "name": "WUPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WUPEN"
            }
        ]
    },
    "1073782792": {
        "name": "CFG3",
        "address": 1073782792,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD configuration register 3",
        "fields": [
            {
                "name": "TRIM1_NG_CCRPD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TRIM1_NG_CCRPD"
            },
            {
                "name": "TRIM1_NG_CC1A5",
                "bitOffset": 4,
                "bitWidth": 5,
                "desc": "TRIM1_NG_CC1A5"
            },
            {
                "name": "TRIM1_NG_CC3A0",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "TRIM1_NG_CC3A0"
            },
            {
                "name": "TRIM2_NG_CCRPD",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "TRIM2_NG_CCRPD"
            },
            {
                "name": "TRIM2_NG_CC1A5",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "TRIM2_NG_CC1A5"
            },
            {
                "name": "TRIM2_NG_CC3A0",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "TRIM2_NG_CC3A0"
            }
        ]
    },
    "1073782796": {
        "name": "CR",
        "address": 1073782796,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD control register",
        "fields": [
            {
                "name": "TXMODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "TXMODE"
            },
            {
                "name": "TXSEND",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXSEND"
            },
            {
                "name": "TXHRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXHRST"
            },
            {
                "name": "RXMODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RXMODE"
            },
            {
                "name": "PHYRXEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PHYRXEN"
            },
            {
                "name": "PHYCCSEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PHYCCSEL"
            },
            {
                "name": "ANASUBMODE",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "ANASUBMODE"
            },
            {
                "name": "ANAMODE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ANAMODE"
            },
            {
                "name": "CCENABLE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "CCENABLE"
            },
            {
                "name": "DBATTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DBATTEN"
            },
            {
                "name": "FRSRXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FRSRXEN"
            },
            {
                "name": "FRSTX",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "FRSTX"
            },
            {
                "name": "RDCH",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RDCH"
            },
            {
                "name": "CC1TCDIS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CC1TCDIS"
            },
            {
                "name": "CC2TCDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CC2TCDIS"
            }
        ]
    },
    "1073782800": {
        "name": "IMR",
        "address": 1073782800,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Interrupt Mask Register",
        "fields": [
            {
                "name": "TXISIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXISIE"
            },
            {
                "name": "TXMSGDISCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXMSGDISCIE"
            },
            {
                "name": "TXMSGSENTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXMSGSENTIE"
            },
            {
                "name": "TXMSGABTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXMSGABTIE"
            },
            {
                "name": "HRSTDISCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HRSTDISCIE"
            },
            {
                "name": "HRSTSENTIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HRSTSENTIE"
            },
            {
                "name": "TXUNDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TXUNDIE"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RXNEIE"
            },
            {
                "name": "RXORDDETIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RXORDDETIE"
            },
            {
                "name": "RXHRSTDETIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RXHRSTDETIE"
            },
            {
                "name": "RXOVRIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RXOVRIE"
            },
            {
                "name": "RXMSGENDIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RXMSGENDIE"
            },
            {
                "name": "TYPECEVT1IE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TYPECEVT1IE"
            },
            {
                "name": "TYPECEVT2IE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TYPECEVT2IE"
            },
            {
                "name": "FRSEVTIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRSEVTIE"
            }
        ]
    },
    "1073782804": {
        "name": "SR",
        "address": 1073782804,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD Status Register",
        "fields": [
            {
                "name": "TXIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXIS"
            },
            {
                "name": "TXMSGDISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXMSGDISC"
            },
            {
                "name": "TXMSGSENT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXMSGSENT"
            },
            {
                "name": "TXMSGABT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXMSGABT"
            },
            {
                "name": "HRSTDISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HRSTDISC"
            },
            {
                "name": "HRSTSENT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HRSTSENT"
            },
            {
                "name": "TXUND",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TXUND"
            },
            {
                "name": "RXNE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "RXORDDET",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RXORDDET"
            },
            {
                "name": "RXHRSTDET",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RXHRSTDET"
            },
            {
                "name": "RXOVR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RXOVR"
            },
            {
                "name": "RXMSGEND",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RXMSGEND"
            },
            {
                "name": "RXERR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "RXERR"
            },
            {
                "name": "TYPECEVT1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TYPECEVT1"
            },
            {
                "name": "TYPECEVT2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TYPECEVT2"
            },
            {
                "name": "TYPEC_VSTATE_CC1",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "TYPEC_VSTATE_CC1"
            },
            {
                "name": "TYPEC_VSTATE_CC2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "TYPEC_VSTATE_CC2"
            },
            {
                "name": "FRSEVT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRSEVT"
            }
        ]
    },
    "1073782808": {
        "name": "ICR",
        "address": 1073782808,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Interrupt Clear Register",
        "fields": [
            {
                "name": "TXMSGDISCCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXMSGDISCCF"
            },
            {
                "name": "TXMSGSENTCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXMSGSENTCF"
            },
            {
                "name": "TXMSGABTCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TXMSGABTCF"
            },
            {
                "name": "HRSTDISCCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HRSTDISCCF"
            },
            {
                "name": "HRSTSENTCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HRSTSENTCF"
            },
            {
                "name": "TXUNDCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TXUNDCF"
            },
            {
                "name": "RXORDDETCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RXORDDETCF"
            },
            {
                "name": "RXHRSTDETCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RXHRSTDETCF"
            },
            {
                "name": "RXOVRCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RXOVRCF"
            },
            {
                "name": "RXMSGENDCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RXMSGENDCF"
            },
            {
                "name": "TYPECEVT1CF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TYPECEVT1CF"
            },
            {
                "name": "TYPECEVT2CF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TYPECEVT2CF"
            },
            {
                "name": "FRSEVTCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "FRSEVTCF"
            }
        ]
    },
    "1073782812": {
        "name": "TX_ORDSET",
        "address": 1073782812,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx Ordered Set Type\n          Register",
        "fields": [
            {
                "name": "TXORDSET",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "TXORDSET"
            }
        ]
    },
    "1073782816": {
        "name": "TX_PAYSZ",
        "address": 1073782816,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx Paysize Register",
        "fields": [
            {
                "name": "TXPAYSZ",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "TXPAYSZ"
            }
        ]
    },
    "1073782820": {
        "name": "TXDR",
        "address": 1073782820,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Tx Data Register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "TXDATA"
            }
        ]
    },
    "1073782824": {
        "name": "RX_ORDSET",
        "address": 1073782824,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD Rx Ordered Set Register",
        "fields": [
            {
                "name": "RXORDSET",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "RXORDSET"
            },
            {
                "name": "RXSOP3OF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RXSOP3OF4"
            },
            {
                "name": "RXSOPKINVALID",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "RXSOPKINVALID"
            }
        ]
    },
    "1073782828": {
        "name": "RX_PAYSZ",
        "address": 1073782828,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Rx Paysize Register",
        "fields": [
            {
                "name": "RXPAYSZ",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "RXPAYSZ"
            }
        ]
    },
    "1073782832": {
        "name": "RXDR",
        "address": 1073782832,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD Receive Data Register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "RXDATA"
            }
        ]
    },
    "1073782836": {
        "name": "RX_ORDEXT1",
        "address": 1073782836,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Rx Ordered Set Extension\n          Register",
        "fields": [
            {
                "name": "RXSOPX1",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "RXSOPX1"
            }
        ]
    },
    "1073782840": {
        "name": "RX_ORDEXT2",
        "address": 1073782840,
        "size": 32,
        "access": "read-write",
        "desc": "UCPD Rx Ordered Set Extension\n          Register",
        "fields": [
            {
                "name": "RXSOPX2",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "RXSOPX2"
            }
        ]
    },
    "1073783796": {
        "name": "IPVER",
        "address": 1073783796,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD IP ID register",
        "fields": [
            {
                "name": "IPVER",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IPVER"
            }
        ]
    },
    "1073783800": {
        "name": "IPID",
        "address": 1073783800,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD IP ID register",
        "fields": [
            {
                "name": "IPID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IPID"
            }
        ]
    },
    "1073783804": {
        "name": "MID",
        "address": 1073783804,
        "size": 32,
        "access": "read-only",
        "desc": "UCPD IP ID register",
        "fields": [
            {
                "name": "IPID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IPID"
            }
        ]
    },
    "1073773568": {
        "name": "ISR",
        "address": 1073773568,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt and Status Register",
        "fields": [
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to\n              down"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to\n              up"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update\n              OK"
            },
            {
                "name": "CMPOK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge\n              event"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match"
            },
            {
                "name": "CMPM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match"
            }
        ]
    },
    "1073773572": {
        "name": "ICR",
        "address": 1073773572,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Clear Register",
        "fields": [
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Clear\n              Flag"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Clear\n              Flag"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Clear\n              Flag"
            },
            {
                "name": "CMPOKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Clear\n              Flag"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Clear\n              Flag"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Clear\n              Flag"
            },
            {
                "name": "CMPMCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "compare match Clear Flag"
            }
        ]
    },
    "1073773576": {
        "name": "IER",
        "address": 1073773576,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt\n              Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt\n              Enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt\n              Enable"
            },
            {
                "name": "CMPOKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Interrupt\n              Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt\n              Enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt\n              Enable"
            },
            {
                "name": "CMPMIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match Interrupt\n              Enable"
            }
        ]
    },
    "1073773580": {
        "name": "CFGR",
        "address": 1073773580,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration Register",
        "fields": [
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and\n              polarity"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Trigger selector"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for\n              trigger"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external\n              clock"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity"
            },
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector"
            }
        ]
    },
    "1073773584": {
        "name": "CR",
        "address": 1073773584,
        "size": 32,
        "access": "read-write",
        "desc": "Control Register",
        "fields": [
            {
                "name": "RSTARE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reset after read enable"
            },
            {
                "name": "COUNTRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Counter reset"
            },
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in continuous\n              mode"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in single mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM Enable"
            }
        ]
    },
    "1073773588": {
        "name": "CMP",
        "address": 1073773588,
        "size": 32,
        "access": "read-write",
        "desc": "Compare Register",
        "fields": [
            {
                "name": "CMP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Compare value"
            }
        ]
    },
    "1073773592": {
        "name": "ARR",
        "address": 1073773592,
        "size": 32,
        "access": "read-write",
        "desc": "Autoreload Register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value"
            }
        ]
    },
    "1073773596": {
        "name": "CNT",
        "address": 1073773596,
        "size": 32,
        "access": "read-only",
        "desc": "Counter Register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            }
        ]
    },
    "1073773604": {
        "name": "CFGR2",
        "address": 1073773604,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM configuration register 2",
        "fields": [
            {
                "name": "IN2SEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "LPTIM1 Input 2 selection"
            },
            {
                "name": "IN1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "LPTIMx Input 1 selection"
            }
        ]
    },
    "1073774592": {
        "name": "CR1",
        "address": 1073774592,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO Full interrupt\n              enable"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt\n              enable"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "DEAT0"
            },
            {
                "name": "DEDT0",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DEDT0"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt\n              enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073774596": {
        "name": "CR2",
        "address": 1073774596,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD4_7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "ADD0_3",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "TAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level\n              inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level\n              inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address\n              Detection"
            }
        ]
    },
    "1073774600": {
        "name": "CR3",
        "address": 1073774600,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold\n              configuration"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt\n              enable"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold\n              configuration"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "threshold interrupt enable"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt\n              enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag\n              selection"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity\n              selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception\n              Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073774604": {
        "name": "BRR",
        "address": 1073774604,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "BRR"
            }
        ]
    },
    "1073774616": {
        "name": "RQR",
        "address": 1073774616,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush\n              request"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            },
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request"
            }
        ]
    },
    "1073774620": {
        "name": "ISR",
        "address": 1073774620,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status\n          register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO Full"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO Empty"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1073774624": {
        "name": "ICR",
        "address": 1073774624,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear\n              flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear\n              flag"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear\n              flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1073774628": {
        "name": "RDR",
        "address": 1073774628,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1073774632": {
        "name": "TDR",
        "address": 1073774632,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1073774636": {
        "name": "PRESC",
        "address": 1073774636,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler"
            }
        ]
    },
    "1073775596": {
        "name": "HWCFGR2",
        "address": 1073775596,
        "size": 32,
        "access": "read-write",
        "desc": "LPUART Hardware Configuration register\n          2",
        "fields": [
            {
                "name": "CFG1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              1"
            },
            {
                "name": "CFG2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              2"
            }
        ]
    },
    "1073775600": {
        "name": "HWCFGR1",
        "address": 1073775600,
        "size": 32,
        "access": "read-write",
        "desc": "LPUART Hardware Configuration register\n          1",
        "fields": [
            {
                "name": "CFG1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              1"
            },
            {
                "name": "CFG2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              2"
            },
            {
                "name": "CFG3",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              1"
            },
            {
                "name": "CFG4",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              2"
            },
            {
                "name": "CFG5",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              2"
            },
            {
                "name": "CFG6",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              2"
            },
            {
                "name": "CFG7",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              2"
            },
            {
                "name": "CFG8",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "LUART hardware configuration\n              2"
            }
        ]
    },
    "1073775604": {
        "name": "VERR",
        "address": 1073775604,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI IP Version register",
        "fields": [
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor Revision number"
            },
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major Revision number"
            }
        ]
    },
    "1073775608": {
        "name": "IPIDR",
        "address": 1073775608,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Identification register",
        "fields": [
            {
                "name": "IPID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IP Identification"
            }
        ]
    },
    "1073775612": {
        "name": "SIDR",
        "address": 1073775612,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Size ID register",
        "fields": [
            {
                "name": "SID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size Identification"
            }
        ]
    },
    "1073772544": {
        "name": "CEC_CR",
        "address": 1073772544,
        "size": 32,
        "access": "read-write",
        "desc": "CEC control register",
        "fields": [
            {
                "name": "CECEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEC Enable The CECEN bit is set and\n              cleared by software. CECEN=1 starts message reception\n              and enables the TXSOM control. CECEN=0 disables the\n              CEC peripheral, clears all bits of CEC_CR register\n              and aborts any on-going reception or\n              transmission."
            },
            {
                "name": "TXSOM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx Start Of Message TXSOM is set by\n              software to command transmission of the first byte of\n              a CEC message. If the CEC message consists of only\n              one byte, TXEOM must be set before of TXSOM.\n              Start-Bit is effectively started on the CEC line\n              after SFT is counted. If TXSOM is set while a message\n              reception is ongoing, transmission will start after\n              the end of reception. TXSOM is cleared by hardware\n              after the last byte of the message is sent with a\n              positive acknowledge (TXEND=1), in case of\n              transmission underrun (TXUDR=1), negative acknowledge\n              (TXACKE=1), and transmission error (TXERR=1). It is\n              also cleared by CECEN=0. It is not cleared and\n              transmission is automatically retried in case of\n              arbitration lost (ARBLST=1). TXSOM can be also used\n              as a status bit informing application whether any\n              transmission request is pending or under execution.\n              The application can abort a transmission request at\n              any time by clearing the CECEN bit. Note: TXSOM must\n              be set when CECEN=1 TXSOM must be set when\n              transmission data is available into TXDR HEADERs\n              first four bits containing own peripheral address are\n              taken from TXDR[7:4], not from CEC_CFGR.OAR which is\n              used only for reception"
            },
            {
                "name": "TXEOM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tx End Of Message The TXEOM bit is set\n              by software to command transmission of the last byte\n              of a CEC message. TXEOM is cleared by hardware at the\n              same time and under the same conditions as for TXSOM.\n              Note: TXEOM must be set when CECEN=1 TXEOM must be\n              set before writing transmission data to TXDR If TXEOM\n              is set when TXSOM=0, transmitted message will consist\n              of 1 byte (HEADER) only (PING message)"
            }
        ]
    },
    "1073772548": {
        "name": "CEC_CFGR",
        "address": 1073772548,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          HDMI-CEC controller. It is mandatory to write CEC_CFGR\n          only when CECEN=0.",
        "fields": [
            {
                "name": "SFT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal Free Time SFT bits are set by\n              software. In the SFT=0x0 configuration the number of\n              nominal data bit periods waited before transmission\n              is ruled by hardware according to the transmission\n              history. In all the other configurations the SFT\n              number is determined by software. * 0x0 ** 2.5\n              Data-Bit periods if CEC is the last bus initiator\n              with unsuccessful transmission (ARBLST=1, TXERR=1,\n              TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is\n              the new bus initiator ** 6 Data-Bit periods if CEC is\n              the last bus initiator with successful transmission\n              (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2:\n              1.5 nominal data bit periods * 0x3: 2.5 nominal data\n              bit periods * 0x4: 3.5 nominal data bit periods *\n              0x5: 4.5 nominal data bit periods * 0x6: 5.5 nominal\n              data bit periods * 0x7: 6.5 nominal data bit\n              periods"
            },
            {
                "name": "RXTOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx-Tolerance"
            },
            {
                "name": "BRESTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx-Stop on Bit Rising Error The BRESTP\n              bit is set and cleared by software."
            },
            {
                "name": "BREGEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Generate Error-Bit on Bit Rising Error\n              The BREGEN bit is set and cleared by software. Note:\n              If BRDNOGEN=0, an Error-bit is generated upon BRE\n              detection with BRESTP=1 in broadcast even if\n              BREGEN=0"
            },
            {
                "name": "LBPEGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Generate Error-Bit on Long Bit Period\n              Error The LBPEGEN bit is set and cleared by software.\n              Note: If BRDNOGEN=0, an Error-bit is generated upon\n              LBPE detection in broadcast even if\n              LBPEGEN=0"
            },
            {
                "name": "BRDNOGEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Avoid Error-Bit Generation in Broadcast\n              The BRDNOGEN bit is set and cleared by\n              software."
            },
            {
                "name": "SFTOPT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SFT Option Bit The SFTOPT bit is set and\n              cleared by software."
            },
            {
                "name": "OAR",
                "bitOffset": 16,
                "bitWidth": 15,
                "desc": "Own addresses configuration The OAR bits\n              are set by software to select which destination\n              logical addresses has to be considered in receive\n              mode. Each bit, when set, enables the CEC logical\n              address identified by the given bit position. At the\n              end of HEADER reception, the received destination\n              address is compared with the enabled addresses. In\n              case of matching address, the incoming message is\n              acknowledged and received. In case of non-matching\n              address, the incoming message is received only in\n              listen mode (LSTN=1), but without acknowledge sent.\n              Broadcast messages are always received. Example: OAR\n              = 0b000 0000 0010 0001 means that CEC acknowledges\n              addresses 0x0 and 0x5. Consequently, each message\n              directed to one of these addresses is\n              received."
            },
            {
                "name": "LSTN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Listen mode LSTN bit is set and cleared\n              by software."
            }
        ]
    },
    "1073772552": {
        "name": "CEC_TXDR",
        "address": 1073772552,
        "size": 32,
        "access": "write-only",
        "desc": "CEC Tx data register",
        "fields": [
            {
                "name": "TXD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Tx Data register. TXD is a write-only\n              register containing the data byte to be transmitted.\n              Note: TXD must be written when\n              TXSTART=1"
            }
        ]
    },
    "1073772556": {
        "name": "CEC_RXDR",
        "address": 1073772556,
        "size": 32,
        "access": "read-only",
        "desc": "CEC Rx Data Register",
        "fields": [
            {
                "name": "RXD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Rx Data register. RXD is read-only and\n              contains the last data byte which has been received\n              from the CEC line."
            }
        ]
    },
    "1073772560": {
        "name": "CEC_ISR",
        "address": 1073772560,
        "size": 32,
        "access": "read-write",
        "desc": "CEC Interrupt and Status\n          Register",
        "fields": [
            {
                "name": "RXBR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx-Byte Received The RXBR bit is set by\n              hardware to inform application that a new byte has\n              been received from the CEC line and stored into the\n              RXD buffer. RXBR is cleared by software write at\n              1."
            },
            {
                "name": "RXEND",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End Of Reception RXEND is set by\n              hardware to inform application that the last byte of\n              a CEC message is received from the CEC line and\n              stored into the RXD buffer. RXEND is set at the same\n              time of RXBR. RXEND is cleared by software write at\n              1."
            },
            {
                "name": "RXOVR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx-Overrun RXOVR is set by hardware if\n              RXBR is not yet cleared at the time a new byte is\n              received on the CEC line and stored into RXD. RXOVR\n              assertion stops message reception so that no\n              acknowledge is sent. In case of broadcast, a negative\n              acknowledge is sent. RXOVR is cleared by software\n              write at 1."
            },
            {
                "name": "BRE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx-Bit Rising Error BRE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Bit Rising Error. BRE is set either at the time the\n              misplaced rising edge occurs, or at the end of the\n              maximum BRE tolerance allowed by RXTOL, in case\n              rising edge is still longing. BRE stops message\n              reception if BRESTP=1. BRE generates an Error-Bit on\n              the CEC line if BREGEN=1. BRE is cleared by software\n              write at 1."
            },
            {
                "name": "SBPE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx-Short Bit Period Error SBPE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Short Bit Period Error. SBPE is set at the time the\n              anticipated falling edge occurs. SBPE generates an\n              Error-Bit on the CEC line. SBPE is cleared by\n              software write at 1."
            },
            {
                "name": "LBPE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx-Long Bit Period Error LBPE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Long Bit Period Error. LBPE is set at the end of the\n              maximum bit-extension tolerance allowed by RXTOL, in\n              case falling edge is still longing. LBPE always stops\n              reception of the CEC message. LBPE generates an\n              Error-Bit on the CEC line if LBPEGEN=1. In case of\n              broadcast, Error-Bit is generated even in case of\n              LBPEGEN=0. LBPE is cleared by software write at\n              1."
            },
            {
                "name": "RXACKE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rx-Missing Acknowledge In receive mode,\n              RXACKE is set by hardware to inform application that\n              no acknowledge was seen on the CEC line. RXACKE\n              applies only for broadcast messages and in listen\n              mode also for not directly addressed messages\n              (destination address not enabled in OAR). RXACKE\n              aborts message reception. RXACKE is cleared by\n              software write at 1."
            },
            {
                "name": "ARBLST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Arbitration Lost ARBLST is set by\n              hardware to inform application that CEC device is\n              switching to reception due to arbitration lost event\n              following the TXSOM command. ARBLST can be due either\n              to a contending CEC device starting earlier or\n              starting at the same time but with higher HEADER\n              priority. After ARBLST assertion TXSOM bit keeps\n              pending for next transmission attempt. ARBLST is\n              cleared by software write at 1."
            },
            {
                "name": "TXBR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Tx-Byte Request TXBR is set by hardware\n              to inform application that the next transmission data\n              has to be written to TXDR. TXBR is set when the 4th\n              bit of currently transmitted byte is sent.\n              Application must write the next byte to TXDR within 6\n              nominal data-bit periods before transmission underrun\n              error occurs (TXUDR). TXBR is cleared by software\n              write at 1."
            },
            {
                "name": "TXEND",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "End of Transmission TXEND is set by\n              hardware to inform application that the last byte of\n              the CEC message has been successfully transmitted.\n              TXEND clears the TXSOM and TXEOM control bits. TXEND\n              is cleared by software write at 1."
            },
            {
                "name": "TXUDR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx-Buffer Underrun In transmission mode,\n              TXUDR is set by hardware if application was not in\n              time to load TXDR before of next byte transmission.\n              TXUDR aborts message transmission and clears TXSOM\n              and TXEOM control bits. TXUDR is cleared by software\n              write at 1"
            },
            {
                "name": "TXERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx-Error In transmission mode, TXERR is\n              set by hardware if the CEC initiator detects low\n              impedance on the CEC line while it is released. TXERR\n              aborts message transmission and clears TXSOM and\n              TXEOM controls. TXERR is cleared by software write at\n              1."
            },
            {
                "name": "TXACKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx-Missing Acknowledge Error In\n              transmission mode, TXACKE is set by hardware to\n              inform application that no acknowledge was received.\n              In case of broadcast transmission, TXACKE informs\n              application that a negative acknowledge was received.\n              TXACKE aborts message transmission and clears TXSOM\n              and TXEOM controls. TXACKE is cleared by software\n              write at 1."
            }
        ]
    },
    "1073772564": {
        "name": "CEC_IER",
        "address": 1073772564,
        "size": 32,
        "access": "read-write",
        "desc": "CEC interrupt enable register",
        "fields": [
            {
                "name": "RXBRIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx-Byte Received Interrupt Enable The\n              RXBRIE bit is set and cleared by\n              software."
            },
            {
                "name": "RXENDIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End Of Reception Interrupt Enable The\n              RXENDIE bit is set and cleared by\n              software."
            },
            {
                "name": "RXOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx-Buffer Overrun Interrupt Enable The\n              RXOVRIE bit is set and cleared by\n              software."
            },
            {
                "name": "BREIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Bit Rising Error Interrupt Enable The\n              BREIE bit is set and cleared by\n              software."
            },
            {
                "name": "SBPEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Short Bit Period Error Interrupt Enable\n              The SBPEIE bit is set and cleared by\n              software."
            },
            {
                "name": "LBPEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Long Bit Period Error Interrupt Enable\n              The LBPEIE bit is set and cleared by\n              software."
            },
            {
                "name": "RXACKIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rx-Missing Acknowledge Error Interrupt\n              Enable The RXACKIE bit is set and cleared by\n              software."
            },
            {
                "name": "ARBLSTIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Arbitration Lost Interrupt Enable The\n              ARBLSTIE bit is set and cleared by\n              software."
            },
            {
                "name": "TXBRIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Tx-Byte Request Interrupt Enable The\n              TXBRIE bit is set and cleared by\n              software."
            },
            {
                "name": "TXENDIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Tx-End Of Message Interrupt Enable The\n              TXENDIE bit is set and cleared by\n              software."
            },
            {
                "name": "TXUDRIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx-Underrun Interrupt Enable The TXUDRIE\n              bit is set and cleared by software."
            },
            {
                "name": "TXERRIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx-Error Interrupt Enable The TXERRIE\n              bit is set and cleared by software."
            },
            {
                "name": "TXACKIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx-Missing Acknowledge Error Interrupt\n              Enable The TXACKEIE bit is set and cleared by\n              software."
            }
        ]
    },
    "1073771520": {
        "name": "DAC_CR",
        "address": 1073771520,
        "size": 32,
        "access": "read-write",
        "desc": "DAC control register",
        "fields": [
            {
                "name": "EN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 enable This bit is set and\n              cleared by software to enable/disable DAC\n              channel1."
            },
            {
                "name": "TEN1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel1 trigger\n              enable"
            },
            {
                "name": "TSEL1",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "DAC channel1 trigger selection These\n              bits select the external event used to trigger DAC\n              channel1. Note: Only used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled)."
            },
            {
                "name": "WAVE1",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "DAC channel1 noise/triangle wave\n              generation enable These bits are set and cleared by\n              software. Note: Only used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled)."
            },
            {
                "name": "MAMP1",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DAC channel1 mask/amplitude selector\n              These bits are written by software to select mask in\n              wave generation mode or amplitude in triangle\n              generation mode. = 1011: Unmask bits[11:0] of LFSR/\n              triangle amplitude equal to 4095"
            },
            {
                "name": "DMAEN1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA enable This bit is set\n              and cleared by software."
            },
            {
                "name": "DMAUDRIE1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA Underrun Interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "CEN1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC Channel 1 calibration enable This\n              bit is set and cleared by software to enable/disable\n              DAC channel 1 calibration, it can be written only if\n              bit EN1=0 into DAC_CR (the calibration mode can be\n              entered/exit only when the DAC channel is disabled)\n              Otherwise, the write operation is\n              ignored."
            },
            {
                "name": "EN2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC channel2 enable This bit is set and\n              cleared by software to enable/disable DAC\n              channel2."
            },
            {
                "name": "TEN2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC channel2 trigger\n              enable"
            },
            {
                "name": "TSEL2",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "DAC channel2 trigger selection These\n              bits select the external event used to trigger DAC\n              channel2 Note: Only used if bit TEN2 = 1 (DAC\n              channel2 trigger enabled)."
            },
            {
                "name": "WAVE2",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "DAC channel2 noise/triangle wave\n              generation enable These bits are set/reset by\n              software. 1x: Triangle wave generation enabled Note:\n              Only used if bit TEN2 = 1 (DAC channel2 trigger\n              enabled)"
            },
            {
                "name": "MAMP2",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DAC channel2 mask/amplitude selector\n              These bits are written by software to select mask in\n              wave generation mode or amplitude in triangle\n              generation mode. = 1011: Unmask bits[11:0] of LFSR/\n              triangle amplitude equal to 4095"
            },
            {
                "name": "DMAEN2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA enable This bit is set\n              and cleared by software."
            },
            {
                "name": "DMAUDRIE2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "CEN2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC Channel 2 calibration enable This\n              bit is set and cleared by software to enable/disable\n              DAC channel 2 calibration, it can be written only if\n              bit EN2=0 into DAC_CR (the calibration mode can be\n              entered/exit only when the DAC channel is disabled)\n              Otherwise, the write operation is\n              ignored."
            }
        ]
    },
    "1073771524": {
        "name": "DAC_SWTRGR",
        "address": 1073771524,
        "size": 32,
        "access": "write-only",
        "desc": "DAC software trigger register",
        "fields": [
            {
                "name": "SWTRIG1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 software trigger This bit\n              is set by software to trigger the DAC in software\n              trigger mode. Note: This bit is cleared by hardware\n              (one APB1 clock cycle later) once the DAC_DHR1\n              register value has been loaded into the DAC_DOR1\n              register."
            },
            {
                "name": "SWTRIG2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel2 software trigger This bit\n              is set by software to trigger the DAC in software\n              trigger mode. Note: This bit is cleared by hardware\n              (one APB1 clock cycle later) once the DAC_DHR2\n              register value has been loaded into the DAC_DOR2\n              register."
            }
        ]
    },
    "1073771528": {
        "name": "DAC_DHR12R1",
        "address": 1073771528,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit right-aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1."
            }
        ]
    },
    "1073771532": {
        "name": "DAC_DHR12L1",
        "address": 1073771532,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit left aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1."
            }
        ]
    },
    "1073771536": {
        "name": "DAC_DHR8R1",
        "address": 1073771536,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 8-bit right aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel1."
            }
        ]
    },
    "1073771540": {
        "name": "DAC_DHR12R2",
        "address": 1073771540,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit right aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2."
            }
        ]
    },
    "1073771544": {
        "name": "DAC_DHR12L2",
        "address": 1073771544,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit left aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data\n              These bits are written by software which specify\n              12-bit data for DAC channel2."
            }
        ]
    },
    "1073771548": {
        "name": "DAC_DHR8R2",
        "address": 1073771548,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 8-bit right-aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel2."
            }
        ]
    },
    "1073771552": {
        "name": "DAC_DHR12RD",
        "address": 1073771552,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 12-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2."
            }
        ]
    },
    "1073771556": {
        "name": "DAC_DHR12LD",
        "address": 1073771556,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 12-bit left aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2."
            }
        ]
    },
    "1073771560": {
        "name": "DAC_DHR8RD",
        "address": 1073771560,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 8-bit right aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel2."
            }
        ]
    },
    "1073771564": {
        "name": "DAC_DOR1",
        "address": 1073771564,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel1 data output\n          register",
        "fields": [
            {
                "name": "DACC1DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 data output These bits are\n              read-only, they contain data output for DAC\n              channel1."
            }
        ]
    },
    "1073771568": {
        "name": "DAC_DOR2",
        "address": 1073771568,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel2 data output\n          register",
        "fields": [
            {
                "name": "DACC2DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 data output These bits are\n              read-only, they contain data output for DAC\n              channel2."
            }
        ]
    },
    "1073771572": {
        "name": "DAC_SR",
        "address": 1073771572,
        "size": 32,
        "access": "",
        "desc": "DAC status register",
        "fields": [
            {
                "name": "DMAUDR1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA underrun flag This bit\n              is set by hardware and cleared by software (by\n              writing it to 1)."
            },
            {
                "name": "CAL_FLAG1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC Channel 1 calibration offset status\n              This bit is set and cleared by hardware"
            },
            {
                "name": "BWST1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DAC Channel 1 busy writing sample time\n              flag This bit is systematically set just after Sample\n              & Hold mode enable and is set each time the\n              software writes the register DAC_SHSR1, It is cleared\n              by hardware when the write operation of DAC_SHSR1 is\n              complete. (It takes about 3LSI periods of\n              synchronization)."
            },
            {
                "name": "DMAUDR2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun flag This bit\n              is set by hardware and cleared by software (by\n              writing it to 1)."
            },
            {
                "name": "CAL_FLAG2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC Channel 2 calibration offset status\n              This bit is set and cleared by hardware"
            },
            {
                "name": "BWST2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DAC Channel 2 busy writing sample time\n              flag This bit is systematically set just after Sample\n              & Hold mode enable and is set each time the\n              software writes the register DAC_SHSR2, It is cleared\n              by hardware when the write operation of DAC_SHSR2 is\n              complete. (It takes about 3 LSI periods of\n              synchronization)."
            }
        ]
    },
    "1073771576": {
        "name": "DAC_CCR",
        "address": 1073771576,
        "size": 32,
        "access": "read-write",
        "desc": "DAC calibration control\n          register",
        "fields": [
            {
                "name": "OTRIM1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DAC Channel 1 offset trimming\n              value"
            },
            {
                "name": "OTRIM2",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DAC Channel 2 offset trimming\n              value"
            }
        ]
    },
    "1073771580": {
        "name": "DAC_MCR",
        "address": 1073771580,
        "size": 32,
        "access": "read-write",
        "desc": "DAC mode control register",
        "fields": [
            {
                "name": "MODE1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "DAC Channel 1 mode These bits can be\n              written only when the DAC is disabled and not in the\n              calibration mode (when bit EN1=0 and bit CEN1 =0 in\n              the DAC_CR register). If EN1=1 or CEN1 =1 the write\n              operation is ignored. They can be set and cleared by\n              software to select the DAC Channel 1 mode: DAC\n              Channel 1 in normal Mode DAC Channel 1 in sample\n              &amp; hold mode"
            },
            {
                "name": "MODE2",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "DAC Channel 2 mode These bits can be\n              written only when the DAC is disabled and not in the\n              calibration mode (when bit EN2=0 and bit CEN2 =0 in\n              the DAC_CR register). If EN2=1 or CEN2 =1 the write\n              operation is ignored. They can be set and cleared by\n              software to select the DAC Channel 2 mode: DAC\n              Channel 2 in normal Mode DAC Channel 2 in sample\n              &amp; hold mode"
            }
        ]
    },
    "1073771584": {
        "name": "DAC_SHSR1",
        "address": 1073771584,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold sample time register\n          1",
        "fields": [
            {
                "name": "TSAMPLE1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 1 sample Time (only valid in\n              sample &amp; hold mode) These bits can be written\n              when the DAC channel1 is disabled or also during\n              normal operation. in the latter case, the write can\n              be done only when BWSTx of DAC_SR register is low, If\n              BWSTx=1, the write operation is\n              ignored."
            }
        ]
    },
    "1073771588": {
        "name": "DAC_SHSR2",
        "address": 1073771588,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold sample time register\n          2",
        "fields": [
            {
                "name": "TSAMPLE2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 2 sample Time (only valid in\n              sample &amp; hold mode) These bits can be written\n              when the DAC channel2 is disabled or also during\n              normal operation. in the latter case, the write can\n              be done only when BWSTx of DAC_SR register is low, if\n              BWSTx=1, the write operation is\n              ignored."
            }
        ]
    },
    "1073771592": {
        "name": "DAC_SHHR",
        "address": 1073771592,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold hold time\n          register",
        "fields": [
            {
                "name": "THOLD1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 1 hold Time (only valid in\n              sample &amp; hold mode) Hold time= (THOLD[9:0]) x\n              T LSI"
            },
            {
                "name": "THOLD2",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "DAC Channel 2 hold time (only valid in\n              sample &amp; hold mode). Hold time= (THOLD[9:0])\n              x T LSI"
            }
        ]
    },
    "1073771596": {
        "name": "DAC_SHRR",
        "address": 1073771596,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold refresh time\n          register",
        "fields": [
            {
                "name": "TREFRESH1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC Channel 1 refresh Time (only valid\n              in sample &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI"
            },
            {
                "name": "TREFRESH2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DAC Channel 2 refresh Time (only valid\n              in sample &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI"
            }
        ]
    },
    "1073772528": {
        "name": "IP_HWCFGR0",
        "address": 1073772528,
        "size": 32,
        "access": "read-write",
        "desc": "DAC IP Hardware Configuration\n          Register",
        "fields": [
            {
                "name": "DUAL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Dual DAC capability"
            },
            {
                "name": "LFSR",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Pseudonoise wave generation\n              capability"
            },
            {
                "name": "TRIANGLE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Triangle wave generation\n              capability"
            },
            {
                "name": "SAMPLE",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Sample and hold mode\n              capability"
            },
            {
                "name": "OR_CFG",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "option register bit width"
            }
        ]
    },
    "1073772532": {
        "name": "VERR",
        "address": 1073772532,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI IP Version register",
        "fields": [
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor Revision number"
            },
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major Revision number"
            }
        ]
    },
    "1073772536": {
        "name": "IPIDR",
        "address": 1073772536,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Identification register",
        "fields": [
            {
                "name": "IPID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IP Identification"
            }
        ]
    },
    "1073772540": {
        "name": "SIDR",
        "address": 1073772540,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Size ID register",
        "fields": [
            {
                "name": "SID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size Identification"
            }
        ]
    },
    "1073763328": {
        "name": "CR1",
        "address": 1073763328,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match interrupt enable (slave\n              only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received interrupt\n              enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection Interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter"
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests\n              enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests\n              enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable"
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wakeup from STOP enable"
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus Host address enable"
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus Device Default address\n              enable"
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBUS alert enable"
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable"
            }
        ]
    },
    "1073763332": {
        "name": "CR2",
        "address": 1073763332,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte"
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master\n              mode)"
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode"
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes"
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave\n              mode)"
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master\n              mode)"
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation"
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read\n              direction (master receiver mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master\n              mode)"
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master\n              mode)"
            },
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address bit (master\n              mode)"
            }
        ]
    },
    "1073763336": {
        "name": "OAR1",
        "address": 1073763336,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 1",
        "fields": [
            {
                "name": "OA1_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interface address"
            },
            {
                "name": "OA1_7_1",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "OA1_8_9",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Interface address"
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own Address 1 10-bit mode"
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 1 enable"
            }
        ]
    },
    "1073763340": {
        "name": "OAR2",
        "address": 1073763340,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 2",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own Address 2 masks"
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 2 enable"
            }
        ]
    },
    "1073763344": {
        "name": "TIMINGR",
        "address": 1073763344,
        "size": 32,
        "access": "read-write",
        "desc": "Timing register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master\n              mode)"
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master\n              mode)"
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time"
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time"
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler"
            }
        ]
    },
    "1073763348": {
        "name": "TIMEOUTR",
        "address": 1073763348,
        "size": 32,
        "access": "read-write",
        "desc": "Status register 1",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus timeout A"
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout\n              detection"
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B"
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout\n              enable"
            }
        ]
    },
    "1073763352": {
        "name": "ISR",
        "address": 1073763352,
        "size": 32,
        "access": "",
        "desc": "Interrupt and Status register",
        "fields": [
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave\n              mode)"
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave\n              mode)"
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy"
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or t_low detection\n              flag"
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception"
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave\n              mode)"
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost"
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error"
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master\n              mode)"
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag"
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received\n              flag"
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave\n              mode)"
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty\n              (receivers)"
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status\n              (transmitters)"
            },
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty\n              (transmitters)"
            }
        ]
    },
    "1073763356": {
        "name": "ICR",
        "address": 1073763356,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear"
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag\n              clear"
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear"
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag\n              clear"
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost flag\n              clear"
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear"
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag clear"
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear"
            },
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address Matched flag clear"
            }
        ]
    },
    "1073763360": {
        "name": "PECR",
        "address": 1073763360,
        "size": 32,
        "access": "read-only",
        "desc": "PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking\n              register"
            }
        ]
    },
    "1073763364": {
        "name": "RXDR",
        "address": 1073763364,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data"
            }
        ]
    },
    "1073763368": {
        "name": "TXDR",
        "address": 1073763368,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data"
            }
        ]
    },
    "1073752064": {
        "name": "TR",
        "address": 1073752064,
        "size": 32,
        "access": "read-write",
        "desc": "time register",
        "fields": [
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752068": {
        "name": "DR",
        "address": 1073752068,
        "size": 32,
        "access": "read-write",
        "desc": "date register",
        "fields": [
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752072": {
        "name": "SSR",
        "address": 1073752072,
        "size": 32,
        "access": "read-only",
        "desc": "sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752076": {
        "name": "ICSR",
        "address": 1073752076,
        "size": 32,
        "access": "",
        "desc": "initialization and status\n          register",
        "fields": [
            {
                "name": "ALRAWF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A write flag"
            },
            {
                "name": "ALRBWF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B write flag"
            },
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup timer write flag"
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending"
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization\n              flag"
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag"
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag"
            }
        ]
    },
    "1073752080": {
        "name": "PRER",
        "address": 1073752080,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler register",
        "fields": [
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler\n              factor"
            },
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler\n              factor"
            }
        ]
    },
    "1073752084": {
        "name": "WUTR",
        "address": 1073752084,
        "size": 32,
        "access": "read-write",
        "desc": "wakeup timer register",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wakeup auto-reload value\n              bits"
            }
        ]
    },
    "1073752088": {
        "name": "CR",
        "address": 1073752088,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "WUCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "WUCKSEL"
            },
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSEDGE"
            },
            {
                "name": "REFCKON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "REFCKON"
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BYPSHAD"
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FMT"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ALRAE"
            },
            {
                "name": "ALRBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ALRBE"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WUTE"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TSE"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "ALRAIE"
            },
            {
                "name": "ALRBIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ALRBIE"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "WUTIE"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TSIE"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ADD1H"
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SUB1H"
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "BKP"
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "COSEL"
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "POL"
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "OSEL"
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "COE"
            },
            {
                "name": "ITSE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ITSE"
            },
            {
                "name": "TAMPTS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TAMPTS"
            },
            {
                "name": "TAMPOE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "TAMPOE"
            },
            {
                "name": "TAMPALRM_PU",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TAMPALRM_PU"
            },
            {
                "name": "TAMPALRM_TYPE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TAMPALRM_TYPE"
            },
            {
                "name": "OUT2EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OUT2EN"
            }
        ]
    },
    "1073752100": {
        "name": "WPR",
        "address": 1073752100,
        "size": 32,
        "access": "write-only",
        "desc": "write protection register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key"
            }
        ]
    },
    "1073752104": {
        "name": "CALR",
        "address": 1073752104,
        "size": 32,
        "access": "read-write",
        "desc": "calibration register",
        "fields": [
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5\n              ppm"
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle\n              period"
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle\n              period"
            },
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus"
            }
        ]
    },
    "1073752108": {
        "name": "SHIFTR",
        "address": 1073752108,
        "size": 32,
        "access": "write-only",
        "desc": "shift control register",
        "fields": [
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second"
            },
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a\n              second"
            }
        ]
    },
    "1073752112": {
        "name": "TSTR",
        "address": 1073752112,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp time register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1073752116": {
        "name": "TSDR",
        "address": 1073752116,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp date register",
        "fields": [
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752120": {
        "name": "TSSSR",
        "address": 1073752120,
        "size": 32,
        "access": "read-only",
        "desc": "timestamp sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752128": {
        "name": "ALRMAR",
        "address": 1073752128,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752132": {
        "name": "ALRMASSR",
        "address": 1073752132,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A sub second register",
        "fields": [
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752136": {
        "name": "ALRMBR",
        "address": 1073752136,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm B date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm B hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm B minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm B seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752140": {
        "name": "ALRMBSSR",
        "address": 1073752140,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B sub second register",
        "fields": [
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752144": {
        "name": "SR",
        "address": 1073752144,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "ALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ALRAF"
            },
            {
                "name": "ALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ALRBF"
            },
            {
                "name": "WUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUTF"
            },
            {
                "name": "TSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSF"
            },
            {
                "name": "TSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TSOVF"
            },
            {
                "name": "ITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ITSF"
            }
        ]
    },
    "1073752148": {
        "name": "MISR",
        "address": 1073752148,
        "size": 32,
        "access": "read-only",
        "desc": "masked interrupt status\n          register",
        "fields": [
            {
                "name": "ALRAMF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ALRAMF"
            },
            {
                "name": "ALRBMF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ALRBMF"
            },
            {
                "name": "WUTMF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUTMF"
            },
            {
                "name": "TSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSMF"
            },
            {
                "name": "TSOVMF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TSOVMF"
            },
            {
                "name": "ITSMF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ITSMF"
            }
        ]
    },
    "1073752156": {
        "name": "SCR",
        "address": 1073752156,
        "size": 32,
        "access": "read-write",
        "desc": "status clear register",
        "fields": [
            {
                "name": "CALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CALRAF"
            },
            {
                "name": "CALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CALRBF"
            },
            {
                "name": "CWUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CWUTF"
            },
            {
                "name": "CTSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CTSF"
            },
            {
                "name": "CTSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CTSOVF"
            },
            {
                "name": "CITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CITSF"
            }
        ]
    },
    "1073753072": {
        "name": "HWCFGR",
        "address": 1073753072,
        "size": 32,
        "access": "read-write",
        "desc": "hardware configuration\n          register",
        "fields": [
            {
                "name": "ALARMB",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ALARMB"
            },
            {
                "name": "WAKEUP",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "WAKEUP"
            },
            {
                "name": "SMOOTH_CALIB",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "SMOOTH_CALIB"
            },
            {
                "name": "TIMESTAMP",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "TIMESTAMP"
            },
            {
                "name": "OPTIONREG_OUT",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "OPTIONREG_OUT"
            },
            {
                "name": "TRUST_ZONE",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "TRUST_ZONE"
            }
        ]
    },
    "1073753076": {
        "name": "VERR",
        "address": 1073753076,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI IP Version register",
        "fields": [
            {
                "name": "MINREV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minor Revision number"
            },
            {
                "name": "MAJREV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Major Revision number"
            }
        ]
    },
    "1073753080": {
        "name": "IPIDR",
        "address": 1073753080,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Identification register",
        "fields": [
            {
                "name": "IPID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IP Identification"
            }
        ]
    },
    "1073753084": {
        "name": "SIDR",
        "address": 1073753084,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI Size ID register",
        "fields": [
            {
                "name": "SID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Size Identification"
            }
        ]
    },
    "1073750016": {
        "name": "CR1",
        "address": 1073750016,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073750028": {
        "name": "DIER",
        "address": 1073750028,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073750032": {
        "name": "SR",
        "address": 1073750032,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073750036": {
        "name": "EGR",
        "address": 1073750036,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073750040": {
        "name": "CCMR1_Output",
        "address": 1073750040,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            }
        ]
    },
    "1073750048": {
        "name": "CCER",
        "address": 1073750048,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073750052": {
        "name": "CNT",
        "address": 1073750052,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "low counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073750056": {
        "name": "PSC",
        "address": 1073750056,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073750060": {
        "name": "ARR",
        "address": 1073750060,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073750068": {
        "name": "CCR1",
        "address": 1073750068,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 1\n              value"
            }
        ]
    },
    "1073750120": {
        "name": "TISEL",
        "address": 1073750120,
        "size": 32,
        "access": "read-write",
        "desc": "TIM timer input selection\n          register",
        "fields": [
            {
                "name": "TISEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1[0] to TI1[15] input\n              selection"
            }
        ]
    },
    "1073745920": {
        "name": "CR1",
        "address": 1073745920,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073745924": {
        "name": "CR2",
        "address": 1073745924,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            }
        ]
    },
    "1073745932": {
        "name": "DIER",
        "address": 1073745932,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073745936": {
        "name": "SR",
        "address": 1073745936,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073745940": {
        "name": "EGR",
        "address": 1073745940,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073745956": {
        "name": "CNT",
        "address": 1073745956,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073745960": {
        "name": "PSC",
        "address": 1073745960,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073745964": {
        "name": "ARR",
        "address": 1073745964,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073741824": {
        "name": "CR1",
        "address": 1073741824,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073741828": {
        "name": "CR2",
        "address": 1073741828,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            }
        ]
    },
    "1073741832": {
        "name": "SMCR",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "TS_4_3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection - bit\n              3"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCREF clear selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073741836": {
        "name": "DIER",
        "address": 1073741836,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073741840": {
        "name": "SR",
        "address": 1073741840,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073741844": {
        "name": "EGR",
        "address": 1073741844,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073741848": {
        "name": "CCMR1_Output",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode - bit\n              3"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            },
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 2 clear\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 2 mode"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 2 preload\n              enable"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 2 fast\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 1 clear\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 1 mode"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 1 preload\n              enable"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 1 fast\n              enable"
            },
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            }
        ]
    },
    "1073741852": {
        "name": "CCMR2_Output",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "OC4M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 4 mode - bit\n              3"
            },
            {
                "name": "OC3M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 3 mode - bit\n              3"
            },
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 4 clear\n              enable"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 4 mode"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 4 preload\n              enable"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 4 fast\n              enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4\n              selection"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 3 clear\n              enable"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 3 mode"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 3 preload\n              enable"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 3 fast\n              enable"
            },
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3\n              selection"
            }
        ]
    },
    "1073741856": {
        "name": "CCER",
        "address": 1073741856,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              Polarity"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073741860": {
        "name": "CNT",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High counter value (TIM2\n              only)"
            },
            {
                "name": "CNT_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low counter value"
            }
        ]
    },
    "1073741864": {
        "name": "PSC",
        "address": 1073741864,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073741868": {
        "name": "ARR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Auto-reload value (TIM2\n              only)"
            },
            {
                "name": "ARR_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073741876": {
        "name": "CCR1",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare 1 value (TIM2\n              only)"
            },
            {
                "name": "CCR1_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 1\n              value"
            }
        ]
    },
    "1073741880": {
        "name": "CCR2",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare 2 value (TIM2\n              only)"
            },
            {
                "name": "CCR2_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 2\n              value"
            }
        ]
    },
    "1073741884": {
        "name": "CCR3",
        "address": 1073741884,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare value (TIM2\n              only)"
            },
            {
                "name": "CCR3_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare value"
            }
        ]
    },
    "1073741888": {
        "name": "CCR4",
        "address": 1073741888,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare value (TIM2\n              only)"
            },
            {
                "name": "CCR4_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare value"
            }
        ]
    },
    "1073741896": {
        "name": "DCR",
        "address": 1073741896,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073741900": {
        "name": "DMAR",
        "address": 1073741900,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073741904": {
        "name": "OR1",
        "address": 1073741904,
        "size": 32,
        "access": "read-write",
        "desc": "TIM option register",
        "fields": [
            {
                "name": "IOCREF_CLR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IOCREF_CLR"
            }
        ]
    },
    "1073741920": {
        "name": "AF1",
        "address": 1073741920,
        "size": 32,
        "access": "read-write",
        "desc": "TIM alternate function option register\n          1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "External trigger source\n              selection"
            }
        ]
    },
    "1073741928": {
        "name": "TISEL",
        "address": 1073741928,
        "size": 32,
        "access": "read-write",
        "desc": "TIM alternate function option register\n          1",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1SEL"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TI2SEL"
            }
        ]
    },
    "1073807408": {
        "name": "VREFBUF_CSR",
        "address": 1073807408,
        "size": 32,
        "access": "",
        "desc": "VREFBUF control and status\n          register",
        "fields": [
            {
                "name": "ENVR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Voltage reference buffer mode enable\nThis bit is used to enable the voltage reference buffer mode."
            },
            {
                "name": "HIZ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "High impedance mode\nThis bit controls the analog switch to connect or not the VREF+ pin.\nRefer to  for the mode descriptions depending on ENVR bit configuration."
            },
            {
                "name": "VRS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Voltage reference scale\nThis bit selects the value generated by the voltage reference buffer."
            },
            {
                "name": "VRR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage reference buffer ready"
            }
        ]
    },
    "1073807412": {
        "name": "VREFBUF_CCR",
        "address": 1073807412,
        "size": 32,
        "access": "read-write",
        "desc": "VREFBUF calibration control\n          register",
        "fields": [
            {
                "name": "TRIM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trimming code\nThese bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows the tuning of the internal reference buffer voltage."
            }
        ]
    }
}