Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:33:59 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.667ns (26.245%)  route 1.874ns (73.755%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.432     3.160    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X15Y134        LUT5 (Prop_lut5_I3_O)        0.053     3.213 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_1/O
                         net (fo=1, routed)           0.000     3.213    bd_0_i/hls_inst/inst/i_reg_130[9]_i_1_n_1
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X15Y134        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[9]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.667ns (26.153%)  route 1.883ns (73.847%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.441     3.169    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X14Y134        LUT6 (Prop_lut6_I2_O)        0.053     3.222 r  bd_0_i/hls_inst/inst/i_reg_130[6]_i_1/O
                         net (fo=1, routed)           0.000     3.222    bd_0_i/hls_inst/inst/i_reg_130[6]_i_1_n_1
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)        0.071     4.674    bd_0_i/hls_inst/inst/i_reg_130_reg[6]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.667ns (27.151%)  route 1.790ns (72.849%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.347     3.076    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     3.129 r  bd_0_i/hls_inst/inst/i_reg_130[7]_i_1/O
                         net (fo=1, routed)           0.000     3.129    bd_0_i/hls_inst/inst/i_fu_97_p2[7]
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[7]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.667ns (27.174%)  route 1.788ns (72.826%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.345     3.074    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X17Y133        LUT6 (Prop_lut6_I4_O)        0.053     3.127 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_1/O
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/i_reg_130[8]_i_1_n_1
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[8]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.676ns (28.136%)  route 1.727ns (71.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.664     1.618    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X17Y135        LUT5 (Prop_lut5_I2_O)        0.172     1.790 f  bd_0_i/hls_inst/inst/i_reg_130[9]_i_2/O
                         net (fo=2, routed)           0.673     2.463    bd_0_i/hls_inst/inst/i_reg_130[9]_i_2_n_1
    SLICE_X17Y134        LUT6 (Prop_lut6_I3_O)        0.169     2.632 f  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=2, routed)           0.389     3.022    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2_n_1
    SLICE_X16Y133        LUT6 (Prop_lut6_I1_O)        0.053     3.075 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     3.075    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X16Y133        FDRE (Setup_fdre_C_D)        0.072     4.675    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.467ns (19.786%)  route 1.893ns (80.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/Q
                         net (fo=22, routed)          0.637     1.617    bd_0_i/hls_inst/inst/icmp_ln97_reg_126
    SLICE_X18Y133        LUT3 (Prop_lut3_I0_O)        0.053     1.670 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_2/O
                         net (fo=12, routed)          0.819     2.490    bd_0_i/hls_inst/inst/i_reg_130[8]_i_2_n_1
    SLICE_X15Y134        LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_2/O
                         net (fo=2, routed)           0.437     2.979    bd_0_i/hls_inst/inst/i_reg_130[4]_i_2_n_1
    SLICE_X19Y134        LUT6 (Prop_lut6_I2_O)        0.053     3.032 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_1/O
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/i_fu_97_p2[4]
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y134        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[4]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.467ns (20.102%)  route 1.856ns (79.898%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/Q
                         net (fo=22, routed)          0.637     1.617    bd_0_i/hls_inst/inst/icmp_ln97_reg_126
    SLICE_X18Y133        LUT3 (Prop_lut3_I0_O)        0.053     1.670 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_2/O
                         net (fo=12, routed)          0.819     2.490    bd_0_i/hls_inst/inst/i_reg_130[8]_i_2_n_1
    SLICE_X15Y134        LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_2/O
                         net (fo=2, routed)           0.400     2.942    bd_0_i/hls_inst/inst/i_reg_130[4]_i_2_n_1
    SLICE_X17Y133        LUT5 (Prop_lut5_I0_O)        0.053     2.995 r  bd_0_i/hls_inst/inst/i_reg_130[3]_i_1/O
                         net (fo=1, routed)           0.000     2.995    bd_0_i/hls_inst/inst/i_fu_97_p2[3]
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.034     4.637    bd_0_i/hls_inst/inst/i_reg_130_reg[3]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                  1.642    




