Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/blaise/dev/flexgraph/quartus/fp_add.ip --block-symbol-file --output-directory=/home/blaise/dev/flexgraph/quartus/fp_add --family="Arria 10" --part=10AX115N2F40E2LG
Info: fp_add.fp_functions_0: /home/blaise/intelFPGA_pro/17.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/blaise/intelFPGA_pro/17.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: fp_add.fp_functions_0: /home/blaise/intelFPGA_pro/17.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/blaise/intelFPGA_pro/17.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/blaise/dev/flexgraph/quartus/fp_add.ip --synthesis=VERILOG --output-directory=/home/blaise/dev/flexgraph/quartus/fp_add --family="Arria 10" --part=10AX115N2F40E2LG
Info: fp_add.fp_functions_0: /home/blaise/intelFPGA_pro/17.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/blaise/intelFPGA_pro/17.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: fp_add.fp_functions_0: /home/blaise/intelFPGA_pro/17.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/blaise/intelFPGA_pro/17.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: fp_add: "Transforming system: fp_add"
Info: fp_add: Running transform generation_view_transform
Info: fp_add: Running transform generation_view_transform took 0.001s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: fp_add: Running transform interconnect_transform_chooser
Info: fp_add: Running transform interconnect_transform_chooser took 0.116s
Info: fp_add: "Naming system components in system: fp_add"
Info: fp_add: "Processing generation queue"
Info: fp_add: "Generating: fp_add"
Info: fp_add: "Generating: fp_add_altera_fp_functions_171_rgz4tay"
Info: fp_functions_0: /home/blaise/intelFPGA_pro/17.1/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /home/blaise/intelFPGA_pro/17.1/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name fp_add_altera_fp_functions_171_rgz4tay -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 2 FPAdd 8 23
Info: fp_functions_0: Latency on Arria 10 is 3 cycles
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: fp_add: Done "fp_add" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fp_add. No files generated.
Info: Finished: Generate IP Core Documentation
