Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Aug 12 15:34:09 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file cook_timer_control_sets_placed.rpt
| Design       : cook_timer
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           12 |
| No           | No                    | Yes                    |              14 |            3 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |              42 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | inc_sec_btn/btn_ed/cnt_sysclk_reg[26][0] | reset_p_IBUF                            |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | inc_sec_btn/btn_ed/E[0]                  | reset_p_IBUF                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                                          | reset_p_IBUF                            |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG | mode_btn/btn_ed/E[0]                     |                                         |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG |                                          | mode_btn/btn_0/count[0]_i_1_n_0         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                          | inc_sec_btn/btn_0/count[0]_i_1__0_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                          | inc_min_btn/btn_0/count[0]_i_1__1_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                          | alarm_off_btn/btn_0/count[0]_i_1__2_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | led_OBUF[0]                              | reset_p_IBUF                            |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                          |                                         |               12 |             30 |         2.50 |
+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


