$date
	Thu Feb 15 08:39:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc $end
$var reg 4 ! pc [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
$end
#10000000
b1 !
#20000000
b10 !
#30000000
b11 !
#40000000
b100 !
#50000000
b101 !
#60000000
b110 !
#70000000
b111 !
#80000000
b1000 !
#90000000
b1001 !
#100000000
b1010 !
#110000000
b1011 !
#120000000
b1100 !
#130000000
b1101 !
#140000000
b1110 !
#150000000
b1111 !
#160000000
b0 !
#160000001
