Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: cpu_facade.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_facade.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_facade"
Output Format                      : NGC
Target Device                      : xa6slx9-3-ftg256

---- Source Options
Top Module Name                    : cpu_facade
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cmp_1bit.vhf" into library work
Parsing entity <cmp_1bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/bus_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_bus_muxer>.
Parsing architecture <M16_1E_HXILINX_bus_muxer_V> of entity <m16_1e_hxilinx_bus_muxer>.
Parsing entity <bus_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/stepper.vhf" into library work
Parsing entity <CB4CE_HXILINX_stepper>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_stepper>.
Parsing entity <D3_8E_HXILINX_stepper>.
Parsing architecture <D3_8E_HXILINX_stepper_V> of entity <d3_8e_hxilinx_stepper>.
Parsing entity <stepper>.
Parsing architecture <BEHAVIORAL> of entity <stepper>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/lzero.vhf" into library work
Parsing entity <NOR8_HXILINX_lzero>.
Parsing architecture <NOR8_HXILINX_lzero_V> of entity <nor8_hxilinx_lzero>.
Parsing entity <lzero>.
Parsing architecture <BEHAVIORAL> of entity <lzero>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" into library work
Parsing entity <CB16CE_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_freq_divider>.
Parsing entity <FJKC_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_freq_divider>.
Parsing entity <AND8_HXILINX_freq_divider>.
Parsing architecture <AND8_HXILINX_freq_divider_V> of entity <and8_hxilinx_freq_divider>.
Parsing entity <freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/encoder8_3.vhf" into library work
Parsing entity <AND8_HXILINX_encoder8_3>.
Parsing architecture <AND8_HXILINX_encoder8_3_V> of entity <and8_hxilinx_encoder8_3>.
Parsing entity <encoder8_3>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/encoder16_4.vhf" into library work
Parsing entity <AND16_HXILINX_encoder16_4>.
Parsing architecture <AND16_HXILINX_encoder16_4_V> of entity <and16_hxilinx_encoder16_4>.
Parsing entity <OR8_HXILINX_encoder16_4>.
Parsing architecture <OR8_HXILINX_encoder16_4_V> of entity <or8_hxilinx_encoder16_4>.
Parsing entity <encoder16_4>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_base.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_base>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_base>.
Parsing entity <cpu_freq_divider_base>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cmp_8bit.vhf" into library work
Parsing entity <cmp_1bit_MUSER_cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cmp_8bit>.
Parsing entity <cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/alu_output_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_alu_output_muxer>.
Parsing architecture <M16_1E_HXILINX_alu_output_muxer_V> of entity <m16_1e_hxilinx_alu_output_muxer>.
Parsing entity <bus_muxer_MUSER_alu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_alu_output_muxer>.
Parsing entity <alu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/usart_tramnsmitter.vhd" into library work
Parsing entity <usart_tramnsmitter>.
Parsing architecture <Behavioral> of entity <usart_tramnsmitter>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/reg_8bit.vhf" into library work
Parsing entity <LD8CE_HXILINX_reg_8bit>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_reg_8bit>.
Parsing entity <reg_8bit>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/pass_through_or_one.vhf" into library work
Parsing entity <M2_1_HXILINX_pass_through_or_one>.
Parsing architecture <M2_1_HXILINX_pass_through_or_one_V> of entity <m2_1_hxilinx_pass_through_or_one>.
Parsing entity <pass_through_or_one>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_output_muxer.vhf" into library work
Parsing entity <AND16_HXILINX_cpu_output_muxer>.
Parsing architecture <AND16_HXILINX_cpu_output_muxer_V> of entity <and16_hxilinx_cpu_output_muxer>.
Parsing entity <OR8_HXILINX_cpu_output_muxer>.
Parsing architecture <OR8_HXILINX_cpu_output_muxer_V> of entity <or8_hxilinx_cpu_output_muxer>.
Parsing entity <M16_1E_HXILINX_cpu_output_muxer>.
Parsing architecture <M16_1E_HXILINX_cpu_output_muxer_V> of entity <m16_1e_hxilinx_cpu_output_muxer>.
Parsing entity <encoder16_4_MUSER_cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu_output_muxer>.
Parsing entity <bus_muxer_MUSER_cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu_output_muxer>.
Parsing entity <cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_1Stg.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_1Stg>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_1stg>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider_1Stg>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider_1stg>.
Parsing entity <AND6_HXILINX_cpu_freq_divider_1Stg>.
Parsing architecture <AND6_HXILINX_cpu_freq_divider_1Stg_V> of entity <and6_hxilinx_cpu_freq_divider_1stg>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_freq_divider_1Stg>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_freq_divider_1stg>.
Parsing entity <cpu_freq_divider_1Stg>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1stg>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_1KHz.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_1KHz>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_1khz>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider_1KHz>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider_1khz>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_freq_divider_1KHz>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_freq_divider_1khz>.
Parsing entity <cpu_freq_divider_1KHz>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1khz>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_1Inst.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_1Inst>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_1inst>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider_1Inst>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider_1inst>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_freq_divider_1Inst>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_freq_divider_1inst>.
Parsing entity <cpu_freq_divider_1Inst>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1inst>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider_1Hz.vhf" into library work
Parsing entity <CB16CE_HXILINX_cpu_freq_divider_1Hz>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider_1hz>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider_1Hz>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider_1hz>.
Parsing entity <AND7_HXILINX_cpu_freq_divider_1Hz>.
Parsing architecture <AND7_HXILINX_cpu_freq_divider_1Hz_V> of entity <and7_hxilinx_cpu_freq_divider_1hz>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_freq_divider_1Hz>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_freq_divider_1hz>.
Parsing entity <cpu_freq_divider_1Hz>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1hz>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider.vhf" into library work
Parsing entity <M8_1E_HXILINX_cpu_freq_divider>.
Parsing architecture <M8_1E_HXILINX_cpu_freq_divider_V> of entity <m8_1e_hxilinx_cpu_freq_divider>.
Parsing entity <CB16CE_HXILINX_cpu_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider>.
Parsing entity <AND8_HXILINX_cpu_freq_divider>.
Parsing architecture <AND8_HXILINX_cpu_freq_divider_V> of entity <and8_hxilinx_cpu_freq_divider>.
Parsing entity <freq_divider_MUSER_cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu_freq_divider>.
Parsing entity <encoder8_3_MUSER_cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu_freq_divider>.
Parsing entity <cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_control.vhf" into library work
Parsing entity <CB4CE_HXILINX_cpu_control>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu_control>.
Parsing entity <OR6_HXILINX_cpu_control>.
Parsing architecture <OR6_HXILINX_cpu_control_V> of entity <or6_hxilinx_cpu_control>.
Parsing entity <D3_8E_HXILINX_cpu_control>.
Parsing architecture <D3_8E_HXILINX_cpu_control_V> of entity <d3_8e_hxilinx_cpu_control>.
Parsing entity <D2_4E_HXILINX_cpu_control>.
Parsing architecture <D2_4E_HXILINX_cpu_control_V> of entity <d2_4e_hxilinx_cpu_control>.
Parsing entity <stepper_MUSER_cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu_control>.
Parsing entity <cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/clk_generator.vhf" into library work
Parsing entity <FJKC_HXILINX_clk_generator>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_clk_generator>.
Parsing entity <clk_generator>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/buf_8bit.vhf" into library work
Parsing entity <buf_8bit>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/alu.vhf" into library work
Parsing entity <ADD8_HXILINX_alu>.
Parsing architecture <ADD8_HXILINX_alu_V> of entity <add8_hxilinx_alu>.
Parsing entity <NOR8_HXILINX_alu>.
Parsing architecture <NOR8_HXILINX_alu_V> of entity <nor8_hxilinx_alu>.
Parsing entity <INV8_HXILINX_alu>.
Parsing architecture <INV8_HXILINX_alu_V> of entity <inv8_hxilinx_alu>.
Parsing entity <D3_8E_HXILINX_alu>.
Parsing architecture <D3_8E_HXILINX_alu_V> of entity <d3_8e_hxilinx_alu>.
Parsing entity <M16_1E_HXILINX_alu>.
Parsing architecture <M16_1E_HXILINX_alu_V> of entity <m16_1e_hxilinx_alu>.
Parsing entity <bus_muxer_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_alu>.
Parsing entity <alu_output_muxer_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_alu>.
Parsing entity <lzero_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_alu>.
Parsing entity <cmp_1bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_alu>.
Parsing entity <cmp_8bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_alu>.
Parsing entity <alu>.
Parsing architecture <BEHAVIORAL> of entity <alu>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/USART.vhf" into library work
Parsing entity <USART>.
Parsing architecture <BEHAVIORAL> of entity <usart>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/ram_256bytes.vhf" into library work
Parsing entity <LD8_HXILINX_ram_256bytes>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_ram_256bytes>.
Parsing entity <ram_256bytes>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/debouncer.vhf" into library work
Parsing entity <CB16CE_HXILINX_debouncer>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_debouncer>.
Parsing entity <debouncer>.
Parsing architecture <BEHAVIORAL> of entity <debouncer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" into library work
Parsing entity <LD8CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_cpu>.
Parsing entity <CB4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu>.
Parsing entity <LD8_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_cpu>.
Parsing entity <AND16_HXILINX_cpu>.
Parsing architecture <AND16_HXILINX_cpu_V> of entity <and16_hxilinx_cpu>.
Parsing entity <ADD8_HXILINX_cpu>.
Parsing architecture <ADD8_HXILINX_cpu_V> of entity <add8_hxilinx_cpu>.
Parsing entity <M8_1E_HXILINX_cpu>.
Parsing architecture <M8_1E_HXILINX_cpu_V> of entity <m8_1e_hxilinx_cpu>.
Parsing entity <NOR8_HXILINX_cpu>.
Parsing architecture <NOR8_HXILINX_cpu_V> of entity <nor8_hxilinx_cpu>.
Parsing entity <INV8_HXILINX_cpu>.
Parsing architecture <INV8_HXILINX_cpu_V> of entity <inv8_hxilinx_cpu>.
Parsing entity <OR6_HXILINX_cpu>.
Parsing architecture <OR6_HXILINX_cpu_V> of entity <or6_hxilinx_cpu>.
Parsing entity <OR8_HXILINX_cpu>.
Parsing architecture <OR8_HXILINX_cpu_V> of entity <or8_hxilinx_cpu>.
Parsing entity <LD4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld4ce_hxilinx_cpu>.
Parsing entity <CB16CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu>.
Parsing entity <D3_8E_HXILINX_cpu>.
Parsing architecture <D3_8E_HXILINX_cpu_V> of entity <d3_8e_hxilinx_cpu>.
Parsing entity <M16_1E_HXILINX_cpu>.
Parsing architecture <M16_1E_HXILINX_cpu_V> of entity <m16_1e_hxilinx_cpu>.
Parsing entity <FJKC_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu>.
Parsing entity <D2_4E_HXILINX_cpu>.
Parsing architecture <D2_4E_HXILINX_cpu_V> of entity <d2_4e_hxilinx_cpu>.
Parsing entity <M2_1_HXILINX_cpu>.
Parsing architecture <M2_1_HXILINX_cpu_V> of entity <m2_1_hxilinx_cpu>.
Parsing entity <AND6_HXILINX_cpu>.
Parsing architecture <AND6_HXILINX_cpu_V> of entity <and6_hxilinx_cpu>.
Parsing entity <AND7_HXILINX_cpu>.
Parsing architecture <AND7_HXILINX_cpu_V> of entity <and7_hxilinx_cpu>.
Parsing entity <AND8_HXILINX_cpu>.
Parsing architecture <AND8_HXILINX_cpu_V> of entity <and8_hxilinx_cpu>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu>.
Parsing entity <cpu_freq_divider_1KHz_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1khz_muser_cpu>.
Parsing entity <cpu_freq_divider_1Inst_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1inst_muser_cpu>.
Parsing entity <cpu_freq_divider_1Hz_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1hz_muser_cpu>.
Parsing entity <cpu_freq_divider_1Stg_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1stg_muser_cpu>.
Parsing entity <freq_divider_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu>.
Parsing entity <encoder8_3_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu>.
Parsing entity <cpu_freq_divider_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_muser_cpu>.
Parsing entity <buf_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit_muser_cpu>.
Parsing entity <clk_generator_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator_muser_cpu>.
Parsing entity <encoder16_4_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu>.
Parsing entity <bus_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu>.
Parsing entity <cpu_output_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer_muser_cpu>.
Parsing entity <reg_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit_muser_cpu>.
Parsing entity <pass_through_or_one_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one_muser_cpu>.
Parsing entity <stepper_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu>.
Parsing entity <cpu_control_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control_muser_cpu>.
Parsing entity <alu_output_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_cpu>.
Parsing entity <lzero_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_cpu>.
Parsing entity <cmp_1bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cpu>.
Parsing entity <cmp_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_cpu>.
Parsing entity <alu_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_cpu>.
Parsing entity <cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" into library work
Parsing entity <LD8CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_cpu_facade>.
Parsing entity <CB4CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu_facade>.
Parsing entity <LD8_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_cpu_facade>.
Parsing entity <D4_16E_HXILINX_cpu_facade>.
Parsing architecture <D4_16E_HXILINX_cpu_facade_V> of entity <d4_16e_hxilinx_cpu_facade>.
Parsing entity <AND16_HXILINX_cpu_facade>.
Parsing architecture <AND16_HXILINX_cpu_facade_V> of entity <and16_hxilinx_cpu_facade>.
Parsing entity <ADD8_HXILINX_cpu_facade>.
Parsing architecture <ADD8_HXILINX_cpu_facade_V> of entity <add8_hxilinx_cpu_facade>.
Parsing entity <M8_1E_HXILINX_cpu_facade>.
Parsing architecture <M8_1E_HXILINX_cpu_facade_V> of entity <m8_1e_hxilinx_cpu_facade>.
Parsing entity <NOR8_HXILINX_cpu_facade>.
Parsing architecture <NOR8_HXILINX_cpu_facade_V> of entity <nor8_hxilinx_cpu_facade>.
Parsing entity <INV8_HXILINX_cpu_facade>.
Parsing architecture <INV8_HXILINX_cpu_facade_V> of entity <inv8_hxilinx_cpu_facade>.
Parsing entity <OR6_HXILINX_cpu_facade>.
Parsing architecture <OR6_HXILINX_cpu_facade_V> of entity <or6_hxilinx_cpu_facade>.
Parsing entity <OR8_HXILINX_cpu_facade>.
Parsing architecture <OR8_HXILINX_cpu_facade_V> of entity <or8_hxilinx_cpu_facade>.
Parsing entity <LD4CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <ld4ce_hxilinx_cpu_facade>.
Parsing entity <CB16CE_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_facade>.
Parsing entity <D3_8E_HXILINX_cpu_facade>.
Parsing architecture <D3_8E_HXILINX_cpu_facade_V> of entity <d3_8e_hxilinx_cpu_facade>.
Parsing entity <M16_1E_HXILINX_cpu_facade>.
Parsing architecture <M16_1E_HXILINX_cpu_facade_V> of entity <m16_1e_hxilinx_cpu_facade>.
Parsing entity <FJKC_HXILINX_cpu_facade>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_facade>.
Parsing entity <D2_4E_HXILINX_cpu_facade>.
Parsing architecture <D2_4E_HXILINX_cpu_facade_V> of entity <d2_4e_hxilinx_cpu_facade>.
Parsing entity <M2_1_HXILINX_cpu_facade>.
Parsing architecture <M2_1_HXILINX_cpu_facade_V> of entity <m2_1_hxilinx_cpu_facade>.
Parsing entity <AND6_HXILINX_cpu_facade>.
Parsing architecture <AND6_HXILINX_cpu_facade_V> of entity <and6_hxilinx_cpu_facade>.
Parsing entity <AND7_HXILINX_cpu_facade>.
Parsing architecture <AND7_HXILINX_cpu_facade_V> of entity <and7_hxilinx_cpu_facade>.
Parsing entity <AND8_HXILINX_cpu_facade>.
Parsing architecture <AND8_HXILINX_cpu_facade_V> of entity <and8_hxilinx_cpu_facade>.
Parsing entity <ram_256bytes_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes_muser_cpu_facade>.
Parsing entity <bus_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu_facade>.
Parsing entity <reg_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit_muser_cpu_facade>.
Parsing entity <USART_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <usart_muser_cpu_facade>.
Parsing entity <debouncer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <debouncer_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_base_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_base_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_1KHz_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1khz_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_1Inst_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1inst_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_1Hz_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1hz_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_1Stg_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_1stg_muser_cpu_facade>.
Parsing entity <freq_divider_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu_facade>.
Parsing entity <encoder8_3_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu_facade>.
Parsing entity <cpu_freq_divider_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_muser_cpu_facade>.
Parsing entity <buf_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit_muser_cpu_facade>.
Parsing entity <clk_generator_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator_muser_cpu_facade>.
Parsing entity <encoder16_4_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <encoder16_4_muser_cpu_facade>.
Parsing entity <cpu_output_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer_muser_cpu_facade>.
Parsing entity <pass_through_or_one_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one_muser_cpu_facade>.
Parsing entity <stepper_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu_facade>.
Parsing entity <cpu_control_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control_muser_cpu_facade>.
Parsing entity <alu_output_muxer_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_cpu_facade>.
Parsing entity <lzero_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_cpu_facade>.
Parsing entity <cmp_1bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cpu_facade>.
Parsing entity <cmp_8bit_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_cpu_facade>.
Parsing entity <alu_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_cpu_facade>.
Parsing entity <cpu_MUSER_cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_muser_cpu_facade>.
Parsing entity <cpu_facade>.
Parsing architecture <BEHAVIORAL> of entity <cpu_facade>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <alu_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D3_8E_HXILINX_cpu_facade> (architecture <D3_8E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 542. Case statement is complete. others clause is never selected

Elaborating entity <ADD8_HXILINX_cpu_facade> (architecture <ADD8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <INV8_HXILINX_cpu_facade> (architecture <INV8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <cmp_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cmp_1bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <lzero_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <NOR8_HXILINX_cpu_facade> (architecture <NOR8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <alu_output_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bus_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M16_1E_HXILINX_cpu_facade> (architecture <M16_1E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 617. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1022: Net <XLXN_56> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1023: Net <XLXN_57> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1024: Net <XLXN_58> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1025: Net <XLXN_59> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1026: Net <XLXN_60> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1027: Net <XLXN_61> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1028: Net <XLXN_72> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1029: Net <XLXN_73> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1030: Net <XLXN_74> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1031: Net <XLXN_75> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1032: Net <XLXN_76> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1033: Net <XLXN_77> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1034: Net <XLXN_88> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1035: Net <XLXN_89> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1036: Net <XLXN_90> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1037: Net <XLXN_91> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1038: Net <XLXN_92> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1039: Net <XLXN_93> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1040: Net <XLXN_104> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1041: Net <XLXN_105> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1042: Net <XLXN_106> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1043: Net <XLXN_107> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1044: Net <XLXN_108> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1045: Net <XLXN_109> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1046: Net <XLXN_120> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1047: Net <XLXN_121> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1048: Net <XLXN_122> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1049: Net <XLXN_123> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1050: Net <XLXN_124> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1051: Net <XLXN_125> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1052: Net <XLXN_136> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1053: Net <XLXN_137> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1054: Net <XLXN_138> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1055: Net <XLXN_139> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1056: Net <XLXN_140> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1057: Net <XLXN_141> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1058: Net <XLXN_152> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1059: Net <XLXN_153> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1060: Net <XLXN_154> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1061: Net <XLXN_155> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1062: Net <XLXN_156> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1063: Net <XLXN_157> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1064: Net <XLXN_168> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1065: Net <XLXN_169> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1066: Net <XLXN_170> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1067: Net <XLXN_171> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1068: Net <XLXN_172> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 1069: Net <XLXN_173> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4496: Net <XLXI_14_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4497: Net <XLXI_14_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4498: Net <XLXI_14_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4499: Net <XLXI_14_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4500: Net <XLXI_14_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4501: Net <XLXI_14_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4502: Net <XLXI_14_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4503: Net <XLXI_14_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 4504: Net <XLXI_14_dev15_openSignal[7]> does not have a driver.

Elaborating entity <clk_generator_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_cpu_facade> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <cpu_control_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <stepper_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <D2_4E_HXILINX_cpu_facade> (architecture <D2_4E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 704. Case statement is complete. others clause is never selected

Elaborating entity <OR6_HXILINX_cpu_facade> (architecture <OR6_HXILINX_cpu_facade_V>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3699: Net <XLXI_556_I0_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3700: Net <XLXI_556_I1_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3701: Net <XLXI_556_I2_openSignal> does not have a driver.

Elaborating entity <pass_through_or_one_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_cpu_facade> (architecture <M2_1_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 738. Case statement is complete. others clause is never selected

Elaborating entity <LD4CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <LD8_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LD8CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpu_output_muxer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <encoder16_4_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND16_HXILINX_cpu_facade> (architecture <AND16_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <OR8_HXILINX_cpu_facade> (architecture <OR8_HXILINX_cpu_facade_V>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3149: Net <XLXI_1_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3150: Net <XLXI_1_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3151: Net <XLXI_1_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3152: Net <XLXI_1_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3153: Net <XLXI_1_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 3154: Net <XLXI_1_dev15_openSignal[7]> does not have a driver.

Elaborating entity <buf_8bit_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <freq_divider_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB16CE_HXILINX_cpu_facade> (architecture <Behavioral>) from library <work>.

Elaborating entity <AND8_HXILINX_cpu_facade> (architecture <AND8_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <M8_1E_HXILINX_cpu_facade> (architecture <M8_1E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 317. Case statement is complete. others clause is never selected

Elaborating entity <encoder8_3_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_1Hz_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_base_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND7_HXILINX_cpu_facade> (architecture <AND7_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <cpu_freq_divider_1Stg_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND6_HXILINX_cpu_facade> (architecture <AND6_HXILINX_cpu_facade_V>) from library <work>.

Elaborating entity <cpu_freq_divider_1Inst_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cpu_freq_divider_1KHz_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 5420: Net <ram_a_o[7]> does not have a driver.

Elaborating entity <debouncer_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <USART_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <usart_tramnsmitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram_256bytes_MUSER_cpu_facade> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D4_16E_HXILINX_cpu_facade> (architecture <D4_16E_HXILINX_cpu_facade_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 192. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6676: Net <XLXI_7_in_manr_d_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6677: Net <XLXI_7_in_manr_r_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6678: Net <XLXI_135_r_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6679: Net <XLXI_173_a_openSignal[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6680: Net <XLXI_173_dev1_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6681: Net <XLXI_173_dev2_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6682: Net <XLXI_173_dev3_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6683: Net <XLXI_173_dev4_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6684: Net <XLXI_173_dev5_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6685: Net <XLXI_173_dev6_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6686: Net <XLXI_173_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6687: Net <XLXI_173_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6688: Net <XLXI_173_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6689: Net <XLXI_173_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6690: Net <XLXI_173_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6691: Net <XLXI_173_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6692: Net <XLXI_173_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6693: Net <XLXI_173_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6694: Net <XLXI_173_dev15_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6695: Net <XLXI_174_dev2_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6696: Net <XLXI_174_dev3_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6697: Net <XLXI_174_dev4_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6698: Net <XLXI_174_dev5_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6699: Net <XLXI_174_dev6_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6700: Net <XLXI_174_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6701: Net <XLXI_174_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6702: Net <XLXI_174_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6703: Net <XLXI_174_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6704: Net <XLXI_174_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6705: Net <XLXI_174_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6706: Net <XLXI_174_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6707: Net <XLXI_174_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" Line 6708: Net <XLXI_174_dev15_openSignal[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_34_60" for instance <XLXI_34>.
    Set property "HU_SET = XLXI_53_61" for instance <XLXI_53>.
    Set property "HU_SET = XLXI_136_63" for instance <XLXI_136>.
    Set property "HU_SET = XLXI_155_62" for instance <XLXI_155>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <manr_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_alu_x> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_iar_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_ir_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_ram_a_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_temp_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <manr_r> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <manr_w> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_alu_C_in> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_alu_C_out> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_alu_eq> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_alu_gt> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_alu_z> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_C_in_enabled> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_C_out_flipflop_o> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_flags_clr> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alt_nop> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu_add> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu_and> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu_lshift> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu_nop> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu_not> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu_or> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu_rshift> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_alu_xor> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_flg_clf> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_jmp_ifjmp> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_jmp_jmp> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_jmp_jmpr> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_ls_ld> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_ls_ldc> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_op_ls_st> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6982: Output port <out_sysbus_released> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7096: Output port <G> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7244: Output port <a_o> of the instance <XLXI_106> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7258: Output port <O> of the instance <XLXI_110> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7263: Output port <O> of the instance <XLXI_111> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7268: Output port <O> of the instance <XLXI_112> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D1> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D2> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D3> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D4> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D5> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D6> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D7> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D8> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D9> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D10> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D11> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D12> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D13> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D14> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 7280: Output port <D15> of the instance <XLXI_136> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_7_in_manr_d_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_a_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_173_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_174_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_7_in_manr_r_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_135_r_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_facade> synthesized.

Synthesizing Unit <cpu_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_87_55" for instance <XLXI_87>.
    Set property "HU_SET = XLXI_104_56" for instance <XLXI_104>.
    Set property "HU_SET = XLXI_571_57" for instance <XLXI_571>.
    Set property "HU_SET = XLXI_914_58" for instance <XLXI_914>.
    Set property "HU_SET = XLXI_917_59" for instance <XLXI_917>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5747: Output port <ground> of the instance <cpu_ctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5922: Output port <g> of the instance <XLXI_130> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 5946: Output port <G> of the instance <XLXI_136> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6418: Output port <clk_out> of the instance <XLXI_912> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6433: Output port <Q> of the instance <XLXI_914> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6433: Output port <TC> of the instance <XLXI_914> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6444: Output port <O> of the instance <XLXI_916> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6448: Output port <CEO> of the instance <XLXI_917> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 6448: Output port <TC> of the instance <XLXI_917> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ram_a_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_MUSER_cpu_facade> synthesized.

Synthesizing Unit <alu_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_52" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_53" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_102_54" for instance <XLXI_102>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4979: Output port <D3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4979: Output port <D4> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4979: Output port <D5> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4979: Output port <D6> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4979: Output port <D7> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4993: Output port <OFL> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <alu_MUSER_cpu_facade> synthesized.

Synthesizing Unit <D3_8E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <ADD8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 9-bit adder for signal <n0022> created at line 269.
    Found 9-bit adder for signal <adder_tmp> created at line 269.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <INV8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <INV8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cmp_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <cmp_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cmp_1bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <cmp_1bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <lzero_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_51" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <lzero_MUSER_cpu_facade> synthesized.

Synthesizing Unit <NOR8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <NOR8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <alu_output_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_14_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <alu_output_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <bus_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_2" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_12_3" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_4" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_5" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_6" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_7" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_8" for instance <XLXI_17>.
WARNING:Xst:647 - Input <dev10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev11> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev13> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev14> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev15> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_56> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_57> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_58> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_59> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_60> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_61> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_72> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_73> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_74> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_75> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_76> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_77> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_88> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_89> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_90> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_91> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_92> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_93> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_104> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_105> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_106> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_107> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_108> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_109> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_120> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_121> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_122> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_123> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_124> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_125> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_136> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_137> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_138> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_139> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_140> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_141> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_152> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_153> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_155> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_156> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_157> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_168> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_169> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_170> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_171> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_172> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_173> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <bus_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <M16_1E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 1-bit 16-to-1 multiplexer for signal <S3_D15_Mux_0_o> created at line 600.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M16_1E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <clk_generator_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_30" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <clk_generator_MUSER_cpu_facade> synthesized.

Synthesizing Unit <FJKC_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_control_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_39_48" for instance <XLXI_39>.
    Set property "HU_SET = XLXI_47_46" for instance <XLXI_47>.
    Set property "HU_SET = XLXI_48_47" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_252_49" for instance <XLXI_252>.
    Set property "HU_SET = XLXI_577_50" for instance <XLXI_577>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 4389: Output port <O> of the instance <XLXI_556> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_556_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_556_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_556_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_control_MUSER_cpu_facade> synthesized.

Synthesizing Unit <stepper_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_24_44" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_45" for instance <XLXI_25>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 3483: Output port <CEO> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 3483: Output port <Q3> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 3483: Output port <TC> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 3494: Output port <D7> of the instance <XLXI_25> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stepper_MUSER_cpu_facade> synthesized.

Synthesizing Unit <CB4CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_24_o_add_0_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <D2_4E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <OR6_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <OR6_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <pass_through_or_one_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_36" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_37" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_38" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_39" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_40" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_41" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_42" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_13_43" for instance <XLXI_13>.
    Summary:
	no macro.
Unit <pass_through_or_one_MUSER_cpu_facade> synthesized.

Synthesizing Unit <M2_1_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <LD4CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <LD4CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <LD8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <reg_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_5_9" for instance <XLXI_5>.
WARNING:Xst:647 - Input <r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reg_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <LD8CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_output_muxer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
WARNING:Xst:653 - Signal <XLXI_1_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_output_muxer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <encoder16_4_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_25_31" for instance <XLXI_25>.
    Set property "HU_SET = XLXI_48_32" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_49_33" for instance <XLXI_49>.
    Set property "HU_SET = XLXI_50_34" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_59_35" for instance <XLXI_59>.
    Summary:
	no macro.
Unit <encoder16_4_MUSER_cpu_facade> synthesized.

Synthesizing Unit <AND16_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND16_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <OR8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <OR8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <buf_8bit_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <buf_8bit_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_29" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <cpu_freq_divider_MUSER_cpu_facade> synthesized.

Synthesizing Unit <freq_divider_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_22" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_21" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_123_23" for instance <XLXI_123>.
    Set property "HU_SET = XLXI_124_24" for instance <XLXI_124>.
    Set property "HU_SET = XLXI_128_27" for instance <XLXI_128>.
    Set property "HU_SET = XLXI_149_25" for instance <XLXI_149>.
    Set property "HU_SET = XLXI_150_26" for instance <XLXI_150>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2245: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2253: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 2253: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <freq_divider_MUSER_cpu_facade> synthesized.

Synthesizing Unit <CB16CE_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_60_o_add_0_OUT> created at line 488.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CB16CE_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <AND8_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND8_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <M8_1E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 308.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <encoder8_3_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_4_28" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <encoder8_3_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_1Hz_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_15_16" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_18_17" for instance <XLXI_18>.
    Summary:
	no macro.
Unit <cpu_freq_divider_1Hz_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_base_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_12" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_13" for instance <XLXI_2>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1522: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1530: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1530: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_freq_divider_base_MUSER_cpu_facade> synthesized.

Synthesizing Unit <AND7_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND7_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_1Stg_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_18_18" for instance <XLXI_18>.
    Set property "HU_SET = XLXI_21_19" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_22_20" for instance <XLXI_22>.
    Summary:
	no macro.
Unit <cpu_freq_divider_1Stg_MUSER_cpu_facade> synthesized.

Synthesizing Unit <AND6_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	no macro.
Unit <AND6_HXILINX_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_1Inst_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_15_15" for instance <XLXI_15>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1714: Output port <out_clk_low> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_freq_divider_1Inst_MUSER_cpu_facade> synthesized.

Synthesizing Unit <cpu_freq_divider_1KHz_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_15_14" for instance <XLXI_15>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1612: Output port <out_clk_high> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_freq_divider_1KHz_MUSER_cpu_facade> synthesized.

Synthesizing Unit <debouncer_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "HU_SET = XLXI_1_10" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_11" for instance <XLXI_2>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1460: Output port <Q> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1460: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1468: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1468: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <debouncer_MUSER_cpu_facade> synthesized.

Synthesizing Unit <USART_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 1408: Output port <done> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <USART_MUSER_cpu_facade> synthesized.

Synthesizing Unit <usart_tramnsmitter>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/usart_tramnsmitter.vhd".
    Register <usart_clock.half<0>> equivalent to <usart_clk> has been removed
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <s_done>.
    Found 8-bit register for signal <usart_clock.periods>.
    Found 1-bit register for signal <usart_clk>.
    Found 1-bit register for signal <tx>.
    Found 4-bit register for signal <transmit_data.sample_idx>.
    Found 3-bit register for signal <transmit_data.bit_idx>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | usart_clk (rising_edge)                        |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <usart_clock.periods[7]_GND_73_o_add_2_OUT> created at line 64.
    Found 3-bit adder for signal <transmit_data.bit_idx[2]_GND_73_o_add_22_OUT> created at line 116.
    Found 4-bit adder for signal <transmit_data.sample_idx[3]_GND_73_o_add_36_OUT> created at line 132.
    Found 1-bit 8-to-1 multiplexer for signal <transmit_data.bit_idx[2]_data[7]_Mux_18_o> created at line 108.
    Found 4-bit comparator greater for signal <transmit_data.sample_idx[3]_PWR_53_o_LessThan_9_o> created at line 96
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <usart_tramnsmitter> synthesized.

Synthesizing Unit <ram_256bytes_MUSER_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000072" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_15_0" for instance <XLXI_15>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_17>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000901" for instance <XLXI_18>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000040" for instance <XLXI_19>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000020" for instance <XLXI_20>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000205" for instance <XLXI_21>.
    Set property "INIT = 00000000000000000000000000000000000000000000000000000000000006A0" for instance <XLXI_22>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000010" for instance <XLXI_23>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf" line 975: Output port <O> of the instance <XLXI_42> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ram_256bytes_MUSER_cpu_facade> synthesized.

Synthesizing Unit <D4_16E_HXILINX_cpu_facade>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_facade.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D4_16E_HXILINX_cpu_facade> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 16-bit adder                                          : 14
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 29
 1-bit register                                        : 11
 16-bit register                                       : 14
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 104
 1-bit latch                                           : 104
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 104
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 58
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_128> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_4> is unconnected in block <XLXI_912>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_2> is unconnected in block <XLXI_1>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CB16CE_HXILINX_cpu_facade>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_cpu_facade> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_cpu_facade>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_cpu_facade> synthesized (advanced).

Synthesizing (advanced) Unit <usart_tramnsmitter>.
The following registers are absorbed into counter <usart_clock.periods>: 1 register on signal <usart_clock.periods>.
The following registers are absorbed into counter <transmit_data.bit_idx>: 1 register on signal <transmit_data.bit_idx>.
Unit <usart_tramnsmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 9-bit adder carry in                                  : 1
# Counters                                             : 17
 16-bit up counter                                     : 14
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 94
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 49
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <done> in Unit <usart_tramnsmitter> is equivalent to the following FF/Latch, which will be removed : <s_done> 
WARNING:Xst:2973 - All outputs of instance <XLXI_937/XLXI_1/XLXI_2> of block <CB16CE_HXILINX_cpu_facade> are unconnected in block <cpu_MUSER_cpu_facade>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_105/XLXI_2/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 ready    | 00
 began    | 01
 started  | 10
 finished | 11
----------------------

Optimizing unit <cpu_facade> ...

Optimizing unit <cpu_MUSER_cpu_facade> ...

Optimizing unit <cpu_output_muxer_MUSER_cpu_facade> ...

Optimizing unit <bus_muxer_MUSER_cpu_facade> ...

Optimizing unit <encoder16_4_MUSER_cpu_facade> ...

Optimizing unit <cpu_freq_divider_MUSER_cpu_facade> ...

Optimizing unit <freq_divider_MUSER_cpu_facade> ...

Optimizing unit <encoder8_3_MUSER_cpu_facade> ...

Optimizing unit <alu_MUSER_cpu_facade> ...

Optimizing unit <cmp_8bit_MUSER_cpu_facade> ...

Optimizing unit <LD8_HXILINX_cpu_facade> ...

Optimizing unit <LD8CE_HXILINX_cpu_facade> ...

Optimizing unit <buf_8bit_MUSER_cpu_facade> ...

Optimizing unit <pass_through_or_one_MUSER_cpu_facade> ...

Optimizing unit <LD4CE_HXILINX_cpu_facade> ...

Optimizing unit <cpu_control_MUSER_cpu_facade> ...

Optimizing unit <ram_256bytes_MUSER_cpu_facade> ...

Optimizing unit <INV8_HXILINX_cpu_facade> ...

Optimizing unit <M16_1E_HXILINX_cpu_facade> ...

Optimizing unit <OR8_HXILINX_cpu_facade> ...

Optimizing unit <AND16_HXILINX_cpu_facade> ...

Optimizing unit <M2_1_HXILINX_cpu_facade> ...

Optimizing unit <CB16CE_HXILINX_cpu_facade> ...

Optimizing unit <FJKC_HXILINX_cpu_facade> ...

Optimizing unit <AND8_HXILINX_cpu_facade> ...

Optimizing unit <M8_1E_HXILINX_cpu_facade> ...

Optimizing unit <AND7_HXILINX_cpu_facade> ...

Optimizing unit <AND6_HXILINX_cpu_facade> ...

Optimizing unit <ADD8_HXILINX_cpu_facade> ...

Optimizing unit <NOR8_HXILINX_cpu_facade> ...

Optimizing unit <D3_8E_HXILINX_cpu_facade> ...

Optimizing unit <CB4CE_HXILINX_cpu_facade> ...

Optimizing unit <D2_4E_HXILINX_cpu_facade> ...

Optimizing unit <OR6_HXILINX_cpu_facade> ...

Optimizing unit <usart_tramnsmitter> ...

Optimizing unit <D4_16E_HXILINX_cpu_facade> ...
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <XLXI_7/XLXI_121/XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_937/XLXI_1/XLXI_1>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_937/XLXI_1/XLXI_1>.
WARNING:Xst:2677 - Node <COUNT_5> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_6> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_931/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_927/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_926/XLXI_1/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_4> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_5> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_6> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_7> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_7/XLXI_917>.
WARNING:Xst:2677 - Node <COUNT_8> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <XLXI_51/XLXI_2>.
WARNING:Xst:1290 - Hierarchical block <XLXI_7/XLXI_912/XLXI_1/XLXI_128> is unconnected in block <cpu_facade>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_7/XLXI_912/XLXI_4> is unconnected in block <cpu_facade>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <XLXI_7/cpu_ctl/stp/XLXI_24>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_facade, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 191
 Flip-Flops                                            : 191

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_facade.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1428
#      AND2                        : 125
#      AND2B1                      : 1
#      AND3                        : 1
#      AND3B1                      : 4
#      AND4                        : 3
#      AND5                        : 1
#      BUF                         : 233
#      GND                         : 47
#      INV                         : 120
#      LUT1                        : 148
#      LUT2                        : 55
#      LUT3                        : 26
#      LUT4                        : 23
#      LUT5                        : 2
#      LUT6                        : 95
#      MUXCY                       : 163
#      MUXF7                       : 41
#      MUXF8                       : 32
#      OR2                         : 57
#      OR3                         : 4
#      OR4                         : 11
#      OR5                         : 5
#      VCC                         : 14
#      XNOR2                       : 40
#      XORCY                       : 177
# FlipFlops/Latches                : 287
#      FD                          : 1
#      FDC                         : 9
#      FDC_1                       : 1
#      FDCE                        : 164
#      FDE                         : 8
#      FDR                         : 8
#      LD                          : 16
#      LDCE                        : 80
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 92
#      IBUF                        : 39
#      OBUF                        : 53
# Others                           : 4
#      PULLDOWN                    : 1
#      PULLUP                      : 3

Device utilization summary:
---------------------------

Selected Device : xa6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             287  out of  11440     2%  
 Number of Slice LUTs:                  501  out of   5720     8%  
    Number used as Logic:               469  out of   5720     8%  
    Number used as Memory:               32  out of   1440     2%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    788
   Number with an unused Flip Flop:     501  out of    788    63%  
   Number with an unused LUT:           287  out of    788    36%  
   Number of fully used LUT-FF pairs:     0  out of    788     0%  
   Number of unique control sets:        40

IO Utilization: 
 Number of IOs:                          93
 Number of bonded IOBs:                  93  out of    186    50%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)                   | Load  |
-----------------------------------------------------------+-----------------------------------------+-------+
XLXI_7/clkr(XLXI_7/clck_gen/XLXI_9:O)                      | NONE(*)(XLXI_7/XLXI_102)                | 1     |
in_clk                                                     | BUFGP                                   | 178   |
XLXI_7/clk_internal(XLXI_7/XLXI_939:O)                     | NONE(*)(XLXI_7/clck_gen/XLXI_4/q_tmp)   | 1     |
XLXI_7/XLXI_937/half_period_tick(XLXI_7/XLXI_937/XLXI_27:O)| NONE(*)(XLXI_7/XLXI_937/XLXI_15/q_tmp)  | 1     |
XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4                      | NONE(XLXI_7/XLXI_931/XLXI_15/q_tmp)     | 1     |
XLXI_7/XLXI_927/half_period_tick(XLXI_7/XLXI_927/XLXI_16:O)| NONE(*)(XLXI_7/XLXI_927/XLXI_18/q_tmp)  | 1     |
XLXI_7/XLXI_926/half_period_tick(XLXI_7/XLXI_926/XLXI_16:O)| NONE(*)(XLXI_7/XLXI_926/XLXI_18/q_tmp)  | 1     |
XLXI_51/XLXI_2/COUNT_7                                     | NONE(XLXI_53/q_tmp)                     | 1     |
XLXI_7/cc_r0_w(XLXI_7/cpu_ctl/XLXI_80:O)                   | NONE(*)(XLXI_7/XLXI_104/Q_6)            | 8     |
XLXI_51/XLXN_4                                             | NONE(XLXI_7/XLXI_122/XLXI_5/Q_6)        | 80    |
XLXI_7/clck_gen/XLXI_4/q_tmp                               | NONE(XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0)| 3     |
XLXI_105/XLXI_2/usart_clk                                  | NONE(XLXI_105/XLXI_2/state_FSM_FFd2)    | 11    |
XLXI_7/ram_a_w(XLXI_7/XLXI_568:O)                          | NONE(*)(XLXI_106/XLXI_15/Q_6)           | 8     |
-----------------------------------------------------------+-----------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.478ns (Maximum Frequency: 133.729MHz)
   Minimum input arrival time before clock: 35.829ns
   Maximum output required time after clock: 36.461ns
   Maximum combinational path delay: 38.363ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'in_clk'
  Clock period: 7.478ns (frequency: 133.729MHz)
  Total number of paths / destination ports: 3835 / 346
-------------------------------------------------------------------------
Delay:               7.478ns (Levels of Logic = 7)
  Source:            XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_13 (FF)
  Destination:       XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0 (FF)
  Source Clock:      in_clk rising
  Destination Clock: in_clk rising

  Data Path: XLXI_7/XLXI_912/XLXI_1/XLXI_1/COUNT_13 to XLXI_7/XLXI_912/XLXI_1/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  COUNT_13 (COUNT_13)
     end scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_1:Q<13>'
     XNOR2:I1->O           1   0.223   0.808  XLXI_7/XLXI_912/XLXI_1/XLXI_121 (XLXI_7/XLXI_912/XLXI_1/XLXN_63)
     begin scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_124:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.827  O (O)
     end scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_124:O'
     AND4:I2->O            1   0.320   0.944  XLXI_7/XLXI_912/XLXI_1/XLXI_152 (XLXI_7/XLXI_912/XLXI_1/eq)
     OR2:I0->O            32   0.203   1.291  XLXI_7/XLXI_912/XLXI_1/XLXI_155 (XLXI_7/XLXI_912/XLXI_1/clr)
     begin scope: 'XLXI_7/XLXI_912/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.478ns (2.033ns logic, 5.445ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clk_internal'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Destination:       XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_7/clk_internal falling
  Destination Clock: XLXI_7/clk_internal falling

  Data Path: XLXI_7/clck_gen/XLXI_4/q_tmp to XLXI_7/clck_gen/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_937/half_period_tick'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_7/XLXI_937/XLXI_15/q_tmp (FF)
  Destination:       XLXI_7/XLXI_937/XLXI_15/q_tmp (FF)
  Source Clock:      XLXI_7/XLXI_937/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_937/half_period_tick rising

  Data Path: XLXI_7/XLXI_937/XLXI_15/q_tmp to XLXI_7/XLXI_937/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_7/XLXI_931/XLXI_15/q_tmp (FF)
  Destination:       XLXI_7/XLXI_931/XLXI_15/q_tmp (FF)
  Source Clock:      XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4 rising
  Destination Clock: XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4 rising

  Data Path: XLXI_7/XLXI_931/XLXI_15/q_tmp to XLXI_7/XLXI_931/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_927/half_period_tick'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_7/XLXI_927/XLXI_18/q_tmp (FF)
  Destination:       XLXI_7/XLXI_927/XLXI_18/q_tmp (FF)
  Source Clock:      XLXI_7/XLXI_927/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_927/half_period_tick rising

  Data Path: XLXI_7/XLXI_927/XLXI_18/q_tmp to XLXI_7/XLXI_927/XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/XLXI_926/half_period_tick'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_7/XLXI_926/XLXI_18/q_tmp (FF)
  Destination:       XLXI_7/XLXI_926/XLXI_18/q_tmp (FF)
  Source Clock:      XLXI_7/XLXI_926/half_period_tick rising
  Destination Clock: XLXI_7/XLXI_926/half_period_tick rising

  Data Path: XLXI_7/XLXI_926/XLXI_18/q_tmp to XLXI_7/XLXI_926/XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_51/XLXI_2/COUNT_7'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_53/q_tmp (FF)
  Destination:       XLXI_53/q_tmp (FF)
  Source Clock:      XLXI_51/XLXI_2/COUNT_7 rising
  Destination Clock: XLXI_51/XLXI_2/COUNT_7 rising

  Data Path: XLXI_53/q_tmp to XLXI_53/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clck_gen/XLXI_4/q_tmp'
  Clock period: 3.937ns (frequency: 254.010MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.937ns (Levels of Logic = 4)
  Source:            XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_1 (FF)
  Destination:       XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Source Clock:      XLXI_7/clck_gen/XLXI_4/q_tmp falling
  Destination Clock: XLXI_7/clck_gen/XLXI_4/q_tmp falling

  Data Path: XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_1 to XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.058  COUNT_1 (COUNT_1)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:Q1'
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:A1'
     LUT3:I0->O            1   0.205   0.944  Mmux_d_tmp71 (D6)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:D6'
     OR2:I0->O             3   0.203   0.650  XLXI_7/cpu_ctl/stp/XLXI_28 (XLXI_7/cpu_ctl/stp/XLXN_24)
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      3.937ns (1.285ns logic, 2.652ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_105/XLXI_2/usart_clk'
  Clock period: 3.543ns (frequency: 282.287MHz)
  Total number of paths / destination ports: 79 / 19
-------------------------------------------------------------------------
Delay:               3.543ns (Levels of Logic = 2)
  Source:            XLXI_105/XLXI_2/transmit_data.sample_idx_2 (FF)
  Destination:       XLXI_105/XLXI_2/transmit_data.bit_idx_2 (FF)
  Source Clock:      XLXI_105/XLXI_2/usart_clk rising
  Destination Clock: XLXI_105/XLXI_2/usart_clk rising

  Data Path: XLXI_105/XLXI_2/transmit_data.sample_idx_2 to XLXI_105/XLXI_2/transmit_data.bit_idx_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.962  XLXI_105/XLXI_2/transmit_data.sample_idx_2 (XLXI_105/XLXI_2/transmit_data.sample_idx_2)
     LUT4:I0->O            3   0.203   0.755  XLXI_105/XLXI_2/_n0190_inv11 (XLXI_105/XLXI_2/_n0190_inv1)
     LUT4:I2->O            3   0.203   0.650  XLXI_105/XLXI_2/_n0222_inv1 (XLXI_105/XLXI_2/_n0222_inv)
     FDE:CE                    0.322          XLXI_105/XLXI_2/transmit_data.bit_idx_0
    ----------------------------------------
    Total                      3.543ns (1.175ns logic, 2.367ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clkr'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.874ns (Levels of Logic = 3)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_102 (FF)
  Destination Clock: XLXI_7/clkr falling

  Data Path: in_rst to XLXI_7/XLXI_102
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             97   0.568   1.857  XLXI_7/XLXI_117 (XLXI_7/rst)
     FDC_1:CLR                 0.430          XLXI_7/XLXI_102
    ----------------------------------------
    Total                      5.874ns (2.788ns logic, 3.086ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in_clk'
  Total number of paths / destination ports: 12852 / 177
-------------------------------------------------------------------------
Offset:              35.792ns (Levels of Logic = 42)
  Source:            in_is_clk_external (PAD)
  Destination:       XLXI_106/XLXI_23 (RAM)
  Destination Clock: in_clk rising

  Data Path: in_is_clk_external to XLXI_106/XLXI_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_external_IBUF (in_is_clk_external_IBUF)
     INV:I->O              2   0.568   0.961  XLXI_90 (XLXN_212)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_935 (XLXI_7/XLXN_272)
     OR5:I1->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     RAM256X1S:D               0.000          XLXI_106/XLXI_19
    ----------------------------------------
    Total                     35.792ns (12.186ns logic, 23.606ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clk_internal'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.874ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Destination Clock: XLXI_7/clk_internal falling

  Data Path: in_rst to XLXI_7/clck_gen/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             97   0.568   1.857  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/clck_gen/XLXI_4:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.874ns (2.788ns logic, 3.086ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/XLXI_937/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.874ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_937/XLXI_15/q_tmp (FF)
  Destination Clock: XLXI_7/XLXI_937/half_period_tick rising

  Data Path: in_rst to XLXI_7/XLXI_937/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             97   0.568   1.857  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/XLXI_937/XLXI_15:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.874ns (2.788ns logic, 3.086ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.874ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_931/XLXI_15/q_tmp (FF)
  Destination Clock: XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4 rising

  Data Path: in_rst to XLXI_7/XLXI_931/XLXI_15/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             97   0.568   1.857  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/XLXI_931/XLXI_15:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.874ns (2.788ns logic, 3.086ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/XLXI_927/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.874ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_927/XLXI_18/q_tmp (FF)
  Destination Clock: XLXI_7/XLXI_927/half_period_tick rising

  Data Path: in_rst to XLXI_7/XLXI_927/XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             97   0.568   1.857  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/XLXI_927/XLXI_18:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.874ns (2.788ns logic, 3.086ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/XLXI_926/half_period_tick'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.874ns (Levels of Logic = 4)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/XLXI_926/XLXI_18/q_tmp (FF)
  Destination Clock: XLXI_7/XLXI_926/half_period_tick rising

  Data Path: in_rst to XLXI_7/XLXI_926/XLXI_18/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             97   0.568   1.857  XLXI_7/XLXI_117 (XLXI_7/rst)
     begin scope: 'XLXI_7/XLXI_926/XLXI_18:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.874ns (2.788ns logic, 3.086ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_51/XLXI_2/COUNT_7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.449ns (Levels of Logic = 3)
  Source:            in_rst (PAD)
  Destination:       XLXI_53/q_tmp (FF)
  Destination Clock: XLXI_51/XLXI_2/COUNT_7 rising

  Data Path: in_rst to XLXI_53/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     INV:I->O              1   0.568   0.579  XLXI_88 (XLXN_209)
     begin scope: 'XLXI_53:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      3.449ns (2.220ns logic, 1.229ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/cc_r0_w'
  Total number of paths / destination ports: 12627 / 8
-------------------------------------------------------------------------
Offset:              34.547ns (Levels of Logic = 42)
  Source:            in_is_clk_external (PAD)
  Destination:       XLXI_7/XLXI_104/Q_3 (LATCH)
  Destination Clock: XLXI_7/cc_r0_w falling

  Data Path: in_is_clk_external to XLXI_7/XLXI_104/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_external_IBUF (in_is_clk_external_IBUF)
     INV:I->O              2   0.568   0.961  XLXI_90 (XLXN_212)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_935 (XLXI_7/XLXN_272)
     OR5:I1->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     begin scope: 'XLXI_7/XLXI_104:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                     34.547ns (11.655ns logic, 22.892ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clck_gen/XLXI_4/q_tmp'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              7.092ns (Levels of Logic = 5)
  Source:            in_rst (PAD)
  Destination:       XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Destination Clock: XLXI_7/clck_gen/XLXI_4/q_tmp falling

  Data Path: in_rst to XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  in_rst_IBUF (in_rst_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_7/XLXI_116 (XLXI_7/XLXN_233)
     INV:I->O             97   0.568   2.202  XLXI_7/XLXI_117 (XLXI_7/rst)
     OR2:I1->O             3   0.223   0.650  XLXI_7/cpu_ctl/stp/XLXI_28 (XLXI_7/cpu_ctl/stp/XLXN_24)
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.092ns (3.011ns logic, 4.081ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_105/XLXI_2/usart_clk'
  Total number of paths / destination ports: 143 / 11
-------------------------------------------------------------------------
Offset:              14.609ns (Levels of Logic = 11)
  Source:            in_is_clk_external (PAD)
  Destination:       XLXI_105/XLXI_2/transmit_data.sample_idx_3 (FF)
  Destination Clock: XLXI_105/XLXI_2/usart_clk rising

  Data Path: in_is_clk_external to XLXI_105/XLXI_2/transmit_data.sample_idx_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_external_IBUF (in_is_clk_external_IBUF)
     INV:I->O              2   0.568   0.961  XLXI_90 (XLXN_212)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_935 (XLXI_7/XLXN_272)
     OR5:I1->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_371 (XLXI_7/manual_r0_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_218 (XLXI_7/r0_r)
     BUF:I->O              7   0.568   1.002  XLXI_7/XLXI_219 (out_r0_r_OBUF)
     LUT3:I0->O            4   0.205   0.683  XLXI_105/XLXI_2/_n0203_inv1 (XLXI_105/XLXI_2/_n0203_inv)
     FDE:CE                    0.322          XLXI_105/XLXI_2/transmit_data.sample_idx_0
    ----------------------------------------
    Total                     14.609ns (4.711ns logic, 9.898ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/ram_a_w'
  Total number of paths / destination ports: 12627 / 8
-------------------------------------------------------------------------
Offset:              35.829ns (Levels of Logic = 43)
  Source:            in_is_clk_external (PAD)
  Destination:       XLXI_106/XLXI_15/Q_3 (LATCH)
  Destination Clock: XLXI_7/ram_a_w falling

  Data Path: in_is_clk_external to XLXI_106/XLXI_15/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_external_IBUF (in_is_clk_external_IBUF)
     INV:I->O              2   0.568   0.961  XLXI_90 (XLXN_212)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_935 (XLXI_7/XLXN_272)
     OR5:I1->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     begin scope: 'XLXI_106/XLXI_15:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                     35.829ns (12.223ns logic, 23.606ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/cc_r0_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 2)
  Source:            XLXI_7/XLXI_104/Q_7 (LATCH)
  Destination:       monitor<7> (PAD)
  Source Clock:      XLXI_7/cc_r0_w falling

  Data Path: XLXI_7/XLXI_104/Q_7 to monitor<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.616  Q_7 (Q_7)
     end scope: 'XLXI_7/XLXI_104:Q<7>'
     OBUF:I->O                 2.571          monitor_7_OBUF (monitor<7>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clk_internal'
  Total number of paths / destination ports: 1918 / 32
-------------------------------------------------------------------------
Offset:              34.161ns (Levels of Logic = 40)
  Source:            XLXI_7/clck_gen/XLXI_4/q_tmp (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/clk_internal falling

  Data Path: XLXI_7/clck_gen/XLXI_4/q_tmp to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   1.079  q_tmp (q_tmp)
     end scope: 'XLXI_7/clck_gen/XLXI_4:Q'
     OR2:I0->O            12   0.203   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     34.161ns (12.968ns logic, 21.193ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_937/half_period_tick'
  Total number of paths / destination ports: 1918 / 32
-------------------------------------------------------------------------
Offset:              36.461ns (Levels of Logic = 42)
  Source:            XLXI_7/XLXI_937/XLXI_15/q_tmp (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/XLXI_937/half_period_tick rising

  Data Path: XLXI_7/XLXI_937/XLXI_15/q_tmp to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_7/XLXI_937/XLXI_15:Q'
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_938 (XLXI_7/XLXN_278)
     OR5:I0->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     36.461ns (13.394ns logic, 23.067ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4'
  Total number of paths / destination ports: 1918 / 32
-------------------------------------------------------------------------
Offset:              36.441ns (Levels of Logic = 42)
  Source:            XLXI_7/XLXI_931/XLXI_15/q_tmp (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4 rising

  Data Path: XLXI_7/XLXI_931/XLXI_15/q_tmp to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_7/XLXI_931/XLXI_15:Q'
     AND2:I0->O            1   0.203   0.924  XLXI_7/XLXI_935 (XLXI_7/XLXN_272)
     OR5:I1->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     36.441ns (13.394ns logic, 23.047ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_926/half_period_tick'
  Total number of paths / destination ports: 1918 / 32
-------------------------------------------------------------------------
Offset:              36.344ns (Levels of Logic = 42)
  Source:            XLXI_7/XLXI_926/XLXI_18/q_tmp (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/XLXI_926/half_period_tick rising

  Data Path: XLXI_7/XLXI_926/XLXI_18/q_tmp to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_7/XLXI_926/XLXI_18:Q'
     AND2:I0->O            1   0.203   0.827  XLXI_7/XLXI_919 (XLXI_7/XLXN_252)
     OR5:I2->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     36.344ns (13.394ns logic, 22.950ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_51/XLXI_2/COUNT_7'
  Total number of paths / destination ports: 1918 / 32
-------------------------------------------------------------------------
Offset:              36.327ns (Levels of Logic = 42)
  Source:            XLXI_53/q_tmp (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_51/XLXI_2/COUNT_7 rising

  Data Path: XLXI_53/q_tmp to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_53:Q'
     AND2:I0->O            1   0.203   0.808  XLXI_7/XLXI_918 (XLXI_7/XLXN_247)
     OR5:I3->O             4   0.205   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     36.327ns (13.396ns logic, 22.931ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/XLXI_927/half_period_tick'
  Total number of paths / destination ports: 1918 / 32
-------------------------------------------------------------------------
Offset:              36.201ns (Levels of Logic = 42)
  Source:            XLXI_7/XLXI_927/XLXI_18/q_tmp (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/XLXI_927/half_period_tick rising

  Data Path: XLXI_7/XLXI_927/XLXI_18/q_tmp to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  q_tmp (q_tmp)
     end scope: 'XLXI_7/XLXI_927/XLXI_18:Q'
     AND2:I0->O            1   0.203   0.684  XLXI_7/XLXI_928 (XLXI_7/XLXN_262)
     OR5:I4->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     36.201ns (13.394ns logic, 22.807ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clck_gen/XLXI_4/q_tmp'
  Total number of paths / destination ports: 11337 / 33
-------------------------------------------------------------------------
Offset:              33.714ns (Levels of Logic = 41)
  Source:            XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Destination:       out_sysbus<7> (PAD)
  Source Clock:      XLXI_7/clck_gen/XLXI_4/q_tmp falling

  Data Path: XLXI_7/cpu_ctl/stp/XLXI_24/COUNT_0 to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.085  COUNT_0 (COUNT_0)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_24:Q0'
     begin scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:A0'
     LUT3:I0->O            8   0.205   1.147  Mmux_d_tmp51 (D4)
     end scope: 'XLXI_7/cpu_ctl/stp/XLXI_25:D4'
     AND2:I1->O            2   0.223   0.961  XLXI_7/cpu_ctl/XLXI_487 (XLXI_7/cpu_ctl/ls_ld_s5)
     OR5:I1->O             1   0.203   0.924  XLXI_7/cpu_ctl/XLXI_549 (XLXI_7/cpu_ctl/XLXN_7)
     AND2:I1->O            1   0.223   0.924  XLXI_7/cpu_ctl/XLXI_4 (XLXI_7/cc_ram_r)
     OR2:I1->O             2   0.223   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     33.714ns (12.665ns logic, 21.049ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_105/XLXI_2/usart_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_105/XLXI_2/tx (FF)
  Destination:       out_usart1_tx (PAD)
  Source Clock:      XLXI_105/XLXI_2/usart_clk rising

  Data Path: XLXI_105/XLXI_2/tx to out_usart1_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  XLXI_105/XLXI_2/tx (XLXI_105/XLXI_2/tx)
     OBUF:I->O                 2.571          out_usart1_tx_OBUF (out_usart1_tx)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12849 / 33
-------------------------------------------------------------------------
Delay:               38.363ns (Levels of Logic = 43)
  Source:            in_is_clk_external (PAD)
  Destination:       out_sysbus<7> (PAD)

  Data Path: in_is_clk_external to out_sysbus<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_is_clk_external_IBUF (in_is_clk_external_IBUF)
     INV:I->O              2   0.568   0.961  XLXI_90 (XLXN_212)
     AND2:I1->O            1   0.223   0.924  XLXI_7/XLXI_935 (XLXI_7/XLXN_272)
     OR5:I1->O             4   0.203   1.028  XLXI_7/XLXI_939 (XLXI_7/clk_internal)
     OR2:I1->O            12   0.223   0.908  XLXI_7/clck_gen/XLXI_9 (XLXI_7/clkr)
     INV:I->O              2   0.568   0.981  XLXI_7/XLXI_212 (XLXI_7/sysbus_released)
     AND3:I0->O           12   0.203   1.273  XLXI_7/XLXI_326 (XLXI_7/can_read)
     AND2:I0->O            1   0.203   0.944  XLXI_7/XLXI_549 (XLXI_7/manual_ram_r)
     OR2:I0->O             2   0.203   0.616  XLXI_7/XLXI_550 (XLXI_7/ram_r)
     BUF:I->O             12   0.568   1.273  XLXI_7/XLXI_555 (out_ram_r_OBUF)
     AND2:I0->O            9   0.203   0.934  XLXI_153 (port_r)
     begin scope: 'XLXI_173/XLXI_14:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_173/XLXI_14:O'
     BUF:I->O              1   0.568   0.684  XLXI_173/XLXI_24 (XLXN_432<6>)
     begin scope: 'XLXI_174/XLXI_14:D1'
     LUT6:I4->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_14:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_24 (mem_o<6>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_14:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_24 (XLXI_7/sysbus<6>)
     BUF:I->O              5   0.568   0.962  XLXI_7/XLXI_860/XLXI_82 (out_sysbus_6_OBUF)
     AND4:I2->O            5   0.320   0.714  XLXI_180 (port_selected)
     BUF:I->O              8   0.568   1.147  XLXI_179 (mem_select<0>)
     begin scope: 'XLXI_174/XLXI_17:S0'
     LUT6:I1->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_174/XLXI_17:O'
     BUF:I->O              1   0.568   0.827  XLXI_174/XLXI_21 (mem_o<3>)
     begin scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_7/XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             18   0.568   1.049  XLXI_7/XLXI_130/XLXI_1/XLXI_21 (XLXI_7/sysbus<3>)
     BUF:I->O              5   0.568   0.714  XLXI_7/XLXI_860/XLXI_79 (out_sysbus_3_OBUF)
     OBUF:I->O                 2.571          out_sysbus_3_OBUF (out_sysbus<3>)
    ----------------------------------------
    Total                     38.363ns (14.757ns logic, 23.606ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_105/XLXI_2/usart_clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_105/XLXI_2/usart_clk            |    3.543|         |         |         |
XLXI_51/XLXI_2/COUNT_7               |   12.573|         |         |         |
XLXI_7/XLXI_926/half_period_tick     |   12.590|         |         |         |
XLXI_7/XLXI_927/half_period_tick     |   12.447|         |         |         |
XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4|   12.687|         |         |         |
XLXI_7/XLXI_937/half_period_tick     |   12.707|         |         |         |
XLXI_7/cc_r0_w                       |         |    2.820|         |         |
XLXI_7/clck_gen/XLXI_4/q_tmp         |         |   12.475|         |         |
XLXI_7/clk_internal                  |         |   10.407|         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_51/XLXI_2/COUNT_7
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
XLXI_51/XLXI_2/COUNT_7|    1.950|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/XLXI_926/half_period_tick
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_7/XLXI_926/half_period_tick|    1.950|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/XLXI_927/half_period_tick
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_7/XLXI_927/half_period_tick|    1.950|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4|    1.950|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/XLXI_937/half_period_tick
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
XLXI_7/XLXI_937/half_period_tick|    1.950|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/cc_r0_w
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_51/XLXI_2/COUNT_7               |         |         |   32.511|         |
XLXI_7/XLXI_926/half_period_tick     |         |         |   32.528|         |
XLXI_7/XLXI_927/half_period_tick     |         |         |   32.385|         |
XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4|         |         |   32.625|         |
XLXI_7/XLXI_937/half_period_tick     |         |         |   32.645|         |
XLXI_7/clck_gen/XLXI_4/q_tmp         |         |         |   29.898|         |
XLXI_7/clk_internal                  |         |         |   30.345|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/clck_gen/XLXI_4/q_tmp
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_7/clck_gen/XLXI_4/q_tmp|         |         |    3.937|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/clk_internal
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_7/clk_internal|         |         |    2.048|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/ram_a_w
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_51/XLXI_2/COUNT_7               |         |         |   33.793|         |
XLXI_7/XLXI_926/half_period_tick     |         |         |   33.810|         |
XLXI_7/XLXI_927/half_period_tick     |         |         |   33.667|         |
XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4|         |         |   33.907|         |
XLXI_7/XLXI_937/half_period_tick     |         |         |   33.927|         |
XLXI_7/clck_gen/XLXI_4/q_tmp         |         |         |   31.180|         |
XLXI_7/clk_internal                  |         |         |   31.627|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock in_clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
XLXI_51/XLXI_2/COUNT_7               |   33.756|         |         |         |
XLXI_7/XLXI_926/half_period_tick     |   33.773|         |         |         |
XLXI_7/XLXI_927/half_period_tick     |   33.630|         |         |         |
XLXI_7/XLXI_931/XLXI_1/XLXI_2/COUNT_4|   33.870|         |         |         |
XLXI_7/XLXI_937/half_period_tick     |   33.890|         |         |         |
XLXI_7/clck_gen/XLXI_4/q_tmp         |         |   31.143|         |         |
XLXI_7/clk_internal                  |         |   31.590|         |         |
XLXI_7/ram_a_w                       |         |    1.300|         |         |
in_clk                               |    7.478|         |         |         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.95 secs
 
--> 


Total memory usage is 618384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  297 (   0 filtered)
Number of infos    :   90 (   0 filtered)

