=====
SETUP
-4.652
27.185
22.533
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
bu/data_read_31_s5
23.041
23.303
bu/data_read_28_s0
25.441
25.967
bu/data_read_28_s
26.922
27.185
cpu_1/MEMWB_DMemOut_28_s0
27.185
=====
SETUP
-4.650
27.222
22.572
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
bu/data_read_31_s5
23.041
23.303
bu/data_read_5_s0
25.600
25.890
bu/data_read_5_s
26.696
27.222
cpu_1/MEMWB_DMemOut_5_s0
27.222
=====
SETUP
-4.634
27.172
22.538
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
flashController/n551_s16
23.321
23.842
flashController/n562_s16
24.763
25.290
flashController/n542_s16
26.137
26.653
flashController/n542_s15
26.656
27.172
flashController/data_out_31_s0
27.172
=====
SETUP
-4.633
27.197
22.565
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
bu/data_read_31_s5
23.041
23.303
bu/data_read_2_s0
25.790
26.251
bu/data_read_2_s
26.671
27.197
cpu_1/MEMWB_DMemOut_2_s0
27.197
=====
SETUP
-4.625
27.211
22.586
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s3
8.550
8.840
cpu_1/ALUInA_20_s1
10.222
10.485
cpu_1/ALUInA_20_s0
11.220
11.746
cpu_1/cpu_alu/n53_s6
13.345
13.861
cpu_1/cpu_alu/n53_s2
14.021
14.311
cpu_1/data_addr_Z_4_s34
14.877
15.403
cpu_1/data_addr_Z_4_s21
15.566
15.828
cpu_1/data_addr_Z_4_s16
15.831
16.347
cpu_1/data_addr_Z_4_s15
17.896
18.412
clint_inst/n708_s7
19.595
19.857
clint_inst/n708_s4
20.015
20.531
clint_inst/n708_s1
21.460
21.976
bu/data_read_31_s7
23.090
23.352
bu/data_read_27_s1
25.368
25.895
bu/data_read_27_s
26.695
27.211
cpu_1/MEMWB_DMemOut_27_s0
27.211
=====
SETUP
-4.616
27.183
22.568
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s3
8.550
8.840
cpu_1/ALUInA_20_s1
10.222
10.485
cpu_1/ALUInA_20_s0
11.220
11.746
cpu_1/cpu_alu/n53_s6
13.345
13.861
cpu_1/cpu_alu/n53_s2
14.021
14.311
cpu_1/data_addr_Z_4_s34
14.877
15.403
cpu_1/data_addr_Z_4_s21
15.566
15.828
cpu_1/data_addr_Z_4_s16
15.831
16.347
cpu_1/data_addr_Z_4_s15
17.896
18.412
clint_inst/n708_s7
19.595
19.857
clint_inst/n708_s4
20.015
20.531
clint_inst/n708_s1
21.460
21.976
bu/data_read_31_s7
23.090
23.352
bu/data_read_23_s1
25.326
25.852
bu/data_read_23_s
26.722
27.183
cpu_1/MEMWB_DMemOut_23_s0
27.183
=====
SETUP
-4.611
27.141
22.530
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s4
8.442
8.940
cpu_1/ALUInA_29_s9
8.942
9.403
cpu_1/ALUInA_29_s0
9.896
10.422
cpu_1/cpu_alu/n30_s7
12.423
12.950
cpu_1/data_addr_Z_9_s33
14.317
14.843
cpu_1/data_addr_Z_9_s21
15.595
16.121
cpu_1/data_addr_Z_1_s3
16.686
16.976
cpu_1/data_addr_Z_1_s0
17.118
17.635
cpu_1/data_addr_Z_1_s
18.551
18.841
clint_inst/n676_s4
20.450
20.712
bu/data_read_29_s7
21.966
22.427
bu/data_read_29_s0
22.585
23.046
mem/data_mem_0_s8
23.446
23.907
mem/data_mem_0_s7
23.910
24.426
mem/data_mem_2_s5
24.968
25.485
mem/data_mem_2_data_mem_2_0_0_s
27.141
=====
SETUP
-4.606
27.192
22.586
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s3
8.550
8.840
cpu_1/ALUInA_20_s1
10.222
10.485
cpu_1/ALUInA_20_s0
11.220
11.746
cpu_1/cpu_alu/n53_s6
13.345
13.861
cpu_1/cpu_alu/n53_s2
14.021
14.311
cpu_1/data_addr_Z_4_s34
14.877
15.403
cpu_1/data_addr_Z_4_s21
15.566
15.828
cpu_1/data_addr_Z_4_s16
15.831
16.347
cpu_1/data_addr_Z_4_s15
17.896
18.412
clint_inst/n708_s7
19.595
19.857
clint_inst/n708_s4
20.015
20.531
clint_inst/n708_s1
21.460
21.976
bu/data_read_31_s7
23.090
23.352
bu/data_read_19_s1
25.368
25.866
bu/data_read_19_s
26.666
27.192
cpu_1/MEMWB_DMemOut_19_s0
27.192
=====
SETUP
-4.601
27.155
22.554
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s4
8.442
8.940
cpu_1/ALUInA_29_s9
8.942
9.403
cpu_1/ALUInA_29_s0
9.896
10.422
cpu_1/cpu_alu/n30_s7
12.423
12.950
cpu_1/data_addr_Z_9_s33
14.317
14.843
cpu_1/data_addr_Z_9_s21
15.595
16.121
cpu_1/data_addr_Z_1_s3
16.686
16.976
cpu_1/data_addr_Z_1_s0
17.118
17.635
cpu_1/data_addr_Z_1_s
18.551
18.816
flashController/n1303_s2
22.445
22.707
flashController/n1303_s1
22.710
23.236
flashController/n571_s19
24.593
25.055
flashController/n571_s18
25.402
25.817
flashController/n571_s16
26.165
26.626
flashController/n571_s15
26.628
27.155
flashController/data_out_2_s0
27.155
=====
SETUP
-4.600
27.138
22.538
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
flashController/n551_s16
23.321
23.842
flashController/n549_s25
24.555
25.076
flashController/n556_s18
26.153
26.675
flashController/n556_s15
26.677
27.138
flashController/data_out_17_s0
27.138
=====
SETUP
-4.591
27.108
22.517
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
bu/data_read_31_s5
23.041
23.303
bu/data_read_6_s0
26.128
26.645
bu/data_read_6_s
26.647
27.108
cpu_1/MEMWB_DMemOut_6_s0
27.108
=====
SETUP
-4.545
27.068
22.523
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
bu/data_read_31_s5
23.041
23.303
bu/data_read_20_s0
26.088
26.605
bu/data_read_20_s
26.607
27.068
cpu_1/MEMWB_DMemOut_20_s0
27.068
=====
SETUP
-4.539
27.103
22.565
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s3
8.550
8.840
cpu_1/ALUInA_0_s1
9.506
10.022
cpu_1/ALUInA_0_s9
10.910
11.371
cpu_1/cpu_alu/n31_s6
12.748
13.210
cpu_1/data_addr_Z_9_s39
14.597
15.123
cpu_1/data_addr_Z_5_s37
15.753
16.215
cpu_1/data_addr_Z_5_s22
16.372
16.870
cpu_1/data_addr_Z_5_s17
17.220
17.681
cpu_1/data_addr_Z_5_s15
18.307
18.828
flashController/n1303_s3
20.672
21.188
flashController/n545_s23
23.195
23.716
flashController/n549_s23
23.878
24.143
flashController/n549_s17
26.317
26.580
flashController/n549_s15
26.582
27.103
flashController/data_out_24_s0
27.103
=====
SETUP
-4.536
27.068
22.533
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s4
8.442
8.940
cpu_1/ALUInA_29_s9
8.942
9.403
cpu_1/ALUInA_29_s0
9.896
10.422
cpu_1/cpu_alu/n30_s7
12.423
12.950
cpu_1/data_addr_Z_9_s33
14.317
14.843
cpu_1/data_addr_Z_9_s21
15.595
16.121
cpu_1/data_addr_Z_1_s3
16.686
16.976
cpu_1/data_addr_Z_1_s0
17.118
17.635
cpu_1/data_addr_Z_1_s
18.551
18.816
flashController/n1303_s2
22.445
22.707
flashController/n1303_s1
22.710
23.236
flashController/n553_s22
25.136
25.398
flashController/n553_s19
26.287
26.550
flashController/n553_s15
26.552
27.068
flashController/data_out_20_s0
27.068
=====
SETUP
-4.529
27.060
22.530
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s4
8.442
8.940
cpu_1/ALUInA_29_s9
8.942
9.403
cpu_1/ALUInA_29_s0
9.896
10.422
cpu_1/cpu_alu/n30_s7
12.423
12.950
cpu_1/data_addr_Z_9_s33
14.317
14.843
cpu_1/data_addr_Z_9_s21
15.595
16.121
cpu_1/data_addr_Z_1_s3
16.686
16.976
cpu_1/data_addr_Z_1_s0
17.118
17.635
cpu_1/data_addr_Z_1_s
18.551
18.841
clint_inst/n676_s4
20.450
20.712
bu/data_read_29_s7
21.966
22.427
bu/data_read_29_s0
22.585
23.046
mem/data_mem_0_s8
23.446
23.907
mem/data_mem_0_s7
23.910
24.426
mem/data_mem_3_s5
24.968
25.466
mem/data_mem_3_data_mem_3_0_0_s
27.060
=====
SETUP
-4.528
27.092
22.565
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s3
8.550
8.840
cpu_1/ALUInA_0_s1
9.506
10.022
cpu_1/ALUInA_0_s9
10.910
11.371
cpu_1/cpu_alu/n31_s6
12.748
13.210
cpu_1/data_addr_Z_9_s39
14.597
15.123
cpu_1/data_addr_Z_5_s37
15.753
16.215
cpu_1/data_addr_Z_5_s22
16.372
16.870
cpu_1/data_addr_Z_5_s17
17.220
17.681
cpu_1/data_addr_Z_5_s15
18.307
18.828
flashController/n1303_s3
20.672
21.188
flashController/n545_s23
23.195
23.716
flashController/n549_s23
23.878
24.168
flashController/n544_s23
25.438
25.955
flashController/n544_s17
25.957
26.473
flashController/n544_s15
26.631
27.092
flashController/data_out_29_s0
27.092
=====
SETUP
-4.515
26.852
22.337
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s4
8.442
8.940
cpu_1/ALUInA_29_s9
8.942
9.403
cpu_1/ALUInA_29_s0
9.896
10.422
cpu_1/cpu_alu/n30_s7
12.423
12.950
cpu_1/data_addr_Z_9_s33
14.317
14.843
cpu_1/data_addr_Z_9_s21
15.595
16.121
cpu_1/data_addr_Z_1_s3
16.686
16.976
cpu_1/data_addr_Z_1_s0
17.118
17.635
cpu_1/data_addr_Z_1_s
18.551
18.841
clint_inst/n676_s4
20.450
20.712
bu/data_read_29_s7
21.966
22.427
bu/data_read_29_s0
22.585
23.046
mem/data_mem_0_s8
23.446
23.907
mem/data_mem_0_s7
23.910
24.426
mem/data_out_31_s5
24.591
25.052
mem/data_out_20_s0
26.852
=====
SETUP
-4.514
27.060
22.546
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s3
8.550
8.840
cpu_1/ALUInA_20_s1
10.222
10.485
cpu_1/ALUInA_20_s0
11.220
11.746
cpu_1/cpu_alu/n53_s6
13.345
13.861
cpu_1/cpu_alu/n53_s2
14.021
14.311
cpu_1/data_addr_Z_4_s34
14.877
15.403
cpu_1/data_addr_Z_4_s21
15.566
15.828
cpu_1/data_addr_Z_4_s16
15.831
16.347
cpu_1/data_addr_Z_4_s15
17.896
18.412
clint_inst/n708_s7
19.595
19.857
clint_inst/n708_s4
20.015
20.531
clint_inst/n708_s1
21.460
21.976
flashController/n565_s20
24.508
24.773
flashController/n565_s18
24.910
25.436
flashController/n551_s18
26.144
26.406
flashController/n551_s15
26.544
27.060
flashController/data_out_22_s0
27.060
=====
SETUP
-4.498
27.073
22.574
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s4
8.442
8.940
cpu_1/ALUInA_29_s9
8.942
9.403
cpu_1/ALUInA_29_s0
9.896
10.422
cpu_1/cpu_alu/n30_s7
12.423
12.950
cpu_1/data_addr_Z_9_s33
14.317
14.843
cpu_1/data_addr_Z_9_s21
15.595
16.121
cpu_1/data_addr_Z_1_s3
16.686
16.976
cpu_1/data_addr_Z_1_s0
17.118
17.635
cpu_1/data_addr_Z_1_s
18.551
18.841
clint_inst/n676_s4
20.450
20.712
clint_inst/n676_s1
22.502
22.963
flashController/n554_s20
24.556
24.819
flashController/n558_s18
25.928
26.454
flashController/n558_s15
26.611
27.073
flashController/data_out_15_s0
27.073
=====
SETUP
-4.476
27.038
22.562
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_29_s3
8.550
8.840
cpu_1/ALUInA_0_s1
9.506
10.022
cpu_1/ALUInA_0_s9
10.910
11.371
cpu_1/cpu_alu/n31_s6
12.748
13.210
cpu_1/data_addr_Z_9_s39
14.597
15.123
cpu_1/data_addr_Z_5_s37
15.753
16.215
cpu_1/data_addr_Z_5_s22
16.372
16.870
cpu_1/data_addr_Z_5_s17
17.220
17.681
cpu_1/data_addr_Z_5_s15
18.307
18.828
clint_inst/n676_s3
19.917
20.433
usb/data_out_23_s22
21.543
22.060
bu/data_read_29_s24
22.737
23.263
bu/data_read_15_s3
24.377
24.903
bu/data_read_15_s0
25.041
25.557
bu/data_read_15_s
26.512
27.038
cpu_1/MEMWB_DMemOut_15_s0
27.038
=====
SETUP
-4.460
26.983
22.523
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
bu/data_read_31_s5
23.041
23.303
bu/data_read_4_s0
25.322
25.848
bu/data_read_4_s
26.721
26.983
cpu_1/MEMWB_DMemOut_4_s0
26.983
=====
SETUP
-4.432
26.966
22.534
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
flashController/n565_s17
23.291
23.556
flashController/n550_s16
24.683
25.145
flashController/n548_s19
25.851
26.312
flashController/n548_s15
26.450
26.966
flashController/data_out_25_s0
26.966
=====
SETUP
-4.430
26.995
22.565
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
flashController/n565_s17
23.291
23.556
flashController/n572_s20
25.221
25.747
flashController/n572_s17
25.940
26.466
flashController/n572_s15
26.468
26.995
flashController/data_out_1_s0
26.995
=====
SETUP
-4.427
27.001
22.574
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
flashController/n575_s32
23.076
23.592
flashController/n562_s21
25.242
25.763
flashController/n562_s18
25.921
26.382
flashController/n562_s15
26.540
27.001
flashController/data_out_11_s0
27.001
=====
SETUP
-4.426
26.958
22.533
clk_ibuf
0.000
0.683
cpu_1/EXMEM_RegWriteAddr_0_s1
2.628
3.011
cpu_1/control_bypass_ex/n7_s0
5.162
5.718
cpu_1/control_bypass_ex/n8_s0
5.718
5.768
cpu_1/control_bypass_ex/n9_s0
5.768
5.818
cpu_1/control_bypass_ex/n10_s0
5.818
5.868
cpu_1/control_bypass_ex/n11_s0
5.868
5.918
cpu_1/ALUInA_5_s1
7.051
7.313
cpu_1/ALUInA_6_s4
8.341
8.606
cpu_1/ALUInA_6_s9
9.450
9.712
cpu_1/ALUInA_6_s7
11.008
11.271
cpu_1/cpu_alu/n56_s7
13.273
13.563
cpu_1/cpu_alu/n56_s3
13.895
14.157
cpu_1/data_addr_Z_12_s17
15.363
15.653
cpu_1/data_addr_Z_12_s9
15.796
16.058
cpu_1/data_addr_Z_12_s4
17.333
17.598
cpu_1/data_addr_Z_12_s0
17.736
18.026
cpu_1/data_addr_Z_12_s25
18.685
18.920
flashController/n575_s10
20.945
21.207
flashController/n575_s4
21.940
22.202
flashController/n565_s17
23.291
23.556
flashController/n573_s20
24.468
24.883
flashController/n573_s18
25.797
26.323
flashController/n573_s15
26.696
26.958
flashController/data_out_0_s0
26.958
=====
HOLD
-0.120
2.564
2.684
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/dmi_s0
2.564
=====
HOLD
-0.120
2.565
2.686
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/dpi_s0
2.565
=====
HOLD
-0.116
2.552
2.667
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/ukprdy_s0
2.552
=====
HOLD
-0.114
2.564
2.679
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_7_s0
2.564
=====
HOLD
-0.114
2.564
2.679
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_8_s0
2.564
=====
HOLD
-0.114
2.564
2.679
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_9_s0
2.564
=====
HOLD
-0.114
2.564
2.679
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_10_s0
2.564
=====
HOLD
-0.114
2.564
2.679
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_11_s0
2.564
=====
HOLD
-0.114
2.564
2.679
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_12_s0
2.564
=====
HOLD
-0.113
2.563
2.676
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_0_s0
2.563
=====
HOLD
-0.113
2.563
2.676
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/ukprdyd_s0
2.563
=====
HOLD
-0.113
2.567
2.680
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/interval_0_s0
2.567
=====
HOLD
-0.113
2.567
2.680
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/interval_13_s0
2.567
=====
HOLD
-0.113
2.563
2.676
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/save_s0
2.563
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_1_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_2_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_3_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_4_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_5_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_6_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_13_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_14_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_15_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_16_s0
2.564
=====
HOLD
-0.110
2.564
2.675
clk_ibuf
0.000
0.675
reset_s2
1.377
1.521
usb/usb_host/ukp/conct_17_s0
2.564
