ğŸ”¢ APSC 262 â€“ 4-Bit Calculator in Verilog

This repository contains Verilog source files for a simple 4-bit signed calculator. The calculator can perform addition and subtraction using ripple-carry logic and detects overflow conditions. It was developed for Lab 3 in APSC 262 â€“ Digital Logic Design.

â¸»

ğŸ“ Folder Structure

.
â”œâ”€â”€ Four_bit_adder/four_bit_adder.v   # 4-bit Ripple-Carry Adder
â”œâ”€â”€ Full-adder/FA.v                   # Full Adder module
â”œâ”€â”€ Half-Adder/HA.v                   # Half Adder module
â”œâ”€â”€ Add-Sub.v                 # Top-level 4-bit calculator module (addition + subtraction)

Each module is logically separated for modular design and clarity.

â¸»

ğŸ“¦ Files & Descriptions

ha/HA.v
	â€¢	A standard half-adder module.
	â€¢	Takes in two 1-bit inputs and outputs a 1-bit sum and carry.

fa/FA.v
	â€¢	Full-adder module built using two half-adders and an OR gate.
	â€¢	Adds three 1-bit values (A, B, Cin) and outputs a sum and carry-out.

four_bit_adder/four_bit_adder.v
	â€¢	A 4-bit ripple-carry adder composed of four cascaded full-adders.
	â€¢	Adds two 4-bit binary numbers and an optional carry-in bit.

Add-Sub.v
	â€¢	Top-level calculator module that handles both addition and subtraction.
	â€¢	Uses XOR gates to compute the 2â€™s complement of the second operand for subtraction.
	â€¢	Controlled via a single Add/Sub switch bit:
	â€¢	0 = addition
	â€¢	1 = subtraction

â¸»

ğŸ› ï¸ How to Use

â¤ Inputs

Use SW[8:0] as follows:
	â€¢	SW[8:5] â€“ Operand A (4-bit signed)
	â€¢	SW[4:1] â€“ Operand B (4-bit signed)
	â€¢	SW[0] â€“ Operation Mode:
	â€¢	0 â†’ A + B
	â€¢	1 â†’ A - B

â¤ Outputs
	â€¢	LEDG[3:0] â€“ Result of the operation
	â€¢	Overflow detection may be added using additional logic if needed (not shown here).

â¸»

â–¶ï¸ Simulation & Deployment
	1.	Set up a Quartus II project.
	2.	Place all .v files in the same directory or ensure correct module paths.
	3.	Compile the design and assign the appropriate switches and LEDs for testing on a DE-series FPGA board.
	4.	Recommended test cases:
	â€¢	A = 1111 (âˆ’1), B = 0001 (+1), Sub = 0 â†’ Output = 0000
	â€¢	A = 1000 (âˆ’8), B = 0001 (+1), Sub = 1 â†’ Output = 0111

â¸»

ğŸ“· Demonstration

Example case from Lab:

A = 1111, B = 0110, Add/Sub = 1
Output: 1001 â†’ LEDG0 and LEDG3 light up.

<img src="Image/HEIF Image.jpeg" alt="demo" width="50%" />

â¸»
