// Seed: 4271399437
module module_0 (
    output wand id_0,
    input uwire id_1,
    output wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wor id_5,
    output tri0 id_6,
    input wand id_7,
    output wand id_8,
    input wire id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    output uwire id_14,
    input uwire id_15,
    input uwire id_16,
    output supply0 id_17,
    input uwire id_18,
    output uwire id_19,
    output wor id_20,
    output tri id_21,
    input wor id_22,
    output supply0 id_23
);
  assign id_23 = id_12;
  assign id_2  = -1;
  logic [1 : 1] id_25;
  ;
  assign module_1._id_9 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd54,
    parameter id_9  = 32'd69
) (
    output wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wand id_3,
    input tri id_4
    , id_11,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    output tri0 id_8,
    input supply0 _id_9
);
  logic [7:0][id_9 : -1] id_12, id_13, _id_14, id_15, id_16, id_17, id_18;
  assign id_16[1 : id_14] = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_0,
      id_4,
      id_4,
      id_1,
      id_3,
      id_4,
      id_0,
      id_2,
      id_2,
      id_7,
      id_5,
      id_4,
      id_1,
      id_7,
      id_2,
      id_1,
      id_7,
      id_1,
      id_0,
      id_3,
      id_7,
      id_3
  );
  assign id_1 = -1;
  wire id_19;
endmodule
