[2021-09-09 10:03:03,343]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-09 10:03:03,344]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:03,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; ".

Peak memory: 14278656 bytes

[2021-09-09 10:03:03,585]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:03,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34582528 bytes

[2021-09-09 10:03:03,757]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 10:03:03,757]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:03,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6377472 bytes

[2021-09-09 10:03:03,781]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-09 12:02:27,253]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-09 12:02:27,253]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:27,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; ".

Peak memory: 14249984 bytes

[2021-09-09 12:02:27,496]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:27,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34254848 bytes

[2021-09-09 12:02:27,618]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 12:02:27,618]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:29,446]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 14086144 bytes

[2021-09-09 12:02:29,447]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-09 13:32:29,901]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-09 13:32:29,902]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:30,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; ".

Peak memory: 14602240 bytes

[2021-09-09 13:32:30,146]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:30,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34639872 bytes

[2021-09-09 13:32:30,270]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 13:32:30,270]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:32,050]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 13869056 bytes

[2021-09-09 13:32:32,050]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-09 15:07:26,331]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-09 15:07:26,331]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:26,332]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:26,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 15:07:26,464]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 15:07:26,464]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:28,409]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 13836288 bytes

[2021-09-09 15:07:28,410]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-09 15:36:30,219]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-09 15:36:30,220]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:30,220]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:30,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34852864 bytes

[2021-09-09 15:36:30,372]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 15:36:30,372]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:32,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 14004224 bytes

[2021-09-09 15:36:32,323]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-09 16:14:34,030]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-09 16:14:34,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:34,030]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:34,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34676736 bytes

[2021-09-09 16:14:34,198]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 16:14:34,198]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:36,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 14000128 bytes

[2021-09-09 16:14:36,151]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-09 16:49:16,997]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-09 16:49:16,997]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:16,997]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:17,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34619392 bytes

[2021-09-09 16:49:17,135]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 16:49:17,135]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:19,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 14061568 bytes

[2021-09-09 16:49:19,095]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-09 17:25:38,385]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-09 17:25:38,385]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:38,385]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:38,525]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34390016 bytes

[2021-09-09 17:25:38,526]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-09 17:25:38,526]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:40,490]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 13922304 bytes

[2021-09-09 17:25:40,491]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-13 23:30:34,022]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-13 23:30:34,022]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:34,023]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:34,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34410496 bytes

[2021-09-13 23:30:34,190]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-13 23:30:34,190]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:35,963]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11898880 bytes

[2021-09-13 23:30:35,964]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-13 23:42:29,095]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-13 23:42:29,096]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:29,096]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:29,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34328576 bytes

[2021-09-13 23:42:29,272]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-13 23:42:29,272]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:29,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6303744 bytes

[2021-09-13 23:42:29,302]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-14 09:00:24,803]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-14 09:00:24,803]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:24,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:24,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34267136 bytes

[2021-09-14 09:00:24,926]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-14 09:00:24,927]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:26,622]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 13942784 bytes

[2021-09-14 09:00:26,622]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-14 09:21:27,893]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-14 09:21:27,893]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:27,893]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:28,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34099200 bytes

[2021-09-14 09:21:28,038]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-14 09:21:28,039]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:28,067]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6447104 bytes

[2021-09-14 09:21:28,067]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-15 15:33:48,277]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-15 15:33:48,278]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:48,278]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:48,439]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34652160 bytes

[2021-09-15 15:33:48,440]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-15 15:33:48,440]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:50,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 13430784 bytes

[2021-09-15 15:33:50,048]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-15 15:54:49,093]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-15 15:54:49,093]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:49,094]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:49,208]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34144256 bytes

[2021-09-15 15:54:49,209]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-15 15:54:49,209]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:49,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6180864 bytes

[2021-09-15 15:54:49,241]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-18 14:04:17,114]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-18 14:04:17,114]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:17,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:17,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34533376 bytes

[2021-09-18 14:04:17,292]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-18 14:04:17,292]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:18,929]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11718656 bytes

[2021-09-18 14:04:18,929]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-18 16:28:51,874]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-18 16:28:51,874]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:51,875]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:52,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34353152 bytes

[2021-09-18 16:28:52,053]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-18 16:28:52,053]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:53,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 12136448 bytes

[2021-09-18 16:28:53,684]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-22 08:59:09,206]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-22 08:59:09,206]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:09,207]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:09,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34304000 bytes

[2021-09-22 08:59:09,319]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-22 08:59:09,320]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:10,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-09-22 08:59:10,121]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-22 11:27:30,895]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-22 11:27:30,896]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:30,896]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:31,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34168832 bytes

[2021-09-22 11:27:31,007]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-22 11:27:31,008]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:32,562]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11563008 bytes

[2021-09-22 11:27:32,562]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-23 16:46:35,053]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-23 16:46:35,054]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:35,054]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:35,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34250752 bytes

[2021-09-23 16:46:35,219]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-23 16:46:35,220]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:36,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-09-23 16:46:36,945]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-23 17:09:33,723]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-23 17:09:33,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:33,724]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:33,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34119680 bytes

[2021-09-23 17:09:33,837]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-23 17:09:33,837]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:35,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11722752 bytes

[2021-09-23 17:09:35,493]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-23 18:11:10,366]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-23 18:11:10,367]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:10,367]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:10,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34205696 bytes

[2021-09-23 18:11:10,477]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-23 18:11:10,477]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:12,092]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11563008 bytes

[2021-09-23 18:11:12,093]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-27 16:38:17,842]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-27 16:38:17,843]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:17,843]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:18,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34598912 bytes

[2021-09-27 16:38:18,005]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-27 16:38:18,006]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:19,593]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11960320 bytes

[2021-09-27 16:38:19,594]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-27 17:45:01,867]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-27 17:45:01,870]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:01,870]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:02,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34168832 bytes

[2021-09-27 17:45:02,050]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-27 17:45:02,050]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:03,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
balancing!
	current map manager:
		current min nodes:46
		current min depth:4
rewriting!
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-27 17:45:03,705]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-28 02:11:15,892]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-28 02:11:15,892]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:15,893]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:16,003]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34414592 bytes

[2021-09-28 02:11:16,004]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-28 02:11:16,004]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:17,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-09-28 02:11:17,576]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-28 16:50:40,155]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-28 16:50:40,155]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:40,156]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:40,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34516992 bytes

[2021-09-28 16:50:40,315]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-28 16:50:40,315]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:41,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11612160 bytes

[2021-09-28 16:50:41,897]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-09-28 17:29:42,948]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-09-28 17:29:42,948]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:42,948]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:43,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34328576 bytes

[2021-09-28 17:29:43,063]mapper_test.py:156:[INFO]: area: 10 level: 2
[2021-09-28 17:29:43,063]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:44,709]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 12455936 bytes

[2021-09-28 17:29:44,710]mapper_test.py:220:[INFO]: area: 10 level: 2
[2021-10-09 10:42:43,467]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-09 10:42:43,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:43,468]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:43,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34168832 bytes

[2021-10-09 10:42:43,584]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-09 10:42:43,584]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:43,617]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6664192 bytes

[2021-10-09 10:42:43,617]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-09 11:25:16,001]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-09 11:25:16,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:16,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:16,119]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34254848 bytes

[2021-10-09 11:25:16,120]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-09 11:25:16,120]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:16,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6692864 bytes

[2021-10-09 11:25:16,164]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-09 16:33:04,577]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-09 16:33:04,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:04,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:04,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34304000 bytes

[2021-10-09 16:33:04,695]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-09 16:33:04,695]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:05,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-10-09 16:33:05,529]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-09 16:50:12,030]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-09 16:50:12,031]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:12,031]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:12,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34451456 bytes

[2021-10-09 16:50:12,143]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-09 16:50:12,143]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:12,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-10-09 16:50:12,957]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-12 11:01:01,499]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-12 11:01:01,499]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:01,500]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:01,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34152448 bytes

[2021-10-12 11:01:01,616]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 11:01:01,617]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:03,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10989568 bytes

[2021-10-12 11:01:03,356]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-12 11:19:32,243]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-12 11:19:32,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:32,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:32,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34263040 bytes

[2021-10-12 11:19:32,361]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 11:19:32,361]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:32,402]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6275072 bytes

[2021-10-12 11:19:32,403]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-12 13:36:29,925]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-12 13:36:29,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:29,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:30,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34377728 bytes

[2021-10-12 13:36:30,046]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 13:36:30,046]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:31,739]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11096064 bytes

[2021-10-12 13:36:31,739]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-12 15:07:09,903]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-12 15:07:09,903]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:09,903]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:10,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34160640 bytes

[2021-10-12 15:07:10,023]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 15:07:10,023]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:11,664]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 11042816 bytes

[2021-10-12 15:07:11,665]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-12 18:52:07,470]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-12 18:52:07,471]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:07,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:07,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34402304 bytes

[2021-10-12 18:52:07,587]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-12 18:52:07,587]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:09,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10752000 bytes

[2021-10-12 18:52:09,233]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-18 11:45:39,494]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-18 11:45:39,494]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:39,495]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:39,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34226176 bytes

[2021-10-18 11:45:39,610]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-18 11:45:39,610]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:41,263]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10797056 bytes

[2021-10-18 11:45:41,264]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-18 12:04:20,914]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-18 12:04:20,914]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:20,914]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:21,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34316288 bytes

[2021-10-18 12:04:21,034]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-18 12:04:21,034]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:21,053]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 5967872 bytes

[2021-10-18 12:04:21,054]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-19 14:12:17,593]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-19 14:12:17,593]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:17,594]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:17,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34148352 bytes

[2021-10-19 14:12:17,708]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-19 14:12:17,708]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:17,737]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-19 14:12:17,737]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-22 13:34:36,679]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-22 13:34:36,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:36,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:36,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34254848 bytes

[2021-10-22 13:34:36,795]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-22 13:34:36,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:36,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 8892416 bytes

[2021-10-22 13:34:36,870]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-22 13:55:29,412]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-22 13:55:29,412]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:29,412]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:29,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34418688 bytes

[2021-10-22 13:55:29,527]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-22 13:55:29,527]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:29,602]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 8867840 bytes

[2021-10-22 13:55:29,602]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-22 14:02:38,395]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-22 14:02:38,396]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:38,396]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:38,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34275328 bytes

[2021-10-22 14:02:38,573]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-22 14:02:38,574]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:38,596]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6004736 bytes

[2021-10-22 14:02:38,597]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-22 14:05:59,271]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-22 14:05:59,271]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:59,272]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:59,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34406400 bytes

[2021-10-22 14:05:59,393]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-22 14:05:59,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:59,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 6098944 bytes

[2021-10-22 14:05:59,417]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-23 13:35:06,380]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-23 13:35:06,381]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:06,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:06,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34115584 bytes

[2021-10-23 13:35:06,496]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-23 13:35:06,496]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:08,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10850304 bytes

[2021-10-23 13:35:08,129]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-24 17:46:46,268]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-24 17:46:46,268]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:46,269]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:46,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34103296 bytes

[2021-10-24 17:46:46,385]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-24 17:46:46,385]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:48,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10993664 bytes

[2021-10-24 17:46:48,024]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-24 18:07:11,884]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-24 18:07:11,884]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:11,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:12,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34402304 bytes

[2021-10-24 18:07:12,001]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-24 18:07:12,002]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:13,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
	current map manager:
		current min nodes:46
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :10
score:100
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10928128 bytes

[2021-10-24 18:07:13,625]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-26 10:25:52,211]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-26 10:25:52,212]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:52,212]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:52,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34353152 bytes

[2021-10-26 10:25:52,333]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 10:25:52,334]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:52,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	current map manager:
		current min nodes:46
		current min depth:5
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 5804032 bytes

[2021-10-26 10:25:52,362]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-26 11:05:05,621]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-26 11:05:05,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:05,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:05,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34377728 bytes

[2021-10-26 11:05:05,738]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 11:05:05,738]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:07,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10747904 bytes

[2021-10-26 11:05:07,386]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-26 11:25:45,506]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-26 11:25:45,506]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:45,506]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:45,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34246656 bytes

[2021-10-26 11:25:45,629]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 11:25:45,630]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:47,265]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :18
		klut.num_gates():11
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10653696 bytes

[2021-10-26 11:25:47,265]mapper_test.py:224:[INFO]: area: 11 level: 2
[2021-10-26 12:23:51,116]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-26 12:23:51,117]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:51,117]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:51,283]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34070528 bytes

[2021-10-26 12:23:51,284]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 12:23:51,284]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:52,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 10874880 bytes

[2021-10-26 12:23:52,918]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-26 14:13:20,433]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-26 14:13:20,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:20,434]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:20,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34516992 bytes

[2021-10-26 14:13:20,551]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-26 14:13:20,551]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:20,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 5959680 bytes

[2021-10-26 14:13:20,581]mapper_test.py:224:[INFO]: area: 10 level: 2
[2021-10-29 16:10:25,729]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-10-29 16:10:25,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:25,730]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:25,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34177024 bytes

[2021-10-29 16:10:25,844]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-10-29 16:10:25,844]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:25,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():28
		max delay       :3
		max area        :28
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
Peak memory: 5734400 bytes

[2021-10-29 16:10:25,863]mapper_test.py:224:[INFO]: area: 28 level: 3
[2021-11-03 09:52:18,772]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-03 09:52:18,772]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:18,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:18,888]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34242560 bytes

[2021-11-03 09:52:18,889]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-03 09:52:18,890]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:18,910]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():28
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :15
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig_output.v
	Peak memory: 5689344 bytes

[2021-11-03 09:52:18,910]mapper_test.py:226:[INFO]: area: 28 level: 2
[2021-11-03 10:04:29,686]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-03 10:04:29,686]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:29,686]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:29,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34422784 bytes

[2021-11-03 10:04:29,807]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-03 10:04:29,808]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:29,829]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():31
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :15
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig_output.v
	Peak memory: 5849088 bytes

[2021-11-03 10:04:29,829]mapper_test.py:226:[INFO]: area: 31 level: 2
[2021-11-03 13:44:29,465]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-03 13:44:29,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:29,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:29,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34365440 bytes

[2021-11-03 13:44:29,586]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-03 13:44:29,586]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:29,614]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():31
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :15
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig_output.v
	Peak memory: 5685248 bytes

[2021-11-03 13:44:29,615]mapper_test.py:226:[INFO]: area: 31 level: 2
[2021-11-03 13:50:44,794]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-03 13:50:44,795]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:44,795]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:44,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34070528 bytes

[2021-11-03 13:50:44,910]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-03 13:50:44,910]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:44,930]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():31
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :15
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig_output.v
	Peak memory: 5763072 bytes

[2021-11-03 13:50:44,931]mapper_test.py:226:[INFO]: area: 31 level: 2
[2021-11-04 15:57:41,927]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-04 15:57:41,928]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:41,928]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:42,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34414592 bytes

[2021-11-04 15:57:42,046]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-04 15:57:42,046]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:42,067]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :19
		klut.num_gates():12
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig_output.v
	Peak memory: 5779456 bytes

[2021-11-04 15:57:42,068]mapper_test.py:226:[INFO]: area: 12 level: 2
[2021-11-16 12:28:31,080]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-16 12:28:31,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:31,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:31,196]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34070528 bytes

[2021-11-16 12:28:31,197]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-16 12:28:31,197]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:31,214]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.000694 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():12
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5992448 bytes

[2021-11-16 12:28:31,214]mapper_test.py:228:[INFO]: area: 12 level: 2
[2021-11-16 14:17:28,535]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-16 14:17:28,535]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:28,535]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:28,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34410496 bytes

[2021-11-16 14:17:28,661]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-16 14:17:28,661]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:28,685]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.000596 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():12
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5885952 bytes

[2021-11-16 14:17:28,685]mapper_test.py:228:[INFO]: area: 12 level: 2
[2021-11-16 14:23:49,606]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-16 14:23:49,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:49,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:49,730]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34201600 bytes

[2021-11-16 14:23:49,731]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-16 14:23:49,731]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:49,756]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.000933 secs
	Report mapping result:
		klut_size()     :19
		klut.num_gates():12
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5967872 bytes

[2021-11-16 14:23:49,756]mapper_test.py:228:[INFO]: area: 12 level: 2
[2021-11-17 16:36:27,910]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-17 16:36:27,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:27,911]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:28,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34127872 bytes

[2021-11-17 16:36:28,032]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-17 16:36:28,032]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:28,057]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.000619 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5984256 bytes

[2021-11-17 16:36:28,057]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-18 10:19:04,683]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-18 10:19:04,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:04,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:04,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34410496 bytes

[2021-11-18 10:19:04,801]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-18 10:19:04,802]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:04,821]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.001929 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5722112 bytes

[2021-11-18 10:19:04,821]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-23 16:11:55,313]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-23 16:11:55,314]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:55,314]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:55,439]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34566144 bytes

[2021-11-23 16:11:55,440]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-23 16:11:55,440]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:55,459]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.001693 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5730304 bytes

[2021-11-23 16:11:55,459]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-23 16:42:53,917]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-23 16:42:53,918]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:53,918]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:54,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34267136 bytes

[2021-11-23 16:42:54,038]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-23 16:42:54,038]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:54,057]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.00189 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5771264 bytes

[2021-11-23 16:42:54,058]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-24 11:39:06,915]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-24 11:39:06,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:06,916]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:07,033]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34398208 bytes

[2021-11-24 11:39:07,034]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 11:39:07,034]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:07,056]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 3.6e-05 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5738496 bytes

[2021-11-24 11:39:07,057]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-24 12:02:21,100]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-24 12:02:21,100]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:21,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:21,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34160640 bytes

[2021-11-24 12:02:21,217]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 12:02:21,217]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:21,239]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 3.6e-05 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:02:21,239]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-24 12:06:07,345]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-24 12:06:07,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:07,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:07,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34594816 bytes

[2021-11-24 12:06:07,461]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 12:06:07,461]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:07,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.00064 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-24 12:06:07,480]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-24 12:11:43,480]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-24 12:11:43,480]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:43,480]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:43,599]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34369536 bytes

[2021-11-24 12:11:43,600]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 12:11:43,601]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:43,626]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00031 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5316608 bytes

[2021-11-24 12:11:43,626]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-24 12:58:06,163]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-24 12:58:06,163]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:06,163]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:06,280]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34287616 bytes

[2021-11-24 12:58:06,281]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 12:58:06,281]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:06,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.000621 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 5783552 bytes

[2021-11-24 12:58:06,306]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-24 13:12:07,201]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-24 13:12:07,201]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:07,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:07,358]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34492416 bytes

[2021-11-24 13:12:07,359]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 13:12:07,359]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:09,015]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 0.000621 secs
Mapping time: 0.000805 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 10821632 bytes

[2021-11-24 13:12:09,016]mapper_test.py:228:[INFO]: area: 10 level: 2
[2021-11-24 13:35:00,024]mapper_test.py:79:[INFO]: run case "b06_comb"
[2021-11-24 13:35:00,024]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:00,024]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:00,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      40.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      198.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
P:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
F:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      193.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
A:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
E:  Del =    2.00.  Ar =      10.0.  Edge =       38.  Cut =      191.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %
Peak memory: 34332672 bytes

[2021-11-24 13:35:00,138]mapper_test.py:160:[INFO]: area: 10 level: 2
[2021-11-24 13:35:00,138]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:01,833]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
Mapping time: 3.6e-05 secs
Mapping time: 3.4e-05 secs
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v
	Peak memory: 10833920 bytes

[2021-11-24 13:35:01,833]mapper_test.py:228:[INFO]: area: 10 level: 2
