INFO: Starting PRECISION_RTL for logic synthesis
precision: Executing on platform: CentOS release 5.10 (Final) Kernel \r on an \m  Linux eceLinux1.uwaterloo.ca 2.6.18-371.8.1.el5 #1 SMP Thu Apr 24 18:19:36 EDT 2014 x86_64 x86_64 x86_64 GNU/Linux 
precision: Setting MGC_HOME to /opt/Precision_Synthesis_2008a.47/Mgc_home ...
Note: Defaulting to use the Next Generation GUI.
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux rsawhney@eceLinux1.uwaterloo.ca #1 SMP Thu Apr 24 18:19:36 EDT 2014 2.6.18-371.8.1.el5 x86_64
//  
//  Start time Sat Jun 14 19:03:48 2014
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info:  Setting Part to: "EP2C35F672C"
Info:  Setting Process to: "7"
Info: USING DESIGN ARCH
Info: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "mem.vhd"
INFO: Analyzing "lab3.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:40:04
Info: Initializing...
Info: Partitioning design ....

Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:46:53
Info: Initializing...
Info: Root Module work.lab3(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 16, width = 8'.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Compiling...
Info: Root Module work.lab3(main): Compiling...
Warning: "lab3.vhd", line 96: The comparison operator has been optimized to constant.
Info: "lab3.vhd", line 97: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "p_counter".
Info: "lab3.vhd", line 109: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_9" inferred for node "counter".
Info: "lab3.vhd", line 111: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_cnt_en_0_4" inferred for node "col".
Warning: "lab3.vhd", line 28: Net p[8:0] is unused after optimization
Warning: "lab3.vhd", line 10: Net i_data[7:0] is unused after optimization
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 4, Inferred (Modgen/Selcounter/AddSub) : 4 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total CPU time taken for compilation: 0.0 secs.
Info: Total lines of RTL compiled: 247.
Info: Overall running time 0.0 secs.
Info: Current working directory: uw_tmp/.
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/lab3_gate.xdb
Info: Writing file: uw_tmp/lab3_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: Optimizing design view:.work.lab3.main
Info: -- Running timing characterization...
Info: 8 DFFs were moved to top level for I/O mapping.
Info: 8 I/O registers on critical path unpacked.
Info: -- Saving the design database in uw_tmp/lab3.xdb
Info: Writing file: uw_tmp/lab3.edf.
Info: Info, Writing xrf file 'uw_tmp/lab3.xrf'
Info: Writing file: uw_tmp/lab3.xrf.
Info: -- Writing file uw_tmp/lab3.tcl
Info: exq_pr_compile_project gen_vcf lab3 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 0.4 secs.
Info: Overall running time 0.5 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/lab3_logic.xdb
Info: Writing file: uw_tmp/lab3_logic.vhd.
Info: Info, Writing xrf file 'uw_tmp/lab3_logic.xrf'
Info: Writing file: uw_tmp/lab3_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: clk
Info: -- Saving the design database in uw_tmp/lab3_logic.xdb
Info: Writing file: uw_tmp/lab3_logic.v.
Info: Warning, Moving uw_tmp/lab3_logic.xrf to uw_tmp/mgc_old_lab3_logic.xrf as uw_tmp/lab3_logic.xrf exists
Info: Writing file: uw_tmp/lab3_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
Copying /opt/ModelSim101/modeltech/linux_x86_64/../modelsim.ini to modelsim.ini
Modifying modelsim.ini
Modifying modelsim.ini
INFO: generic-gate       netlist         written to uw_tmp/lab3_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/lab3_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: -----------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   4.45     3.07     1.38    reg_out_o...uf(0)/clk o_data(0)            
INFO:   4.45     3.07     1.38    reg_out_o...uf(2)/clk o_data(2)            
INFO:   4.45     3.07     1.38    reg_out_o...uf(6)/clk o_data(6)            
INFO:   4.45     3.07     1.38    reg_out_o...uf(1)/clk o_data(1)            
INFO:   4.45     3.07     1.38    reg_out_o...uf(7)/clk o_data(7)            
INFO: -----------------------------------------------------------------------
INFO: Speed on Cyclone II = 224 MHz,  4.45 ns (estimated by logic-synthesis)
INFO: AREA = 25 cells (23 luts, 25 regs) (estimated by logic-synthesis)
INFO: Starting QUARTUS for physical synthesis
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Jun 14 19:03:53 2014
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl lab3
Info: Quartus(args): lab3
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 53 megabytes
    Info: Processing ended: Sat Jun 14 19:03:53 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Jun 14 19:03:53 2014
Info: Command: quartus_sh -t /home/ece327/lib/pins-NULL.tcl lab3
Info: Quartus(args): lab3
Info: Evaluation of Tcl script /home/ece327/lib/pins-NULL.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 50 megabytes
    Info: Processing ended: Sat Jun 14 19:03:53 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Warning: Can't contact license server "7417@maxwell5.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Jun 14 19:03:54 2014
Info: Command: quartus_map lab3 --source=lab3_logic.edf --family=CycloneII
Info: Found 3 design units, including 3 entities, in source file lab3_logic.edf
    Info: Found entity 1: modgen_counter_8_0
    Info: Found entity 2: modgen_counter_9_0
    Info: Found entity 3: lab3
Info: Elaborating entity "lab3" for the top level hierarchy
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_9_0" for hierarchy "modgen_counter_9_0:modgen_counter_counter"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_8_0" for hierarchy "modgen_counter_8_0:modgen_counter_o_data"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "i_data[0]"
    Warning: No output dependent on input pin "i_data[1]"
    Warning: No output dependent on input pin "i_data[2]"
    Warning: No output dependent on input pin "i_data[3]"
    Warning: No output dependent on input pin "i_data[4]"
    Warning: No output dependent on input pin "i_data[5]"
    Warning: No output dependent on input pin "i_data[6]"
    Warning: No output dependent on input pin "i_data[7]"
Info: Implemented 58 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 8 output pins
    Info: Implemented 39 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Sat Jun 14 19:03:55 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Warning: Can't contact license server "7417@maxwell5.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Jun 14 19:03:56 2014
Info: Command: quartus_fit lab3 --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Info: Selected device EP2C35F672C7 for design "lab3"
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Warning: No exact pin location assignment(s) for 19 pins of 19 total pins
    Info: Pin o_data[0] not assigned to an exact location on the device
    Info: Pin o_data[1] not assigned to an exact location on the device
    Info: Pin o_data[2] not assigned to an exact location on the device
    Info: Pin o_data[3] not assigned to an exact location on the device
    Info: Pin o_data[4] not assigned to an exact location on the device
    Info: Pin o_data[5] not assigned to an exact location on the device
    Info: Pin o_data[6] not assigned to an exact location on the device
    Info: Pin o_data[7] not assigned to an exact location on the device
    Info: Pin clk not assigned to an exact location on the device
    Info: Pin i_valid not assigned to an exact location on the device
    Info: Pin reset not assigned to an exact location on the device
    Info: Pin i_data[0] not assigned to an exact location on the device
    Info: Pin i_data[1] not assigned to an exact location on the device
    Info: Pin i_data[2] not assigned to an exact location on the device
    Info: Pin i_data[3] not assigned to an exact location on the device
    Info: Pin i_data[4] not assigned to an exact location on the device
    Info: Pin i_data[5] not assigned to an exact location on the device
    Info: Pin i_data[6] not assigned to an exact location on the device
    Info: Pin i_data[7] not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1000 MHz
    Info: Not setting a global tsu requirement
    Info: Not setting a global tco requirement
    Info: Not setting a global tpd requirement
Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 10 input, 8 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Slack time is -2.851 ns between source register "modgen_counter_9_0:modgen_counter_counter|nx59247z17" and destination register "nx23346z1"
    Info: + Largest register to register requirement is 0.761 ns
    Info:   Shortest clock path from clock "clk" to destination register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'nx23346z1'
        Info: Total cell delay = 1.385 ns ( 51.83 % )
        Info: Total interconnect delay = 1.287 ns ( 48.17 % )
    Info:   Longest clock path from clock "clk" to destination register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'nx23346z1'
        Info: Total cell delay = 1.385 ns ( 51.83 % )
        Info: Total interconnect delay = 1.287 ns ( 48.17 % )
    Info:   Shortest clock path from clock "clk" to source register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'modgen_counter_9_0:modgen_counter_counter|nx59247z17'
        Info: Total cell delay = 1.385 ns ( 51.83 % )
        Info: Total interconnect delay = 1.287 ns ( 48.17 % )
    Info:   Longest clock path from clock "clk" to source register is 2.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.176 ns) + CELL(0.000 ns) = 0.959 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.111 ns) + CELL(0.602 ns) = 2.672 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'modgen_counter_9_0:modgen_counter_counter|nx59247z17'
        Info: Total cell delay = 1.385 ns ( 51.83 % )
        Info: Total interconnect delay = 1.287 ns ( 48.17 % )
    Info:   Micro clock to output delay of source is 0.277 ns
    Info:   Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 3.612 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'modgen_counter_9_0:modgen_counter_counter|nx59247z17'
        Info: 2: + IC(0.795 ns) + CELL(0.178 ns) = 0.973 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'nx7124z4'
        Info: 3: + IC(0.499 ns) + CELL(0.178 ns) = 1.650 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'nx7124z1'
        Info: 4: + IC(0.155 ns) + CELL(0.521 ns) = 2.326 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'modgen_counter_8_0:modgen_counter_o_data|nx58250z2'
        Info: 5: + IC(0.528 ns) + CELL(0.758 ns) = 3.612 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'nx23346z1'
        Info: Total cell delay = 1.635 ns ( 45.27 % )
        Info: Total interconnect delay = 1.977 ns ( 54.73 % )
Info: Estimated most critical path is register to register delay of 3.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y35; Fanout = 3; REG Node = 'modgen_counter_9_0:modgen_counter_counter|nx59247z17'
    Info: 2: + IC(0.795 ns) + CELL(0.178 ns) = 0.973 ns; Loc. = LAB_X45_Y35; Fanout = 1; COMB Node = 'nx7124z4'
    Info: 3: + IC(0.499 ns) + CELL(0.178 ns) = 1.650 ns; Loc. = LAB_X45_Y35; Fanout = 17; COMB Node = 'nx7124z1'
    Info: 4: + IC(0.155 ns) + CELL(0.521 ns) = 2.326 ns; Loc. = LAB_X45_Y35; Fanout = 16; COMB Node = 'modgen_counter_8_0:modgen_counter_o_data|nx58250z2'
    Info: 5: + IC(0.528 ns) + CELL(0.758 ns) = 3.612 ns; Loc. = LAB_X46_Y35; Fanout = 1; REG Node = 'nx23346z1'
    Info: Total cell delay = 1.635 ns ( 45.27 % )
    Info: Total interconnect delay = 1.977 ns ( 54.73 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 0% of the available device resources
    Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Started post-fitting delay annotation
Warning: Found 8 output pins without output pin load capacitance assignment
    Info: Pin "o_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 314 megabytes
    Info: Processing ended: Sat Jun 14 19:04:03 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07
Warning: Can't contact license server "7417@maxwell5.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Jun 14 19:04:04 2014
Info: Command: quartus_sta -t uw-chip-synth-quartus-timing.tcl lab3
Info: Quartus(args): lab3
Info: Detected changes in Quartus II Settings File (.qsf).
    Info: Assignment USE_TIMEQUEST_TIMING_ANALYZER changed value from OFF to ON.
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:    257.4 MHz    257.4 MHz        clk   
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -2.885
    Info: -setup
    Info: -npaths 5
    Info: -detail path_only
    Info: -file {timing_chip_path.rpt}
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -2.885
    Info: -setup
    Info: -npaths 5
    Info: -detail path_only
Info: Path #1: Setup slack is -2.885 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info: To Node      : nx23346z1
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.927      2.927  R        clock network delay
    Info:      3.204      0.277     uTco  modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info:      3.204      0.000 RR  CELL  modgen_counter_counter|reg_q_6_|regout
    Info:      4.060      0.856 RR    IC  ix7124z52925|datab
    Info:      4.551      0.491 RR  CELL  ix7124z52925|combout
    Info:      4.848      0.297 RR    IC  ix7124z52923|datac
    Info:      5.170      0.322 RR  CELL  ix7124z52923|combout
    Info:      5.472      0.302 RR    IC  modgen_counter_o_data|ix58250z52923|datad
    Info:      5.650      0.178 RR  CELL  modgen_counter_o_data|ix58250z52923|combout
    Info:      6.093      0.443 RR    IC  reg_out_o_data_obuf_1_|ena
    Info:      6.851      0.758 RR  CELL  nx23346z1
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  nx23346z1
    Info: 
    Info: Data Arrival Time  :     6.851
    Info: Data Required Time :     3.966
    Info: Slack              :    -2.885 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #2: Setup slack is -2.885 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info: To Node      : nx24343z1
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.927      2.927  R        clock network delay
    Info:      3.204      0.277     uTco  modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info:      3.204      0.000 RR  CELL  modgen_counter_counter|reg_q_6_|regout
    Info:      4.060      0.856 RR    IC  ix7124z52925|datab
    Info:      4.551      0.491 RR  CELL  ix7124z52925|combout
    Info:      4.848      0.297 RR    IC  ix7124z52923|datac
    Info:      5.170      0.322 RR  CELL  ix7124z52923|combout
    Info:      5.472      0.302 RR    IC  modgen_counter_o_data|ix58250z52923|datad
    Info:      5.650      0.178 RR  CELL  modgen_counter_o_data|ix58250z52923|combout
    Info:      6.093      0.443 RR    IC  reg_out_o_data_obuf_2_|ena
    Info:      6.851      0.758 RR  CELL  nx24343z1
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  nx24343z1
    Info: 
    Info: Data Arrival Time  :     6.851
    Info: Data Required Time :     3.966
    Info: Slack              :    -2.885 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #3: Setup slack is -2.885 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info: To Node      : nx25340z1
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.927      2.927  R        clock network delay
    Info:      3.204      0.277     uTco  modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info:      3.204      0.000 RR  CELL  modgen_counter_counter|reg_q_6_|regout
    Info:      4.060      0.856 RR    IC  ix7124z52925|datab
    Info:      4.551      0.491 RR  CELL  ix7124z52925|combout
    Info:      4.848      0.297 RR    IC  ix7124z52923|datac
    Info:      5.170      0.322 RR  CELL  ix7124z52923|combout
    Info:      5.472      0.302 RR    IC  modgen_counter_o_data|ix58250z52923|datad
    Info:      5.650      0.178 RR  CELL  modgen_counter_o_data|ix58250z52923|combout
    Info:      6.093      0.443 RR    IC  reg_out_o_data_obuf_3_|ena
    Info:      6.851      0.758 RR  CELL  nx25340z1
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  nx25340z1
    Info: 
    Info: Data Arrival Time  :     6.851
    Info: Data Required Time :     3.966
    Info: Slack              :    -2.885 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #4: Setup slack is -2.885 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info: To Node      : nx26337z1
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.927      2.927  R        clock network delay
    Info:      3.204      0.277     uTco  modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info:      3.204      0.000 RR  CELL  modgen_counter_counter|reg_q_6_|regout
    Info:      4.060      0.856 RR    IC  ix7124z52925|datab
    Info:      4.551      0.491 RR  CELL  ix7124z52925|combout
    Info:      4.848      0.297 RR    IC  ix7124z52923|datac
    Info:      5.170      0.322 RR  CELL  ix7124z52923|combout
    Info:      5.472      0.302 RR    IC  modgen_counter_o_data|ix58250z52923|datad
    Info:      5.650      0.178 RR  CELL  modgen_counter_o_data|ix58250z52923|combout
    Info:      6.093      0.443 RR    IC  reg_out_o_data_obuf_4_|ena
    Info:      6.851      0.758 RR  CELL  nx26337z1
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  nx26337z1
    Info: 
    Info: Data Arrival Time  :     6.851
    Info: Data Required Time :     3.966
    Info: Slack              :    -2.885 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #5: Setup slack is -2.885 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info: To Node      : nx27334z1
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.927      2.927  R        clock network delay
    Info:      3.204      0.277     uTco  modgen_counter_9_0:modgen_counter_counter|nx59247z5
    Info:      3.204      0.000 RR  CELL  modgen_counter_counter|reg_q_6_|regout
    Info:      4.060      0.856 RR    IC  ix7124z52925|datab
    Info:      4.551      0.491 RR  CELL  ix7124z52925|combout
    Info:      4.848      0.297 RR    IC  ix7124z52923|datac
    Info:      5.170      0.322 RR  CELL  ix7124z52923|combout
    Info:      5.472      0.302 RR    IC  modgen_counter_o_data|ix58250z52923|datad
    Info:      5.650      0.178 RR  CELL  modgen_counter_o_data|ix58250z52923|combout
    Info:      6.093      0.443 RR    IC  reg_out_o_data_obuf_5_|ena
    Info:      6.851      0.758 RR  CELL  nx27334z1
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.928      2.928  R        clock network delay
    Info:      3.966      0.038     uTsu  nx27334z1
    Info: 
    Info: Data Arrival Time  :     6.851
    Info: Data Required Time :     3.966
    Info: Slack              :    -2.885 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Evaluation of Tcl script uw-chip-synth-quartus-timing.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Sat Jun 14 19:04:04 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Warning: Can't contact license server "7417@maxwell5.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Jun 14 19:04:05 2014
Info: Command: quartus_asm lab3
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Sat Jun 14 19:04:13 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08
Warning: Can't contact license server "7417@maxwell5.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Jun 14 19:04:14 2014
Info: Command: quartus_eda lab3 --simulation=on --tool=modelsim --format=vhdl
Info: Generated files "lab3.vho" and "lab3_vhd.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sat Jun 14 19:04:15 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Warning: Can't contact license server "7417@maxwell5.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Sat Jun 14 19:04:16 2014
Info: Command: quartus_eda lab3 --simulation=on --tool=modelsim --format=verilog
Info: Generated files "lab3.vo" and "lab3_v.sdo" in directory "simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sat Jun 14 19:04:16 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module lab3
-- Compiling module modgen_counter_9_0
-- Compiling module modgen_counter_8_0

Top level modules:
	lab3
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: modelsim_pfx: testing: /opt/ModelSim101/modeltech/bin/
DEBUG: try_set: altera_sim_lib: True: /home/ece327/altera
DEBUG: default_board: DE2
** Warning: (vlib-34) Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
  Model Technology ModelSim SE-64 vcom 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE-64 vcom 10.1 Compiler 2011.12 Dec  5 2011
-- Loading package STANDARD
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling architecture main of mem
-- Compiling entity lab3
-- Compiling entity lab3
-- Compiling architecture main of lab3
-- Compiling architecture main of lab3
-- Loading entity mem
-- Loading entity mem
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: modelsim_pfx: testing: /opt/ModelSim101/modeltech/bin/
DEBUG: try_set: altera_sim_lib: True: /home/ece327/altera
DEBUG: default_board: DE2
** Warning: (vlib-34) Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
  Model Technology ModelSim SE-64 vlog 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE-64 vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module lab3_chip
-- Compiling module lab3_chip


Top level modules:
Top level modules:
	lab3_chip
	lab3_chip
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
INFO: generic-gate       netlist         written to uw_tmp/lab3_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/lab3_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/lab3_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
