
5. Printing statistics.

=== $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo ===

   Number of wires:                 19
   Number of wire bits:             64
   Number of public wires:          19
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL      1
     sm_RxfifoBI                     1

=== $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo ===

   Number of wires:                 18
   Number of wire bits:             56
   Number of public wires:          18
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL      1
     sm_TxfifoBI                     1

=== $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc ===

   Number of wires:                 12
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      38
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL ===

   Number of wires:                 36
   Number of wire bits:            151
   Number of public wires:          22
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $add                            2
     $dff                            3
     $dffe                           1
     $eq                             2
     $logic_and                      2
     $logic_or                       2
     $mux                            2
     $ne                             1
     $not                            2
     $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc      1
     $reduce_and                     1
     $sdff                           3
     $sdffe                          2
     $sub                            1

=== ctrlStsRegBI ===

   Number of wires:                 78
   Number of wire bits:            193
   Number of public wires:          39
   Number of public wire bits:     144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $dff                            7
     $dffe                           6
     $eq                            11
     $logic_and                      8
     $logic_not                      1
     $logic_or                       1
     $mux                            7
     $not                            3
     $pmux                           1
     $reduce_and                     7
     $reduce_bool                    1
     $sdff                          11
     $sdffe                          4

=== initSD ===

   Number of wires:                129
   Number of wire bits:            384
   Number of public wires:          41
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $add                            3
     $dffe                           1
     $eq                            16
     $logic_and                      2
     $logic_not                      1
     $logic_or                       2
     $mux                           25
     $ne                            13
     $pmux                          13
     $reduce_and                     6
     $reduce_bool                   13
     $reduce_or                      7
     $sdffe                         12

=== readWriteSDBlock ===

   Number of wires:                263
   Number of wire bits:            776
   Number of public wires:          58
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                251
     $add                            4
     $eq                            55
     $logic_and                      3
     $logic_not                      3
     $logic_or                       1
     $mux                           53
     $ne                            37
     $pmux                          23
     $reduce_and                    11
     $reduce_bool                   19
     $reduce_or                     19
     $sdffe                         23

=== readWriteSPIWireData ===

   Number of wires:                 94
   Number of wire bits:            269
   Number of public wires:          28
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            2
     $eq                             5
     $logic_and                      1
     $logic_not                      1
     $mux                           29
     $ne                             7
     $pmux                          11
     $reduce_and                    10
     $reduce_bool                    9
     $reduce_or                      2
     $sdffe                         11

=== sendCmd ===

   Number of wires:                125
   Number of wire bits:            467
   Number of public wires:          43
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $add                            1
     $dff                            6
     $eq                            20
     $logic_not                      1
     $mux                           25
     $ne                            12
     $or                             7
     $pmux                           8
     $reduce_and                     5
     $reduce_bool                    8
     $reduce_or                      4
     $sdffe                          8

=== sm_RxfifoBI ===

   Number of wires:                 35
   Number of wire bits:             75
   Number of public wires:          18
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $dff                            2
     $eq                             3
     $logic_and                      8
     $logic_not                      1
     $mux                            4
     $not                            3
     $pmux                           1
     $sdff                           1
     $sdffe                          1
     $xor                            1

=== sm_TxfifoBI ===

   Number of wires:                 31
   Number of wire bits:             64
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $dff                            2
     $eq                             1
     $logic_and                      8
     $logic_not                      1
     $mux                            4
     $not                            2
     $sdff                           1
     $sdffe                          1
     $xor                            1

=== spiCtrl ===

   Number of wires:                 87
   Number of wire bits:            111
   Number of public wires:          21
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     $eq                            10
     $logic_and                      4
     $logic_not                      2
     $mux                           24
     $ne                             9
     $pmux                           7
     $reduce_and                     6
     $reduce_bool                    7
     $reduce_or                      4
     $sdffe                          7

=== spiMaster ===

   Number of wires:                 81
   Number of wire bits:            327
   Number of public wires:          80
   Number of public wire bits:     326
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            2
     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo      1
     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo      1
     ctrlStsRegBI                    1
     initSD                          1
     readWriteSDBlock                1
     readWriteSPIWireData            1
     sendCmd                         1
     spiCtrl                         1
     spiMasterWishBoneBI             1
     spiTxRxData                     1

=== spiMasterWishBoneBI ===

   Number of wires:                 26
   Number of wire bits:             75
   Number of public wires:          16
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $and                            2
     $dff                            1
     $eq                             4
     $logic_and                      1
     $logic_not                      1
     $logic_or                       1
     $mux                            4
     $not                            1
     $pmux                           1

=== spiTxRxData ===

   Number of wires:                 37
   Number of wire bits:            114
   Number of public wires:          21
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $logic_or                       3
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          4

=== design hierarchy ===

   spiMaster                         1
     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo      1
       $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL      1
         $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc      1
       sm_RxfifoBI                   1
     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo      1
       $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL      1
         $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc      1
       sm_TxfifoBI                   1
     ctrlStsRegBI                    1
     initSD                          1
     readWriteSDBlock                1
     readWriteSPIWireData            1
     sendCmd                         1
     spiCtrl                         1
     spiMasterWishBoneBI             1
     spiTxRxData                     1

   Number of wires:               1119
   Number of wire bits:           3419
   Number of public wires:         479
   Number of public wire bits:    2014
   Number of memories:               2
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                850
     $add                           14
     $and                            4
     $dff                           26
     $dffe                           9
     $eq                           129
     $logic_and                     39
     $logic_not                     12
     $logic_or                      12
     $memrd                          2
     $memwr_v2                       2
     $mux                          195
     $ne                            80
     $not                           13
     $or                             7
     $pmux                          65
     $reduce_and                    47
     $reduce_bool                   59
     $reduce_or                     37
     $sdff                          19
     $sdffe                         75
     $sub                            2
     $xor                            2

