Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov  5 14:03:02 2022
| Host         : ALIENWARE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Diagram_7_Segment_Display_wrapper_timing_summary_routed.rpt -pb Diagram_7_Segment_Display_wrapper_timing_summary_routed.pb -rpx Diagram_7_Segment_Display_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Diagram_7_Segment_Display_wrapper
| Device       : 7z010-clg225
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/Display_Initializer_0/U0/reset_was_high_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/Reset_Delay_Startup/U0/oRESET_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/btn_0_debounce/U0/btn_reg_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_P/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_C/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_P/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 33 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -54.760    -4725.591                    111                10119        0.063        0.000                      0                10103        8.950        0.000                       0                  6069  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                      -54.760    -3439.663                     63                 8887        0.063        0.000                      0                 8887        8.950        0.000                       0                  5574  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.772        0.000                      0                  943        0.092        0.000                      0                  943       15.450        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       32.079        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       19.062        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                      -52.783    -1285.928                     48                  173        0.357        0.000                      0                  173  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.877        0.000                      0                  100        0.311        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           63  Failing Endpoints,  Worst Slack      -54.760ns,  Total Violation    -3439.663ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -54.760ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.433ns  (logic 42.831ns (57.543%)  route 31.602ns (42.457%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.748    76.569    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.097    76.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]_C_i_1/O
                         net (fo=1, routed)           0.000    76.666    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]_C_i_1_n_0
    SLICE_X31Y43         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.136    22.003    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X31Y43         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C/C
                         clock pessimism              0.172    22.175    
                         clock uncertainty           -0.302    21.873    
    SLICE_X31Y43         FDCE (Setup_fdce_C_D)        0.033    21.906    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_C
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -76.666    
  -------------------------------------------------------------------
                         slack                                -54.760    

Slack (VIOLATED) :        -54.736ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.302ns  (logic 42.831ns (57.645%)  route 31.471ns (42.355%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.617    76.438    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.097    76.535 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]_C_i_1/O
                         net (fo=1, routed)           0.000    76.535    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]_C_i_1_n_0
    SLICE_X31Y58         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X31Y58         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_C/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X31Y58         FDCE (Setup_fdce_C_D)        0.030    21.799    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_C
  -------------------------------------------------------------------
                         required time                         21.799    
                         arrival time                         -76.535    
  -------------------------------------------------------------------
                         slack                                -54.736    

Slack (VIOLATED) :        -54.720ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.219ns  (logic 42.734ns (57.578%)  route 31.485ns (42.422%))
  Logic Levels:           136  (CARRY4=38 LDCE=32 LUT3=31 LUT4=32 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 21.988 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.631    76.452    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X33Y51         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.120    21.988    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X33Y51         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg/C
                         clock pessimism              0.086    22.073    
                         clock uncertainty           -0.302    21.771    
    SLICE_X33Y51         FDCE (Setup_fdce_C_D)       -0.039    21.732    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_reg
  -------------------------------------------------------------------
                         required time                         21.732    
                         arrival time                         -76.452    
  -------------------------------------------------------------------
                         slack                                -54.720    

Slack (VIOLATED) :        -54.716ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.283ns  (logic 42.831ns (57.660%)  route 31.452ns (42.340%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=32 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.597    76.419    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X27Y58         LUT2 (Prop_lut2_I0_O)        0.097    76.516 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]_P_i_1/O
                         net (fo=1, routed)           0.000    76.516    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_1[30]
    SLICE_X27Y58         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X27Y58         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X27Y58         FDPE (Setup_fdpe_C_D)        0.030    21.799    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P
  -------------------------------------------------------------------
                         required time                         21.799    
                         arrival time                         -76.516    
  -------------------------------------------------------------------
                         slack                                -54.716    

Slack (VIOLATED) :        -54.713ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.280ns  (logic 42.831ns (57.661%)  route 31.449ns (42.339%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.595    76.416    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X26Y57         LUT4 (Prop_lut4_I0_O)        0.097    76.513 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]_C_i_1/O
                         net (fo=1, routed)           0.000    76.513    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]_C_i_1_n_0
    SLICE_X26Y57         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.119    21.987    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y57         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/C
                         clock pessimism              0.086    22.072    
                         clock uncertainty           -0.302    21.770    
    SLICE_X26Y57         FDCE (Setup_fdce_C_D)        0.030    21.800    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C
  -------------------------------------------------------------------
                         required time                         21.800    
                         arrival time                         -76.513    
  -------------------------------------------------------------------
                         slack                                -54.713    

Slack (VIOLATED) :        -54.706ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.311ns  (logic 42.831ns (57.638%)  route 31.480ns (42.362%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=32 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.626    76.447    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.097    76.544 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[31]_P_i_1/O
                         net (fo=1, routed)           0.000    76.544    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_1[31]
    SLICE_X30Y58         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y58         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X30Y58         FDPE (Setup_fdpe_C_D)        0.069    21.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                         -76.544    
  -------------------------------------------------------------------
                         slack                                -54.706    

Slack (VIOLATED) :        -54.694ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.364ns  (logic 42.831ns (57.596%)  route 31.533ns (42.404%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=32 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.679    76.500    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X26Y45         LUT2 (Prop_lut2_I0_O)        0.097    76.597 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]_P_i_1/O
                         net (fo=1, routed)           0.000    76.597    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_1[5]
    SLICE_X26Y45         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.136    22.003    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y45         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_P/C
                         clock pessimism              0.172    22.175    
                         clock uncertainty           -0.302    21.873    
    SLICE_X26Y45         FDPE (Setup_fdpe_C_D)        0.030    21.903    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_P
  -------------------------------------------------------------------
                         required time                         21.903    
                         arrival time                         -76.597    
  -------------------------------------------------------------------
                         slack                                -54.694    

Slack (VIOLATED) :        -54.692ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.365ns  (logic 42.831ns (57.595%)  route 31.534ns (42.405%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.680    76.501    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I0_O)        0.097    76.598 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]_C_i_1/O
                         net (fo=1, routed)           0.000    76.598    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]_C_i_1_n_0
    SLICE_X26Y44         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.136    22.003    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y44         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C/C
                         clock pessimism              0.172    22.175    
                         clock uncertainty           -0.302    21.873    
    SLICE_X26Y44         FDCE (Setup_fdce_C_D)        0.033    21.906    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_C
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -76.598    
  -------------------------------------------------------------------
                         slack                                -54.692    

Slack (VIOLATED) :        -54.690ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.256ns  (logic 42.831ns (57.680%)  route 31.425ns (42.320%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT3=31 LUT4=33 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.571    76.392    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.097    76.489 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]_C_i_1/O
                         net (fo=1, routed)           0.000    76.489    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]_C_i_1_n_0
    SLICE_X29Y58         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X29Y58         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X29Y58         FDCE (Setup_fdce_C_D)        0.030    21.799    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C
  -------------------------------------------------------------------
                         required time                         21.799    
                         arrival time                         -76.489    
  -------------------------------------------------------------------
                         slack                                -54.690    

Slack (VIOLATED) :        -54.689ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.362ns  (logic 42.831ns (57.598%)  route 31.531ns (42.402%))
  Logic Levels:           137  (CARRY4=38 LDCE=32 LUT2=1 LUT3=31 LUT4=32 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 22.003 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.254    74.022    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    74.678 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC/Q
                         net (fo=2, routed)           0.388    75.067    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I4_O)        0.097    75.164 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17/O
                         net (fo=1, routed)           0.270    75.434    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_17_n_0
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.097    75.531 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8/O
                         net (fo=1, routed)           0.193    75.724    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_8_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.097    75.821 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_i_3/O
                         net (fo=63, routed)          0.677    76.498    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.097    76.595 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]_P_i_1/O
                         net (fo=1, routed)           0.000    76.595    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_1[8]
    SLICE_X31Y45         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.136    22.003    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X31Y45         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_P/C
                         clock pessimism              0.172    22.175    
                         clock uncertainty           -0.302    21.873    
    SLICE_X31Y45         FDPE (Setup_fdpe_C_D)        0.033    21.906    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_P
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -76.595    
  -------------------------------------------------------------------
                         slack                                -54.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.854%)  route 0.101ns (38.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.553     0.894    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y22         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=1, routed)           0.101     1.159    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[10]
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.853     1.223    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.940    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.095    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.668%)  route 0.112ns (44.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X15Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.112     1.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X16Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X16Y16         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.262     0.932    
    SLICE_X16Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.668%)  route 0.112ns (44.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.559     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X15Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.112     1.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X16Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.825     1.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y15         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.262     0.933    
    SLICE_X16Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.142%)  route 0.145ns (46.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.567     0.908    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X6Y1           FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.072 r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=1, routed)           0.145     1.216    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2[3]
    RAMB18_X0Y0          RAMB18E1                                     r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.870     1.240    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X0Y0          RAMB18E1                                     r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.281     0.958    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.141    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.083%)  route 0.145ns (46.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.567     0.908    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X6Y1           FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.072 r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=1, routed)           0.145     1.216    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2[5]
    RAMB18_X0Y0          RAMB18E1                                     r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.870     1.240    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X0Y0          RAMB18E1                                     r  Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.281     0.958    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.141    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/dummy_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.908%)  route 0.210ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.550     0.891    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y24         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/dummy_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/dummy_temp_reg/Q
                         net (fo=1, routed)           0.210     1.228    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/out
    SLICE_X23Y24         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.812     1.182    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X23Y24         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X23Y24         FDRE (Hold_fdre_C_D)        -0.007     1.141    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.691%)  route 0.130ns (44.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.553     0.894    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y21         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][1]/Q
                         net (fo=1, routed)           0.130     1.188    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[1]
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.853     1.223    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.940    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.095    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.148ns (59.449%)  route 0.101ns (40.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.553     0.894    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y22         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=1, routed)           0.101     1.142    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[15]
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.853     1.223    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.940    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.102     1.042    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.148ns (59.257%)  route 0.102ns (40.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.553     0.894    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y21         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][4]/Q
                         net (fo=1, routed)           0.102     1.143    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[4]
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.853     1.223    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y4          RAMB36E1                                     r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.940    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.102     1.042    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.273%)  route 0.276ns (59.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.550     0.891    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X22Y21         FDRE                                         r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg/Q
                         net (fo=1, routed)           0.276     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[0]
    SLICE_X18Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_i_1/O
                         net (fo=1, routed)           0.000     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_i_1_n_0
    SLICE_X18Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.823     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X18Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                         clock pessimism             -0.034     1.159    
    SLICE_X18Y17         FDRE (Hold_fdre_C_D)         0.091     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB36_X2Y4    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         20.000      17.766     RAMB36_X2Y4    Diagram_7_Segment_Display_i/system_ila_0/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X2Y2    Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         20.000      17.766     RAMB18_X2Y2    Diagram_7_Segment_Display_i/system_ila_4/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X0Y0    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         20.000      17.766     RAMB18_X0Y0    Diagram_7_Segment_Display_i/system_ila_2/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         20.000      17.766     RAMB18_X0Y16   Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         20.000      17.766     RAMB18_X0Y16   Diagram_7_Segment_Display_i/system_ila_3/U0/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y16   Diagram_7_Segment_Display_i/Display_Initializer_0/U0/FSM_sequential_sendState_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y15   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y16   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         10.000      8.950      SLICE_X16Y14   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.209ns (28.797%)  route 2.989ns (71.203%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 35.391 - 33.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.278     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.313     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.453     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.215     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.527     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.097     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.575     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.097     6.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.434     6.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.097     6.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.137    35.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.328    35.719    
                         clock uncertainty           -0.035    35.683    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.030    35.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.713    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 28.772    

Slack (MET) :             28.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.209ns (28.783%)  route 2.991ns (71.217%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 35.391 - 33.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.278     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.313     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.453     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.215     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.527     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.097     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.575     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.097     6.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.436     6.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.097     6.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.943    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.137    35.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.328    35.719    
                         clock uncertainty           -0.035    35.683    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.032    35.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.715    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 28.772    

Slack (MET) :             28.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.778ns (18.807%)  route 3.359ns (81.193%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 35.385 - 33.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.266     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X21Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.341     3.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.975     5.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X13Y14         LUT5 (Prop_lut5_I3_O)        0.101     5.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           0.785     5.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.239     6.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           0.599     6.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I2_O)        0.097     6.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
                         net (fo=1, routed)           0.000     6.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.131    35.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X15Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.297    35.682    
                         clock uncertainty           -0.035    35.646    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.030    35.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         35.676    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                 28.809    

Slack (MET) :             28.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.209ns (29.327%)  route 2.913ns (70.673%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 35.391 - 33.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.278     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.313     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.453     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.215     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.527     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.097     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.575     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.097     6.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.358     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.097     6.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     6.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.137    35.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.328    35.719    
                         clock uncertainty           -0.035    35.683    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.033    35.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.716    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 28.851    

Slack (MET) :             28.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.209ns (29.356%)  route 2.909ns (70.644%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 35.391 - 33.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.278     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.313     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.453     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.215     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.527     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.097     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.575     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.097     6.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.354     6.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.097     6.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     6.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.137    35.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.328    35.719    
                         clock uncertainty           -0.035    35.683    
    SLICE_X19Y42         FDRE (Setup_fdre_C_D)        0.032    35.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.715    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                 28.854    

Slack (MET) :             28.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.209ns (29.454%)  route 2.896ns (70.546%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 35.390 - 33.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.278     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.313     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.453     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.215     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.527     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.097     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.575     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.097     6.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.341     6.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X19Y40         LUT6 (Prop_lut6_I2_O)        0.097     6.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.847    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.136    35.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.353    35.743    
                         clock uncertainty           -0.035    35.707    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.032    35.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.739    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                 28.892    

Slack (MET) :             28.898ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.209ns (29.640%)  route 2.870ns (70.360%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 35.389 - 33.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.278     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.313     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.453     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.215     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.527     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.097     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.575     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.097     6.410 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.315     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I5_O)        0.097     6.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.135    35.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.297    35.686    
                         clock uncertainty           -0.035    35.650    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.069    35.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.719    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                 28.898    

Slack (MET) :             28.930ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.632ns (15.970%)  route 3.325ns (84.030%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 35.387 - 33.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.266     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X21Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.341     3.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.975     5.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X13Y14         LUT3 (Prop_lut3_I2_O)        0.097     5.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.667     5.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.097     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.330     6.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X16Y13         LUT4 (Prop_lut4_I3_O)        0.097     6.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.354     6.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X14Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.133    35.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X14Y13         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.297    35.684    
                         clock uncertainty           -0.035    35.648    
    SLICE_X14Y13         FDPE (Setup_fdpe_C_D)       -0.030    35.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         35.618    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                 28.930    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.209ns (30.334%)  route 2.777ns (69.666%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 35.389 - 33.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.278     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.313     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.453     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.215     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.527     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.097     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.575     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.097     6.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.222     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y41         LUT3 (Prop_lut3_I1_O)        0.097     6.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X20Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.135    35.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.297    35.686    
                         clock uncertainty           -0.035    35.650    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)        0.069    35.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.719    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 1.209ns (30.357%)  route 2.774ns (69.643%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 35.389 - 33.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.278     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X19Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.313     3.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.453     4.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.215     4.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.527     5.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.097     5.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.649    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.575     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X20Y40         LUT5 (Prop_lut5_I1_O)        0.097     6.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.219     6.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X20Y41         LUT3 (Prop_lut3_I1_O)        0.097     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X20Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.135    35.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.297    35.686    
                         clock uncertainty           -0.035    35.650    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)        0.072    35.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.722    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 28.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.453%)  route 0.128ns (47.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.556     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X7Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.128     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X8Y21          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.822     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y21          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.352     1.327    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.176%)  route 0.055ns (22.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.562     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X13Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.055     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[2]
    SLICE_X12Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_14
    SLICE_X12Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.829     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X12Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism             -0.373     1.313    
    SLICE_X12Y14         FDCE (Hold_fdce_C_D)         0.120     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.557     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     1.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X11Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.823     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.385     1.295    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.075     1.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (71.023%)  route 0.058ns (28.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.559     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDCE (Prop_fdce_C_Q)         0.141     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.826     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.386     1.297    
    SLICE_X18Y14         FDCE (Hold_fdce_C_D)         0.076     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.556     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.055     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.822     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X11Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                         clock pessimism             -0.385     1.294    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.071     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X3Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X3Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X3Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.385     1.313    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.071     1.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.368%)  route 0.057ns (28.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.559     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDCE (Prop_fdce_C_Q)         0.141     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.826     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.386     1.297    
    SLICE_X18Y14         FDCE (Hold_fdce_C_D)         0.071     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.559     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDCE (Prop_fdce_C_Q)         0.141     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.063     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.826     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.386     1.297    
    SLICE_X18Y14         FDCE (Hold_fdce_C_D)         0.075     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.559     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X18Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDCE (Prop_fdce_C_Q)         0.141     1.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.063     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X18Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.826     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X18Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.386     1.297    
    SLICE_X18Y13         FDCE (Hold_fdce_C_D)         0.075     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X2Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.141     1.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.063     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X2Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X2Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.385     1.313    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.075     1.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X16Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y23   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y21   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X11Y19   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y20    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y21    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X8Y22    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       32.079ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.752ns  (logic 0.361ns (47.989%)  route 0.391ns (52.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.361     0.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.391     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y20          FDCE (Setup_fdce_C_D)       -0.169    32.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.831    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 32.079    

Slack (MET) :             32.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.796ns  (logic 0.393ns (49.368%)  route 0.403ns (50.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.403     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X5Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                 32.137    

Slack (MET) :             32.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.672ns  (logic 0.361ns (53.738%)  route 0.311ns (46.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.361     0.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.311     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X5Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)       -0.169    32.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.831    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 32.159    

Slack (MET) :             32.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.758ns  (logic 0.341ns (45.016%)  route 0.417ns (54.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X18Y14         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.417     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X19Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X19Y14         FDCE (Setup_fdce_C_D)       -0.065    32.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.935    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 32.177    

Slack (MET) :             32.197ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.736ns  (logic 0.341ns (46.329%)  route 0.395ns (53.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X19Y13         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.395     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X19Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X19Y14         FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 32.197    

Slack (MET) :             32.237ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.587ns  (logic 0.313ns (53.362%)  route 0.274ns (46.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X17Y15         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.274     0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X19Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X19Y15         FDCE (Setup_fdce_C_D)       -0.176    32.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.824    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                 32.237    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.664ns  (logic 0.341ns (51.324%)  route 0.323ns (48.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X17Y15         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.323     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X18Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X18Y15         FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                 32.269    

Slack (MET) :             32.272ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.700ns  (logic 0.393ns (56.177%)  route 0.307ns (43.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.307     0.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X4Y20          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)       -0.028    32.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.972    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 32.272    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       19.062ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.759ns  (logic 0.313ns (41.220%)  route 0.446ns (58.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.446     0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y21          FDCE (Setup_fdce_C_D)       -0.179    19.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.821    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 19.062    

Slack (MET) :             19.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.756ns  (logic 0.313ns (41.406%)  route 0.443ns (58.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.443     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X2Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)       -0.180    19.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.820    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 19.064    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.746ns  (logic 0.361ns (48.389%)  route 0.385ns (51.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.361     0.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.385     0.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)       -0.127    19.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.873    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.632ns  (logic 0.313ns (49.553%)  route 0.319ns (50.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X19Y14         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.319     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y14         FDCE (Setup_fdce_C_D)       -0.180    19.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.820    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                 19.188    

Slack (MET) :             19.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.783ns  (logic 0.393ns (50.164%)  route 0.390ns (49.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.393     0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.390     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)       -0.028    19.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                          -0.783    
  -------------------------------------------------------------------
                         slack                                 19.189    

Slack (MET) :             19.193ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.740ns  (logic 0.341ns (46.071%)  route 0.399ns (53.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X19Y14         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.399     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y14         FDCE (Setup_fdce_C_D)       -0.067    19.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 19.193    

Slack (MET) :             19.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.620ns  (logic 0.313ns (50.487%)  route 0.307ns (49.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X18Y15         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.307     0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X18Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y14         FDCE (Setup_fdce_C_D)       -0.179    19.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.821    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 19.201    

Slack (MET) :             19.290ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.643ns  (logic 0.341ns (53.001%)  route 0.302ns (46.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X18Y15         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.302     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X18Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y13         FDCE (Setup_fdce_C_D)       -0.067    19.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.933    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 19.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           48  Failing Endpoints,  Worst Slack      -52.783ns,  Total Violation    -1285.928ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -52.783ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        72.062ns  (logic 41.787ns (57.987%)  route 30.275ns (42.013%))
  Logic Levels:           132  (CARRY4=38 LDCE=31 LUT3=31 LUT4=31 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.429    73.642    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X30Y58         LUT4 (Prop_lut4_I0_O)        0.217    73.859 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.436    74.295    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_1_n_0
    SLICE_X30Y58         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y58         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X30Y58         FDPE (Recov_fdpe_C_PRE)     -0.257    21.512    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_P
  -------------------------------------------------------------------
                         required time                         21.512    
                         arrival time                         -74.295    
  -------------------------------------------------------------------
                         slack                                -52.783    

Slack (VIOLATED) :        -52.675ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.985ns  (logic 41.787ns (58.049%)  route 30.198ns (41.951%))
  Logic Levels:           132  (CARRY4=38 LDCE=31 LUT3=31 LUT4=31 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.249    71.806    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X28Y56         LDCE (SetClr_ldce_CLR_Q)     0.665    72.471 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC/Q
                         net (fo=2, routed)           0.213    72.685    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    72.782 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    72.782    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[30]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    73.214 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[2]
                         net (fo=4, routed)           0.338    73.551    Diagram_7_Segment_Display_i/count_loader/U0/data0[31]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.217    73.768 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.450    74.218    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_LDC_i_2_n_0
    SLICE_X30Y57         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.119    21.987    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X30Y57         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C/C
                         clock pessimism              0.086    22.072    
                         clock uncertainty           -0.302    21.770    
    SLICE_X30Y57         FDCE (Recov_fdce_C_CLR)     -0.227    21.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[31]_C
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                         -74.218    
  -------------------------------------------------------------------
                         slack                                -52.675    

Slack (VIOLATED) :        -50.548ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        69.825ns  (logic 40.376ns (57.824%)  route 29.449ns (42.176%))
  Logic Levels:           128  (CARRY4=37 LDCE=30 LUT3=30 LUT4=30 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.302    71.399    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.615 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           0.444    72.058    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_1_n_0
    SLICE_X27Y58         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X27Y58         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X27Y58         FDPE (Recov_fdpe_C_PRE)     -0.259    21.510    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_P
  -------------------------------------------------------------------
                         required time                         21.510    
                         arrival time                         -72.058    
  -------------------------------------------------------------------
                         slack                                -50.548    

Slack (VIOLATED) :        -50.335ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        69.580ns  (logic 40.376ns (58.029%)  route 29.204ns (41.971%))
  Logic Levels:           128  (CARRY4=37 LDCE=30 LUT3=30 LUT4=30 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.236    69.540    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X28Y59         LDCE (SetClr_ldce_CLR_Q)     0.665    70.205 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC/Q
                         net (fo=2, routed)           0.491    70.696    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_n_0
    SLICE_X28Y55         LUT3 (Prop_lut3_I1_O)        0.097    70.793 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    70.793    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[29]
    SLICE_X28Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    71.096 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[1]
                         net (fo=4, routed)           0.245    71.341    Diagram_7_Segment_Display_i/count_loader/U0/data0[30]
    SLICE_X27Y56         LUT4 (Prop_lut4_I0_O)        0.216    71.557 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.255    71.813    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_LDC_i_2_n_0
    SLICE_X27Y56         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.119    21.987    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X27Y56         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C/C
                         clock pessimism              0.086    22.072    
                         clock uncertainty           -0.302    21.770    
    SLICE_X27Y56         FDCE (Recov_fdce_C_CLR)     -0.293    21.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[30]_C
  -------------------------------------------------------------------
                         required time                         21.477    
                         arrival time                         -71.813    
  -------------------------------------------------------------------
                         slack                                -50.335    

Slack (VIOLATED) :        -48.236ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        67.515ns  (logic 39.095ns (57.906%)  route 28.420ns (42.094%))
  Logic Levels:           124  (CARRY4=36 LDCE=29 LUT3=29 LUT4=29 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.341    69.101    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.310 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.438    69.748    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_1_n_0
    SLICE_X31Y55         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.119    21.987    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X31Y55         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P/C
                         clock pessimism              0.086    22.072    
                         clock uncertainty           -0.302    21.770    
    SLICE_X31Y55         FDPE (Recov_fdpe_C_PRE)     -0.259    21.511    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_P
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                         -69.748    
  -------------------------------------------------------------------
                         slack                                -48.236    

Slack (VIOLATED) :        -48.175ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        67.419ns  (logic 39.095ns (57.988%)  route 28.324ns (42.012%))
  Logic Levels:           124  (CARRY4=36 LDCE=29 LUT3=29 LUT4=29 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.344    67.030    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y59         LDCE (SetClr_ldce_CLR_Q)     0.656    67.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC/Q
                         net (fo=2, routed)           0.535    68.221    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    68.318 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.318    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[28]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    68.602 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.602    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    68.759 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__6/O[0]
                         net (fo=4, routed)           0.335    69.095    Diagram_7_Segment_Display_i/count_loader/U0/data0[29]
    SLICE_X29Y58         LUT4 (Prop_lut4_I0_O)        0.209    69.304 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.348    69.652    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_LDC_i_2_n_0
    SLICE_X26Y59         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y59         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X26Y59         FDCE (Recov_fdce_C_CLR)     -0.293    21.476    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[29]_C
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -69.652    
  -------------------------------------------------------------------
                         slack                                -48.175    

Slack (VIOLATED) :        -45.607ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.887ns  (logic 37.692ns (58.089%)  route 27.195ns (41.911%))
  Logic Levels:           119  (CARRY4=34 LDCE=28 LUT3=28 LUT4=28 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           0.433    67.120    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_1_n_0
    SLICE_X28Y58         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X28Y58         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X28Y58         FDPE (Recov_fdpe_C_PRE)     -0.257    21.512    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_P
  -------------------------------------------------------------------
                         required time                         21.512    
                         arrival time                         -67.120    
  -------------------------------------------------------------------
                         slack                                -45.607    

Slack (VIOLATED) :        -45.584ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.827ns  (logic 37.692ns (58.142%)  route 27.135ns (41.858%))
  Logic Levels:           119  (CARRY4=34 LDCE=28 LUT3=28 LUT4=28 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 21.986 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.235    64.744    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X28Y55         LDCE (SetClr_ldce_CLR_Q)     0.665    65.409 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC/Q
                         net (fo=2, routed)           0.215    65.623    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    65.720 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    65.720    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[27]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    65.986 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[3]
                         net (fo=4, routed)           0.478    66.464    Diagram_7_Segment_Display_i/count_loader/U0/data0[28]
    SLICE_X28Y58         LUT4 (Prop_lut4_I0_O)        0.222    66.686 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.374    67.060    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_LDC_i_2_n_0
    SLICE_X29Y58         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.118    21.986    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X29Y58         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C/C
                         clock pessimism              0.086    22.071    
                         clock uncertainty           -0.302    21.769    
    SLICE_X29Y58         FDCE (Recov_fdce_C_CLR)     -0.293    21.476    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[28]_C
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -67.060    
  -------------------------------------------------------------------
                         slack                                -45.584    

Slack (VIOLATED) :        -43.606ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        62.850ns  (logic 36.442ns (57.983%)  route 26.408ns (42.017%))
  Logic Levels:           115  (CARRY4=33 LDCE=27 LUT3=27 LUT4=27 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.286    64.292    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.217    64.509 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.574    65.083    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_2_n_0
    SLICE_X26Y57         FDCE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.119    21.987    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X26Y57         FDCE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C/C
                         clock pessimism              0.086    22.072    
                         clock uncertainty           -0.302    21.770    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.293    21.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_C
  -------------------------------------------------------------------
                         required time                         21.477    
                         arrival time                         -65.083    
  -------------------------------------------------------------------
                         slack                                -43.606    

Slack (VIOLATED) :        -43.527ns  (required time - arrival time)
  Source:                 Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        62.805ns  (logic 36.442ns (58.024%)  route 26.363ns (41.976%))
  Logic Levels:           115  (CARRY4=33 LDCE=27 LUT3=27 LUT4=27 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 21.987 - 20.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     0.953 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.280     2.233    Diagram_7_Segment_Display_i/TTL_serial_0/U0/clk
    SLICE_X33Y49         FDPE                                         r  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDPE (Prop_fdpe_C_Q)         0.341     2.574 f  Diagram_7_Segment_Display_i/TTL_serial_0/U0/busy_reg/Q
                         net (fo=69, routed)          0.677     3.251    Diagram_7_Segment_Display_i/count_loader/U0/busy_in
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.097     3.348 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.251     3.599    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_i_2_n_0
    SLICE_X33Y48         LDCE (SetClr_ldce_CLR_Q)     0.656     4.255 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC/Q
                         net (fo=5, routed)           0.313     4.568    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[0]_LDC_n_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I1_O)        0.097     4.665 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_1/O
                         net (fo=2, routed)           0.215     4.880    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[0]
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.370     5.250 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[0]
                         net (fo=4, routed)           0.226     5.476    Diagram_7_Segment_Display_i/count_loader/U0/data0[1]
    SLICE_X26Y48         LUT4 (Prop_lut4_I0_O)        0.209     5.685 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.250     5.936    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_i_2_n_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.665     6.601 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC/Q
                         net (fo=2, routed)           0.500     7.101    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[1]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     7.198 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.198    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[1]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.501 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[1]
                         net (fo=4, routed)           0.575     8.075    Diagram_7_Segment_Display_i/count_loader/U0/data0[2]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.216     8.291 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.255     8.547    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_i_2_n_0
    SLICE_X31Y46         LDCE (SetClr_ldce_CLR_Q)     0.656     9.203 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC/Q
                         net (fo=2, routed)           0.527     9.730    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[2]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097     9.827 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.827    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.259 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[2]
                         net (fo=4, routed)           0.363    10.622    Diagram_7_Segment_Display_i/count_loader/U0/data0[3]
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.217    10.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.250    11.089    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_i_2_n_0
    SLICE_X26Y48         LDCE (SetClr_ldce_CLR_Q)     0.656    11.745 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC/Q
                         net (fo=2, routed)           0.324    12.069    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[3]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    12.166 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_3/O
                         net (fo=1, routed)           0.000    12.166    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    12.432 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/O[3]
                         net (fo=4, routed)           0.228    12.660    Diagram_7_Segment_Display_i/count_loader/U0/data0[4]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.222    12.882 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.234    13.116    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.665    13.781 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC/Q
                         net (fo=2, routed)           0.412    14.193    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[4]_LDC_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.097    14.290 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_i_2/O
                         net (fo=1, routed)           0.000    14.290    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[4]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    14.731 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[0]
                         net (fo=4, routed)           0.218    14.949    Diagram_7_Segment_Display_i/count_loader/U0/data0[5]
    SLICE_X29Y47         LUT4 (Prop_lut4_I0_O)        0.209    15.158 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.235    15.393    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_i_2_n_0
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    16.049 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC/Q
                         net (fo=2, routed)           0.397    16.446    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[5]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    16.543 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    16.543    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[5]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    16.846 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[1]
                         net (fo=4, routed)           0.449    17.295    Diagram_7_Segment_Display_i/count_loader/U0/data0[6]
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.216    17.511 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.231    17.742    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    18.398 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC/Q
                         net (fo=2, routed)           0.559    18.957    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[6]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    19.054 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.054    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    19.486 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[2]
                         net (fo=4, routed)           0.418    19.904    Diagram_7_Segment_Display_i/count_loader/U0/data0[7]
    SLICE_X29Y46         LUT4 (Prop_lut4_I0_O)        0.217    20.121 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    20.357    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.665    21.022 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC/Q
                         net (fo=2, routed)           0.431    21.454    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[7]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    21.551 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.551    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[7]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    21.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/O[3]
                         net (fo=4, routed)           0.438    22.255    Diagram_7_Segment_Display_i/count_loader/U0/data0[8]
    SLICE_X28Y44         LUT4 (Prop_lut4_I0_O)        0.222    22.477 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.234    22.710    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_i_2_n_0
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.656    23.366 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC/Q
                         net (fo=2, routed)           0.513    23.879    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[8]_LDC_n_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.097    23.976 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    23.976    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[8]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    24.260 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    24.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    24.418 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[0]
                         net (fo=4, routed)           0.212    24.630    Diagram_7_Segment_Display_i/count_loader/U0/data0[9]
    SLICE_X31Y49         LUT4 (Prop_lut4_I0_O)        0.209    24.839 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.231    25.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.665    25.735 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC/Q
                         net (fo=2, routed)           0.526    26.261    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[9]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    26.358 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    26.358    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[9]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    26.661 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[1]
                         net (fo=4, routed)           0.204    26.865    Diagram_7_Segment_Display_i/count_loader/U0/data0[10]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.216    27.081 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.232    27.313    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_i_2_n_0
    SLICE_X28Y50         LDCE (SetClr_ldce_CLR_Q)     0.665    27.978 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC/Q
                         net (fo=2, routed)           0.374    28.352    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[10]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    28.449 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    28.449    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[10]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    28.881 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[2]
                         net (fo=4, routed)           0.221    29.102    Diagram_7_Segment_Display_i/count_loader/U0/data0[11]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.217    29.319 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.254    29.573    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_i_2_n_0
    SLICE_X31Y50         LDCE (SetClr_ldce_CLR_Q)     0.656    30.229 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC/Q
                         net (fo=2, routed)           0.300    30.529    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[11]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    30.626 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.626    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[11]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    30.892 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/O[3]
                         net (fo=4, routed)           0.345    31.237    Diagram_7_Segment_Display_i/count_loader/U0/data0[12]
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.222    31.459 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.250    31.709    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_i_2_n_0
    SLICE_X29Y47         LDCE (SetClr_ldce_CLR_Q)     0.656    32.365 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC/Q
                         net (fo=2, routed)           0.323    32.689    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[12]_LDC_n_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.097    32.786 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    32.786    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[12]
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.070 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.070    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    33.227 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[0]
                         net (fo=4, routed)           0.232    33.459    Diagram_7_Segment_Display_i/count_loader/U0/data0[13]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.209    33.668 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.231    33.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_i_2_n_0
    SLICE_X29Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    34.555 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC/Q
                         net (fo=2, routed)           0.288    34.842    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[13]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    34.939 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    34.939    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[13]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    35.242 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[1]
                         net (fo=4, routed)           0.208    35.450    Diagram_7_Segment_Display_i/count_loader/U0/data0[14]
    SLICE_X30Y51         LUT4 (Prop_lut4_I0_O)        0.216    35.666 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.233    35.899    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_i_2_n_0
    SLICE_X28Y51         LDCE (SetClr_ldce_CLR_Q)     0.665    36.564 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC/Q
                         net (fo=2, routed)           0.374    36.938    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[14]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    37.035 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    37.035    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[14]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    37.467 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[2]
                         net (fo=4, routed)           0.211    37.678    Diagram_7_Segment_Display_i/count_loader/U0/data0[15]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.217    37.895 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.235    38.130    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_i_2_n_0
    SLICE_X31Y52         LDCE (SetClr_ldce_CLR_Q)     0.656    38.786 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC/Q
                         net (fo=2, routed)           0.292    39.077    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[15]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    39.174 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    39.174    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[15]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    39.440 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/O[3]
                         net (fo=4, routed)           0.303    39.743    Diagram_7_Segment_Display_i/count_loader/U0/data0[16]
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.222    39.965 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.361    40.326    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_i_2_n_0
    SLICE_X28Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    40.991 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC/Q
                         net (fo=2, routed)           0.222    41.213    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[16]_LDC_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.097    41.310 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    41.310    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[16]
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    41.594 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.594    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    41.751 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[0]
                         net (fo=4, routed)           0.224    41.975    Diagram_7_Segment_Display_i/count_loader/U0/data0[17]
    SLICE_X31Y53         LUT4 (Prop_lut4_I0_O)        0.209    42.184 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.232    42.417    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_i_2_n_0
    SLICE_X28Y53         LDCE (SetClr_ldce_CLR_Q)     0.665    43.082 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC/Q
                         net (fo=2, routed)           0.288    43.369    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[17]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    43.466 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    43.466    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[17]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    43.769 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[1]
                         net (fo=4, routed)           0.337    44.106    Diagram_7_Segment_Display_i/count_loader/U0/data0[18]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.216    44.322 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.362    44.684    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_i_2_n_0
    SLICE_X29Y53         LDCE (SetClr_ldce_CLR_Q)     0.656    45.340 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC/Q
                         net (fo=2, routed)           0.211    45.550    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[18]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    45.647 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    45.647    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[18]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    46.079 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[2]
                         net (fo=4, routed)           0.233    46.313    Diagram_7_Segment_Display_i/count_loader/U0/data0[19]
    SLICE_X27Y52         LUT4 (Prop_lut4_I0_O)        0.217    46.530 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.343    46.873    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_i_2_n_0
    SLICE_X30Y52         LDCE (SetClr_ldce_CLR_Q)     0.665    47.538 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC/Q
                         net (fo=2, routed)           0.300    47.838    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[19]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    47.935 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    47.935    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[19]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    48.201 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/O[3]
                         net (fo=4, routed)           0.227    48.428    Diagram_7_Segment_Display_i/count_loader/U0/data0[20]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.222    48.650 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.368    49.019    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_i_2_n_0
    SLICE_X26Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    49.675 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC/Q
                         net (fo=2, routed)           0.345    50.020    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[20]_LDC_n_0
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.097    50.117 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    50.117    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[20]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    50.401 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    50.401    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    50.558 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[0]
                         net (fo=4, routed)           0.230    50.788    Diagram_7_Segment_Display_i/count_loader/U0/data0[21]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.209    50.997 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.235    51.232    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_i_2_n_0
    SLICE_X27Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    51.888 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC/Q
                         net (fo=2, routed)           0.316    52.204    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[21]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    52.301 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    52.301    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[21]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    52.604 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[1]
                         net (fo=4, routed)           0.326    52.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[22]
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.216    53.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.234    53.379    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_i_2_n_0
    SLICE_X31Y56         LDCE (SetClr_ldce_CLR_Q)     0.656    54.035 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC/Q
                         net (fo=2, routed)           0.409    54.444    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[22]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    54.541 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.541    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[22]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    54.973 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[2]
                         net (fo=4, routed)           0.298    55.270    Diagram_7_Segment_Display_i/count_loader/U0/data0[23]
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.217    55.487 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.236    55.723    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_i_2_n_0
    SLICE_X29Y54         LDCE (SetClr_ldce_CLR_Q)     0.656    56.379 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC/Q
                         net (fo=2, routed)           0.211    56.590    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[23]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    56.687 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    56.687    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[23]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.266    56.953 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/O[3]
                         net (fo=4, routed)           0.329    57.282    Diagram_7_Segment_Display_i/count_loader/U0/data0[24]
    SLICE_X29Y56         LUT4 (Prop_lut4_I0_O)        0.222    57.504 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.329    57.833    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_i_2_n_0
    SLICE_X31Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    58.489 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC/Q
                         net (fo=2, routed)           0.428    58.917    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[24]_LDC_n_0
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.097    59.014 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    59.014    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[24]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    59.298 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    59.298    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    59.455 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[0]
                         net (fo=4, routed)           0.238    59.693    Diagram_7_Segment_Display_i/count_loader/U0/data0[25]
    SLICE_X26Y54         LUT4 (Prop_lut4_I0_O)        0.209    59.902 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.250    60.152    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_i_2_n_0
    SLICE_X28Y54         LDCE (SetClr_ldce_CLR_Q)     0.665    60.817 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC/Q
                         net (fo=2, routed)           0.373    61.190    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[25]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    61.287 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    61.287    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[25]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    61.590 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[1]
                         net (fo=4, routed)           0.338    61.929    Diagram_7_Segment_Display_i/count_loader/U0/data0[26]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.216    62.145 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.250    62.395    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_i_2_n_0
    SLICE_X27Y57         LDCE (SetClr_ldce_CLR_Q)     0.656    63.051 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC/Q
                         net (fo=2, routed)           0.427    63.477    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[26]_LDC_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.097    63.574 r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.574    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count[26]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    64.006 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count0_carry__5/O[2]
                         net (fo=4, routed)           0.451    64.457    Diagram_7_Segment_Display_i/count_loader/U0/data0[27]
    SLICE_X27Y57         LUT4 (Prop_lut4_I0_O)        0.217    64.674 f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.363    65.038    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_LDC_i_1_n_0
    SLICE_X29Y56         FDPE                                         f  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.795    20.795    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.867 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        1.119    21.987    Diagram_7_Segment_Display_i/count_loader/U0/clk
    SLICE_X29Y56         FDPE                                         r  Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P/C
                         clock pessimism              0.086    22.072    
                         clock uncertainty           -0.302    21.770    
    SLICE_X29Y56         FDPE (Recov_fdpe_C_PRE)     -0.259    21.511    Diagram_7_Segment_Display_i/count_loader/U0/clk_en_count_reg[27]_P
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                         -65.038    
  -------------------------------------------------------------------
                         slack                                -43.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X20Y15         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X20Y15         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X20Y15         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X20Y15         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X20Y15         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X20Y15         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X20Y15         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.263%)  route 0.178ns (55.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.556     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.141     1.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.178     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X18Y18         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.822     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X18Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.262     0.930    
    SLICE_X18Y18         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X21Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X21Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.651%)  route 0.182ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.558     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y16         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.182     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X21Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagram_7_Segment_Display_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagram_7_Segment_Display_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5573, routed)        0.824     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.262     0.932    
    SLICE_X21Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.657ns (24.016%)  route 2.079ns (75.984%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 35.386 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.605     5.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.132    35.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.297    35.683    
                         clock uncertainty           -0.035    35.647    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.293    35.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.354    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 29.877    

Slack (MET) :             29.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.657ns (24.016%)  route 2.079ns (75.984%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 35.386 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.605     5.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.132    35.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.297    35.683    
                         clock uncertainty           -0.035    35.647    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.293    35.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.354    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 29.877    

Slack (MET) :             29.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.657ns (24.016%)  route 2.079ns (75.984%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 35.386 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.605     5.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.132    35.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.297    35.683    
                         clock uncertainty           -0.035    35.647    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.293    35.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.354    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 29.877    

Slack (MET) :             29.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.657ns (24.016%)  route 2.079ns (75.984%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 35.386 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.605     5.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.132    35.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.297    35.683    
                         clock uncertainty           -0.035    35.647    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.293    35.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.354    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 29.877    

Slack (MET) :             29.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.657ns (24.016%)  route 2.079ns (75.984%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 35.386 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.605     5.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y35         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.132    35.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y35         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.297    35.683    
                         clock uncertainty           -0.035    35.647    
    SLICE_X15Y35         FDCE (Recov_fdce_C_CLR)     -0.293    35.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.354    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 29.877    

Slack (MET) :             29.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.657ns (24.940%)  route 1.977ns (75.060%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 35.385 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.504     5.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y33         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.131    35.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y33         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.297    35.682    
                         clock uncertainty           -0.035    35.646    
    SLICE_X15Y33         FDCE (Recov_fdce_C_CLR)     -0.293    35.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.353    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 29.977    

Slack (MET) :             30.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.657ns (25.852%)  route 1.884ns (74.148%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 35.385 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.131    35.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.297    35.682    
                         clock uncertainty           -0.035    35.646    
    SLICE_X14Y34         FDCE (Recov_fdce_C_CLR)     -0.293    35.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.353    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 30.070    

Slack (MET) :             30.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.657ns (25.852%)  route 1.884ns (74.148%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 35.385 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.131    35.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.297    35.682    
                         clock uncertainty           -0.035    35.646    
    SLICE_X14Y34         FDCE (Recov_fdce_C_CLR)     -0.293    35.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.353    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 30.070    

Slack (MET) :             30.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.657ns (25.852%)  route 1.884ns (74.148%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 35.385 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.131    35.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.297    35.682    
                         clock uncertainty           -0.035    35.646    
    SLICE_X14Y34         FDCE (Recov_fdce_C_CLR)     -0.293    35.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.353    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 30.070    

Slack (MET) :             30.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.657ns (25.852%)  route 1.884ns (74.148%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 35.385 - 33.000 ) 
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.386     1.386    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.277     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X20Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.361     3.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.149     4.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X16Y37         LUT4 (Prop_lut4_I0_O)        0.199     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.324     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.097     4.872 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y34         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.182    34.182    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.131    35.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y34         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.297    35.682    
                         clock uncertainty           -0.035    35.646    
    SLICE_X14Y34         FDCE (Recov_fdce_C_CLR)     -0.293    35.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.353    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 30.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.371     1.326    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.371     1.326    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y22          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.371     1.326    
    SLICE_X4Y22          FDPE (Remov_fdpe_C_PRE)     -0.071     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.116     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X4Y22          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.840     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.371     1.326    
    SLICE_X4Y22          FDPE (Remov_fdpe_C_PRE)     -0.071     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.170     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.371     1.327    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.170     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X4Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X4Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.371     1.327    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.170     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.371     1.327    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.170     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X4Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X4Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.371     1.327    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.170     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X4Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X4Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.371     1.327    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.713     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.575     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y22          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.170     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X4Y21          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.829     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.841     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X4Y21          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.371     1.327    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067     1.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.364    





