Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sun Dec  3 01:35:48 2017
| Host         : A205-36 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: accel0/ACL_SCLK_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: accel0/clkcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.609     -807.683                    144                  289        0.132        0.000                      0                  289        3.000        0.000                       0                   157  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
disp_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0   {0.000 35.000}       70.000          14.286          
sys_clk_pin            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
disp_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -8.609     -807.683                    144                  281        0.132        0.000                      0                  281        4.196        0.000                       0                   145  
  clkfbout_clk_wiz_0                                                                                                                                                    30.000        0.000                       0                     3  
sys_clk_pin                  7.404        0.000                      0                    8        0.239        0.000                      0                    8        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  disp_clk/inst/clk_in1
  To Clock:  disp_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         disp_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { disp_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          144  Failing Endpoints,  Worst Slack       -8.609ns,  Total Violation     -807.683ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.609ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.730ns  (logic 11.141ns (62.838%)  route 6.589ns (37.162%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 6.448 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[3]
                         net (fo=5, routed)           0.801    15.315    draw_mod/p_4_out_n_102
    SLICE_X55Y74         FDRE                                         r  draw_mod/aTarget_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.487     6.448    draw_mod/CLK
    SLICE_X55Y74         FDRE                                         r  draw_mod/aTarget_reg[1][3]/C
                         clock pessimism              0.506     6.954    
                         clock uncertainty           -0.208     6.746    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.040     6.706    draw_mod/aTarget_reg[1][3]
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -8.609    

Slack (VIOLATED) :        -8.583ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.687ns  (logic 11.141ns (62.990%)  route 6.546ns (37.010%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[7]
                         net (fo=5, routed)           0.759    15.273    draw_mod/p_4_out_n_98
    SLICE_X57Y74         FDRE                                         r  draw_mod/aWall_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.488     6.449    draw_mod/CLK
    SLICE_X57Y74         FDRE                                         r  draw_mod/aWall_reg[1][7]/C
                         clock pessimism              0.489     6.938    
                         clock uncertainty           -0.208     6.730    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)       -0.040     6.690    draw_mod/aWall_reg[1][7]
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                         -15.273    
  -------------------------------------------------------------------
                         slack                                 -8.583    

Slack (VIOLATED) :        -8.569ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.621ns  (logic 11.141ns (63.227%)  route 6.480ns (36.773%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[6]
                         net (fo=5, routed)           0.692    15.206    draw_mod/p_4_out_n_99
    SLICE_X57Y74         FDRE                                         r  draw_mod/aWall_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.488     6.449    draw_mod/CLK
    SLICE_X57Y74         FDRE                                         r  draw_mod/aWall_reg[1][6]/C
                         clock pessimism              0.489     6.938    
                         clock uncertainty           -0.208     6.730    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)       -0.093     6.637    draw_mod/aWall_reg[1][6]
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                         -15.206    
  -------------------------------------------------------------------
                         slack                                 -8.569    

Slack (VIOLATED) :        -8.543ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.652ns  (logic 11.141ns (63.116%)  route 6.511ns (36.884%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 6.453 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[10]
                         net (fo=5, routed)           0.723    15.237    draw_mod/p_4_out_n_95
    SLICE_X59Y75         FDRE                                         r  draw_mod/aTarget_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.492     6.453    draw_mod/CLK
    SLICE_X59Y75         FDRE                                         r  draw_mod/aTarget_reg[1][10]/C
                         clock pessimism              0.489     6.942    
                         clock uncertainty           -0.208     6.734    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)       -0.040     6.694    draw_mod/aTarget_reg[1][10]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 -8.543    

Slack (VIOLATED) :        -8.526ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aObstacle_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.632ns  (logic 11.141ns (63.185%)  route 6.491ns (36.815%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 6.451 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[0]
                         net (fo=5, routed)           0.704    15.218    draw_mod/p_4_out_n_105
    SLICE_X57Y76         FDRE                                         r  draw_mod/aObstacle_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.490     6.451    draw_mod/CLK
    SLICE_X57Y76         FDRE                                         r  draw_mod/aObstacle_reg[0][0]/C
                         clock pessimism              0.489     6.940    
                         clock uncertainty           -0.208     6.732    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)       -0.040     6.692    draw_mod/aObstacle_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.692    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 -8.526    

Slack (VIOLATED) :        -8.524ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.633ns  (logic 11.141ns (63.182%)  route 6.492ns (36.818%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 6.454 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[9]
                         net (fo=5, routed)           0.705    15.219    draw_mod/p_4_out_n_96
    SLICE_X57Y78         FDRE                                         r  draw_mod/aWall_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.493     6.454    draw_mod/CLK
    SLICE_X57Y78         FDRE                                         r  draw_mod/aWall_reg[1][9]/C
                         clock pessimism              0.489     6.943    
                         clock uncertainty           -0.208     6.735    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.040     6.695    draw_mod/aWall_reg[1][9]
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                         -15.219    
  -------------------------------------------------------------------
                         slack                                 -8.524    

Slack (VIOLATED) :        -8.517ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aObstacle_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.655ns  (logic 11.141ns (63.105%)  route 6.514ns (36.895%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 6.455 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[2]
                         net (fo=5, routed)           0.726    15.240    draw_mod/p_4_out_n_103
    SLICE_X58Y76         FDRE                                         r  draw_mod/aObstacle_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.494     6.455    draw_mod/CLK
    SLICE_X58Y76         FDRE                                         r  draw_mod/aObstacle_reg[0][2]/C
                         clock pessimism              0.489     6.944    
                         clock uncertainty           -0.208     6.736    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.013     6.723    draw_mod/aObstacle_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                         -15.240    
  -------------------------------------------------------------------
                         slack                                 -8.517    

Slack (VIOLATED) :        -8.442ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.494ns  (logic 11.141ns (63.686%)  route 6.353ns (36.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 6.449 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[1]
                         net (fo=5, routed)           0.566    15.079    draw_mod/p_4_out_n_104
    SLICE_X57Y74         FDRE                                         r  draw_mod/aWall_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.488     6.449    draw_mod/CLK
    SLICE_X57Y74         FDRE                                         r  draw_mod/aWall_reg[1][1]/C
                         clock pessimism              0.489     6.938    
                         clock uncertainty           -0.208     6.730    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)       -0.092     6.638    draw_mod/aWall_reg[1][1]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                 -8.442    

Slack (VIOLATED) :        -8.441ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.530ns  (logic 11.141ns (63.553%)  route 6.389ns (36.447%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 6.456 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[6]
                         net (fo=5, routed)           0.602    15.116    draw_mod/p_4_out_n_99
    SLICE_X59Y77         FDRE                                         r  draw_mod/aTarget_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.495     6.456    draw_mod/CLK
    SLICE_X59Y77         FDRE                                         r  draw_mod/aTarget_reg[0][6]/C
                         clock pessimism              0.489     6.945    
                         clock uncertainty           -0.208     6.737    
    SLICE_X59Y77         FDRE (Setup_fdre_C_D)       -0.062     6.675    draw_mod/aTarget_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.675    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 -8.441    

Slack (VIOLATED) :        -8.441ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.525ns  (logic 11.141ns (63.572%)  route 6.384ns (36.428%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 6.456 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.414ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.607    -2.414    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.958 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.655    -1.304    display/Q[2]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.124    -1.180 r  display/p_3_in_i_63/O
                         net (fo=1, routed)           0.478    -0.701    display/p_3_in_i_63_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.194 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.194    display/p_3_in_i_37_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.119 r  display/p_3_in_i_22/O[3]
                         net (fo=22, routed)          1.185     1.304    draw_mod/curr_y_reg[6][2]
    SLICE_X53Y76         LUT5 (Prop_lut5_I3_O)        0.306     1.610 r  draw_mod/p_3_in_i_81/O
                         net (fo=1, routed)           0.000     1.610    draw_mod/p_3_in_i_81_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.011 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.011    draw_mod/p_3_in_i_51_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  draw_mod/p_3_in_i_24/O[3]
                         net (fo=13, routed)          0.709     3.033    display/curr_y_reg[8]_0[3]
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.306     3.339 r  display/p_3_in_i_49/O
                         net (fo=1, routed)           0.000     3.339    display/p_3_in_i_49_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.830 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.478     4.307    display/p_3_in_i_23_n_2
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.329     4.636 r  display/p_3_in_i_20/O
                         net (fo=10, routed)          0.756     5.392    display/draw_mod/B[1]
    SLICE_X54Y76         LUT5 (Prop_lut5_I2_O)        0.124     5.516 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.516    display/p_3_in_i_35_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.049 r  display/p_3_in_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.049    display/p_3_in_i_18_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.372 r  display/p_3_in_i_16/O[1]
                         net (fo=4, routed)           1.004     7.376    display/p_3_in_i_16_n_6
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.306     7.682 r  display/p_3_in_i_5/O
                         net (fo=1, routed)           0.000     7.682    display/p_3_in_i_5_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.260 r  display/p_3_in_i_1/O[2]
                         net (fo=1, routed)           0.521     8.781    draw_mod/A[10]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.994 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.996    draw_mod/p_3_in_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.514 r  draw_mod/p_4_out/P[7]
                         net (fo=5, routed)           0.597    15.111    draw_mod/p_4_out_n_98
    SLICE_X59Y77         FDRE                                         r  draw_mod/aTarget_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.495     6.456    draw_mod/CLK
    SLICE_X59Y77         FDRE                                         r  draw_mod/aTarget_reg[0][7]/C
                         clock pessimism              0.489     6.945    
                         clock uncertainty           -0.208     6.737    
    SLICE_X59Y77         FDRE (Setup_fdre_C_D)       -0.067     6.670    draw_mod/aTarget_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.670    
                         arrival time                         -15.111    
  -------------------------------------------------------------------
                         slack                                 -8.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.402%)  route 0.273ns (56.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.554    -0.860    display/clk_out1
    SLICE_X46Y73         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.273    -0.423    display/vcount[9]
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.045    -0.378 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    display/curr_y[9]_i_1_n_0
    SLICE_X52Y74         FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.818    -1.293    display/clk_out1
    SLICE_X52Y74         FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.692    -0.601    
    SLICE_X52Y74         FDRE (Hold_fdre_C_D)         0.091    -0.510    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.259%)  route 0.288ns (60.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.553    -0.861    display/clk_out1
    SLICE_X51Y73         FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  display/vcount_reg[1]/Q
                         net (fo=10, routed)          0.133    -0.587    display/vcount[1]
    SLICE_X50Y73         LUT3 (Prop_lut3_I0_O)        0.045    -0.542 r  display/vcount[2]_i_1/O
                         net (fo=2, routed)           0.155    -0.387    display/vcount[2]_i_1_n_0
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.819    -1.292    display/clk_out1
    SLICE_X52Y73         FDRE                                         r  display/curr_y_reg[2]/C
                         clock pessimism              0.692    -0.600    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.072    -0.528    display/curr_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.852%)  route 0.290ns (58.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.553    -0.861    display/clk_out1
    SLICE_X50Y73         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  display/vcount_reg[5]/Q
                         net (fo=15, routed)          0.290    -0.407    display/vcount[5]
    SLICE_X55Y73         LUT3 (Prop_lut3_I0_O)        0.045    -0.362 r  display/curr_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    display/curr_y[6]_i_1_n_0
    SLICE_X55Y73         FDRE                                         r  display/curr_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.819    -1.292    display/clk_out1
    SLICE_X55Y73         FDRE                                         r  display/curr_y_reg[6]/C
                         clock pessimism              0.692    -0.600    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.092    -0.508    display/curr_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.016%)  route 0.345ns (70.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.562    -0.852    draw_mod/CLK
    SLICE_X47Y84         FDRE                                         r  draw_mod/draw_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  draw_mod/draw_b_reg[1]/Q
                         net (fo=1, routed)           0.345    -0.366    display/draw_b_reg[3][1]
    SLICE_X55Y98         FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835    -1.276    display/clk_out1
    SLICE_X55Y98         FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.070    -0.514    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.054%)  route 0.330ns (63.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.555    -0.859    display/clk_out1
    SLICE_X45Y75         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.330    -0.388    display/vcount[7]
    SLICE_X52Y72         LUT4 (Prop_lut4_I3_O)        0.045    -0.343 r  display/curr_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    display/curr_y[7]_i_1_n_0
    SLICE_X52Y72         FDRE                                         r  display/curr_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.821    -1.290    display/clk_out1
    SLICE_X52Y72         FDRE                                         r  display/curr_y_reg[7]/C
                         clock pessimism              0.692    -0.598    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.092    -0.506    display/curr_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.827%)  route 0.336ns (67.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561    -0.853    draw_mod/CLK
    SLICE_X50Y86         FDRE                                         r  draw_mod/draw_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  draw_mod/draw_g_reg[0]/Q
                         net (fo=1, routed)           0.336    -0.353    display/draw_g_reg[3][0]
    SLICE_X53Y95         FDRE                                         r  display/R_pix_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.834    -1.277    display/clk_out1
    SLICE_X53Y95         FDRE                                         r  display/R_pix_g_reg[0]/C
                         clock pessimism              0.692    -0.585    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.066    -0.519    display/R_pix_g_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.403%)  route 0.311ns (62.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.553    -0.861    display/clk_out1
    SLICE_X51Y73         FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  display/vcount_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.583    display/vcount[1]
    SLICE_X50Y73         LUT5 (Prop_lut5_I2_O)        0.045    -0.538 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.175    -0.364    display/curr_y0[4]
    SLICE_X55Y73         FDRE                                         r  display/curr_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.819    -1.292    display/clk_out1
    SLICE_X55Y73         FDRE                                         r  display/curr_y_reg[4]/C
                         clock pessimism              0.692    -0.600    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.070    -0.530    display/curr_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.015%)  route 0.313ns (59.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.553    -0.861    display/clk_out1
    SLICE_X50Y73         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  display/vcount_reg[5]/Q
                         net (fo=15, routed)          0.313    -0.384    display/vcount[5]
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    display/curr_y0[5]
    SLICE_X52Y72         FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.821    -1.290    display/clk_out1
    SLICE_X52Y72         FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.692    -0.598    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.092    -0.506    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.313%)  route 0.357ns (71.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.564    -0.850    draw_mod/CLK
    SLICE_X44Y84         FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.357    -0.352    display/draw_g_reg[3][1]
    SLICE_X54Y98         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835    -1.276    display/clk_out1
    SLICE_X54Y98         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.059    -0.525    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.914%)  route 0.350ns (68.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.560    -0.854    draw_mod/CLK
    SLICE_X50Y83         FDRE                                         r  draw_mod/draw_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  draw_mod/draw_b_reg[0]/Q
                         net (fo=1, routed)           0.350    -0.340    display/draw_b_reg[3][0]
    SLICE_X52Y97         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.835    -1.276    display/clk_out1
    SLICE_X52Y97         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.692    -0.584    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.070    -0.514    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y97     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X55Y98     display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y97     display/R_pix_b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y97     display/R_pix_b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y95     display/R_pix_g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X54Y98     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X54Y97     display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y97     display/R_pix_g_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y95     display/R_pix_g_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X41Y73     display/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y73     display/hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X41Y74     display/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X38Y74     display/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X38Y74     display/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X40Y74     display/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y74     display/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y74     display/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X40Y74     display/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y97     display/R_pix_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y97     display/R_pix_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y98     display/R_pix_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y98     display/R_pix_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y97     display/R_pix_b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y97     display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y97     display/R_pix_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y97     display/R_pix_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y95     display/R_pix_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y98     display/R_pix_g_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.842ns (32.195%)  route 1.773ns (67.805%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.421     3.903    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.419     4.322 f  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.898     5.220    accel0/clkcount_reg_n_0_[2]
    SLICE_X71Y77         LUT6 (Prop_lut6_I1_O)        0.299     5.519 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.875     6.395    accel0/clkcount[7]_i_2_n_0
    SLICE_X70Y77         LUT2 (Prop_lut2_I0_O)        0.124     6.519 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     6.519    accel0/p_0_in[6]
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.062    13.474    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism              0.408    13.881    
                         clock uncertainty           -0.035    13.846    
    SLICE_X70Y77         FDRE (Setup_fdre_C_D)        0.077    13.923    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.864ns (32.761%)  route 1.773ns (67.239%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.421     3.903    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.419     4.322 f  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.898     5.220    accel0/clkcount_reg_n_0_[2]
    SLICE_X71Y77         LUT6 (Prop_lut6_I1_O)        0.299     5.519 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.875     6.395    accel0/clkcount[7]_i_2_n_0
    SLICE_X70Y77         LUT3 (Prop_lut3_I1_O)        0.146     6.541 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     6.541    accel0/p_0_in[7]
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.062    13.474    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism              0.408    13.881    
                         clock uncertainty           -0.035    13.846    
    SLICE_X70Y77         FDRE (Setup_fdre_C_D)        0.118    13.964    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.642ns (40.166%)  route 0.956ns (59.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.421     3.903    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.518     4.421 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.956     5.378    accel0/clkcount_reg_n_0_[0]
    SLICE_X71Y77         LUT6 (Prop_lut6_I2_O)        0.124     5.502 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     5.502    accel0/p_0_in[5]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.062    13.474    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism              0.408    13.881    
                         clock uncertainty           -0.035    13.846    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.031    13.877    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.421     3.903    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.419     4.322 r  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.883     5.205    accel0/clkcount_reg_n_0_[2]
    SLICE_X71Y77         LUT3 (Prop_lut3_I2_O)        0.327     5.532 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     5.532    accel0/p_0_in[2]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.062    13.474    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism              0.430    13.903    
                         clock uncertainty           -0.035    13.868    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.075    13.943    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.743ns (51.504%)  route 0.700ns (48.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.421     3.903    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.419     4.322 r  accel0/clkcount_reg[4]/Q
                         net (fo=3, routed)           0.700     5.022    accel0/clkcount_reg_n_0_[4]
    SLICE_X71Y77         LUT5 (Prop_lut5_I4_O)        0.324     5.346 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     5.346    accel0/p_0_in[4]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.062    13.474    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism              0.430    13.903    
                         clock uncertainty           -0.035    13.868    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.075    13.943    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.642ns (47.891%)  route 0.699ns (52.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.421     3.903    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.518     4.421 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.699     5.120    accel0/clkcount_reg_n_0_[0]
    SLICE_X70Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.244 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     5.244    accel0/p_0_in[0]
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.062    13.474    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism              0.430    13.903    
                         clock uncertainty           -0.035    13.868    
    SLICE_X70Y77         FDRE (Setup_fdre_C_D)        0.081    13.949    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.549%)  route 0.666ns (53.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.421     3.903    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.456     4.359 r  accel0/clkcount_reg[3]/Q
                         net (fo=4, routed)           0.666     5.025    accel0/clkcount_reg_n_0_[3]
    SLICE_X71Y77         LUT4 (Prop_lut4_I3_O)        0.124     5.149 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     5.149    accel0/p_0_in[3]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.062    13.474    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism              0.430    13.903    
                         clock uncertainty           -0.035    13.868    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.031    13.899    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.851ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.642ns (57.293%)  route 0.479ns (42.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.421     3.903    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.518     4.421 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.479     4.900    accel0/clkcount_reg_n_0_[0]
    SLICE_X71Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.024 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     5.024    accel0/p_0_in[1]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.062    13.474    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism              0.408    13.881    
                         clock uncertainty           -0.035    13.846    
    SLICE_X71Y77         FDRE (Setup_fdre_C_D)        0.029    13.875    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  8.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.019     1.269    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.164     1.433 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.163     1.596    accel0/clkcount_reg_n_0_[6]
    SLICE_X70Y77         LUT3 (Prop_lut3_I0_O)        0.043     1.639 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.639    accel0/p_0_in[7]
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.191     1.629    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism             -0.360     1.269    
    SLICE_X70Y77         FDRE (Hold_fdre_C_D)         0.131     1.400    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.019     1.269    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.128     1.397 r  accel0/clkcount_reg[4]/Q
                         net (fo=3, routed)           0.115     1.512    accel0/clkcount_reg_n_0_[4]
    SLICE_X71Y77         LUT6 (Prop_lut6_I0_O)        0.098     1.610 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.610    accel0/p_0_in[5]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.191     1.629    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism             -0.360     1.269    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.092     1.361    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.019     1.269    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.164     1.433 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.163     1.596    accel0/clkcount_reg_n_0_[6]
    SLICE_X70Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.641 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.641    accel0/p_0_in[6]
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.191     1.629    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism             -0.360     1.269    
    SLICE_X70Y77         FDRE (Hold_fdre_C_D)         0.120     1.389    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.019     1.269    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141     1.410 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.179     1.589    accel0/clkcount_reg_n_0_[1]
    SLICE_X71Y77         LUT3 (Prop_lut3_I0_O)        0.042     1.631 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.631    accel0/p_0_in[2]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.191     1.629    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism             -0.360     1.269    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.107     1.376    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.019     1.269    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141     1.410 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.181     1.591    accel0/clkcount_reg_n_0_[1]
    SLICE_X71Y77         LUT5 (Prop_lut5_I1_O)        0.043     1.634 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.634    accel0/p_0_in[4]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.191     1.629    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism             -0.360     1.269    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.107     1.376    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.019     1.269    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141     1.410 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.179     1.589    accel0/clkcount_reg_n_0_[1]
    SLICE_X71Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.634 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.634    accel0/p_0_in[1]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.191     1.629    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism             -0.360     1.269    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.091     1.360    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.019     1.269    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDRE (Prop_fdre_C_Q)         0.141     1.410 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.181     1.591    accel0/clkcount_reg_n_0_[1]
    SLICE_X71Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.636 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.636    accel0/p_0_in[3]
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.191     1.629    accel0/clk
    SLICE_X71Y77         FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism             -0.360     1.269    
    SLICE_X71Y77         FDRE (Hold_fdre_C_D)         0.092     1.361    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.949%)  route 0.267ns (56.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.019     1.269    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDRE (Prop_fdre_C_Q)         0.164     1.433 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.267     1.700    accel0/clkcount_reg_n_0_[0]
    SLICE_X70Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.745 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.745    accel0/p_0_in[0]
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.191     1.629    accel0/clk
    SLICE_X70Y77         FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism             -0.360     1.269    
    SLICE_X70Y77         FDRE (Hold_fdre_C_D)         0.121     1.390    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y77  accel0/clkcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y77  accel0/clkcount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y77  accel0/clkcount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y77  accel0/clkcount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y77  accel0/clkcount_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y77  accel0/clkcount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y77  accel0/clkcount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y77  accel0/clkcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77  accel0/clkcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77  accel0/clkcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77  accel0/clkcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77  accel0/clkcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77  accel0/clkcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77  accel0/clkcount_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77  accel0/clkcount_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y77  accel0/clkcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y77  accel0/clkcount_reg[1]/C



