$date
	Thu Feb 20 17:27:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_file_tb $end
$var wire 32 ! RD2 [31:0] $end
$var wire 32 " RD1 [31:0] $end
$var reg 5 # A1 [4:0] $end
$var reg 5 $ A2 [4:0] $end
$var reg 5 % A3 [4:0] $end
$var reg 1 & CLK $end
$var reg 1 ' CLR $end
$var reg 32 ( WD3 [31:0] $end
$var reg 1 ) WE3 $end
$scope module uut $end
$var wire 5 * A1 [4:0] $end
$var wire 5 + A2 [4:0] $end
$var wire 5 , A3 [4:0] $end
$var wire 1 & CLK $end
$var wire 1 ' CLR $end
$var wire 32 - RD1 [31:0] $end
$var wire 32 . RD2 [31:0] $end
$var wire 32 / WD3 [31:0] $end
$var wire 1 ) WE3 $end
$scope begin init_regs $end
$var integer 32 0 i [31:0] $end
$upscope $end
$scope begin reset_cycle $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 1
b100000 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
1'
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
0'
1&
#10
0&
#15
b1010101111001101111011110000 (
b1010101111001101111011110000 /
1&
#20
0&
#25
1)
1&
#30
0&
#35
b1 %
b1 ,
1&
#40
0&
#45
b1010101111001101111011110000 "
b1010101111001101111011110000 -
b1 #
b1 *
1&
#50
0&
#55
b100 $
b100 +
b11111111111111111111111111111111 (
b11111111111111111111111111111111 /
b100 %
b100 ,
1&
#60
0&
#65
b11111111111111111111111111111111 !
b11111111111111111111111111111111 .
b0 "
b0 -
b10000 #
b10000 *
1&
#70
0&
#75
1&
