root@COproject:/home/vboxuser/proj/gem5/m5out# cat stats.txt

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.094077                       # Number of seconds simulated
sim_ticks                                 94076958000                       # Number of ticks simulated
final_tick                                94076958000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1392826                       # Simulator instruction rate (inst/s)
host_op_rate                                  2297925                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2926955371                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676748                       # Number of bytes of host memory used
host_seconds                                    32.14                       # Real time elapsed on the host
sim_insts                                    44767607                       # Number of instructions simulated
sim_ops                                      73858908                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1417536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1464768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1132992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1132992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            22149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17703                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17703                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             502057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15067834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15569891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        502057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           502057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12043247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12043247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12043247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            502057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15067834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             27613138                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998408                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428530                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        188153916                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767607                       # Number of instructions committed
system.cpu.committedOps                      73858908                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334925                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246113                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334925                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564264                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004152                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729338                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993571                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823176                       # number of memory refs
system.cpu.num_load_insts                    20998400                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  188153916                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689970                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851849     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997422     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858908                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.449231                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823184                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.548231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.449231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998924                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693381                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958483                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5814985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5814985                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26773468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26773468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26773468                       # number of overall hits
system.cpu.dcache.overall_hits::total        26773468                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39925                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9791                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        49716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          49716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        49716                       # number of overall misses
system.cpu.dcache.overall_misses::total         49716                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6088300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6088300000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1643986000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1643986000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7732286000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7732286000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7732286000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7732286000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823184                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823184                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823184                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001681                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001853                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001853                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 152493.425172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 152493.425172                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 167907.874579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 167907.874579                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 155529.125432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 155529.125432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 155529.125432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 155529.125432                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43941                       # number of writebacks
system.cpu.dcache.writebacks::total             43941                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39925                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39925                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9791                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9791                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        49716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        49716                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49716                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6048375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6048375000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1634195000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1634195000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7682570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7682570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7682570000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7682570000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001853                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 151493.425172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 151493.425172                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 166907.874579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 166907.874579                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 154529.125432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 154529.125432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 154529.125432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 154529.125432                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46501                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.215360                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               755                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78713.284768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.215360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857815                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427775                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427775                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427775                       # number of overall hits
system.cpu.icache.overall_hits::total        59427775                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          755                       # number of overall misses
system.cpu.icache.overall_misses::total           755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    143748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143748000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    143748000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143748000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    143748000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143748000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428530                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 190394.701987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 190394.701987                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 190394.701987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 190394.701987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 190394.701987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 190394.701987                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    142993000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142993000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    142993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    142993000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142993000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 189394.701987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 189394.701987                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 189394.701987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 189394.701987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 189394.701987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 189394.701987                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.571224                       # Cycle average of tags in use
system.l2.tags.total_refs                       97248                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26166                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.716579                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.732710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.890441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2029.948072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.991186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997838                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    804374                       # Number of tag accesses
system.l2.tags.data_accesses                   804374                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43941                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43941                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              2703                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2703                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                275                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   275                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21495                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21770                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21786                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                21770                       # number of overall hits
system.l2.overall_hits::total                   21786                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6813                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18430                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25243                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25982                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                739                       # number of overall misses
system.l2.overall_misses::cpu.data              25243                       # number of overall misses
system.l2.overall_misses::total                 25982                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1588237000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1588237000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    141688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    141688500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   5762781500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5762781500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     141688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7351018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7492707000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    141688500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7351018500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7492707000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          2703                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2703                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             47013                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47768                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            47013                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47768                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961202                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978808                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.461616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.461616                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.536937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.543921                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.536937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.543921                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 233118.596800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 233118.596800                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 191730.040595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 191730.040595                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 312684.834509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 312684.834509                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 191730.040595                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 291210.177079                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 288380.686629                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 191730.040595                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 291210.177079                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 288380.686629                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21910                       # number of writebacks
system.l2.writebacks::total                     21910                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6813                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18430                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25982                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25982                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1520107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1520107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    134298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5578481500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5578481500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    134298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   7098588500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7232887000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    134298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   7098588500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7232887000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.461616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461616                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.536937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.543921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.536937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.543921                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 223118.596800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 223118.596800                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 181730.040595                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 181730.040595                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 302684.834509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 302684.834509                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 181730.040595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 281210.177079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 278380.686629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 181730.040595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 281210.177079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 278380.686629                       # average overall mshr miss latency
system.l2.replacements                          24118                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2041.658607                       # Cycle average of tags in use
system.l3.tags.total_refs                       48697                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     42752                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.139058                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      590.750693                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        165.570273                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1285.337641                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.288452                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.080845                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.627606                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.996904                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1877                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    240844                       # Number of tag accesses
system.l3.tags.data_accesses                   240844                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21910                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21910                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 52                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data           3042                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3043                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                  3094                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3095                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    1                       # number of overall hits
system.l3.overall_hits::cpu.data                 3094                       # number of overall hits
system.l3.overall_hits::total                    3095                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6761                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6761                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          738                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        15388                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           16126                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               22149                       # number of demand (read+write) misses
system.l3.demand_misses::total                  22887                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                738                       # number of overall misses
system.l3.overall_misses::cpu.data              22149                       # number of overall misses
system.l3.overall_misses::total                 22887                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1444618000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1444618000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    126159000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5343810500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5469969500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     126159000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6788428500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6914587500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    126159000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6788428500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6914587500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21910                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21910                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6813                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6813                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        18430                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19169                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               739                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             25243                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25982                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              739                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            25243                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25982                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.992368                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.992368                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.998647                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.834943                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.841254                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.998647                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.877431                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.880879                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.998647                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.877431                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.880879                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 213669.279692                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 213669.279692                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 170947.154472                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 347271.282818                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 339201.878953                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 170947.154472                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 306489.164296                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 302118.560755                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 170947.154472                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 306489.164296                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 302118.560755                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                17703                       # number of writebacks
system.l3.writebacks::total                     17703                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          826                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           826                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6761                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6761                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          738                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        15388                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        16126                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          22149                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             22887                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         22149                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            22887                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1377008000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1377008000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    118779000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   5189930500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   5308709500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    118779000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6566938500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6685717500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    118779000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6566938500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6685717500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.992368                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.992368                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.998647                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.834943                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.841254                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.998647                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.877431                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.880879                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.998647                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.877431                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.880879                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 203669.279692                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 203669.279692                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 160947.154472                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 337271.282818                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 329201.878953                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 160947.154472                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 296489.164296                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 292118.560755                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 160947.154472                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 296489.164296                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 292118.560755                       # average overall mshr miss latency
system.l3.replacements                          40704                       # number of replacements
system.membus.snoop_filter.tot_requests         43170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        20283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16126                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17703                       # Transaction distribution
system.membus.trans_dist::CleanEvict              978                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6761                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6761                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16126                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        64455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        64455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  64455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2597760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2597760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2597760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22887                       # Request fanout histogram
system.membus.reqLayer2.occupancy           113999000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          114448000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        97277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        49509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          21945                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        21945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65851                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27617                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39925                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       145933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                147748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5821056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5888896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46967                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1402240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            97438                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.225230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.417736                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75492     77.48%     77.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21946     22.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              97438                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           92884500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1132500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71871000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        49523                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        23541                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          22849                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        22849                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  94076958000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19169                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        39613                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           24632                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6813                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6813                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19169                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        75505                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3065088                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           40704                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1132992                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            66686                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.342636                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.474594                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  43837     65.74%     65.74% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  22849     34.26%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              66686                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           46671500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          38973000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------