TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Tue Nov 13 18:08:07 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'control_disparo:inst|EA[0]'
 12. Slow Model Setup: 'ifclk'
 13. Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'control_disparo:inst|EA[0]'
 15. Slow Model Hold: 'ifclk'
 16. Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'
 17. Slow Model Recovery: 'ifclk'
 18. Slow Model Removal: 'ifclk'
 19. Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'
 20. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'ifclk'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'ifclk'
 32. Fast Model Setup: 'control_disparo:inst|EA[0]'
 33. Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'
 34. Fast Model Hold: 'control_disparo:inst|EA[0]'
 35. Fast Model Hold: 'ifclk'
 36. Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'
 37. Fast Model Recovery: 'ifclk'
 38. Fast Model Removal: 'ifclk'
 39. Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'
 40. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 41. Fast Model Minimum Pulse Width: 'ifclk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|EA[0]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|EA[0] }        ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst1|altpll_component|pll|clk[0] ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[0] } ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 122.64 MHz ; 122.64 MHz      ; ifclk                             ;      ;
; 178.6 MHz  ; 178.6 MHz       ; control_disparo:inst|EA[0]        ;      ;
; 213.45 MHz ; 213.45 MHz      ; inst1|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -4.599 ; -1953.109     ;
; ifclk                             ; -4.427 ; -8.740        ;
; inst1|altpll_component|pll|clk[0] ; -1.764 ; -17.391       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -0.172 ; -0.332        ;
; ifclk                             ; 0.445  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 7.690 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.594 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -2.064 ; -2044.984     ;
; inst1|altpll_component|pll|clk[0] ; 3.888  ; 0.000         ;
; ifclk                             ; 7.852  ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.089      ; 5.648      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.599 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.666      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.098      ; 5.653      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.671      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.637      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.580 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.115      ; 5.655      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_we_reg         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.103      ; 5.630      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg1   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg2   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg3   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg4   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg5   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg6   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg7   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg8   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg9   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg10  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg11  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.121      ; 5.648      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.098      ; 5.610      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.628      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.089      ; 5.447      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.398 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.107      ; 5.465      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.084      ; 5.440      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.102      ; 5.458      ;
; -4.394 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.116      ; 5.470      ;
; -4.394 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.098      ; 5.452      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -4.427 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 3.231      ;
; -4.357 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 3.161      ;
; -4.313 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 3.117      ;
; -4.254 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 3.058      ;
; -4.134 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.236     ; 2.937      ;
; -4.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.877      ;
; -4.069 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.873      ;
; -4.067 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.871      ;
; -3.896 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.700      ;
; -3.821 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.625      ;
; -3.772 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.576      ;
; -3.721 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.525      ;
; -3.663 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.467      ;
; -3.551 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -1.235     ; 2.355      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.679 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 8.185      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 8.191      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.699 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 8.173      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.722 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 8.156      ;
; 12.870 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.077      ; 8.000      ;
; 12.887 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 7.974      ;
; 12.895 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.974      ;
; 12.919 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.082      ; 7.956      ;
; 13.050 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.074      ; 7.817      ;
; 13.067 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 7.791      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.071 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.811      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg0   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg1   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg2   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg3   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg4   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg5   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg6   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg7   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg8   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg9   ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.812      ;
; 13.075 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.073      ; 7.791      ;
; 13.078 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.077      ; 7.792      ;
; 13.088 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.094      ; 7.799      ;
; 13.088 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.094      ; 7.799      ;
; 13.088 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.094      ; 7.799      ;
; 13.088 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.094      ; 7.799      ;
; 13.088 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.094      ; 7.799      ;
; 13.088 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.094      ; 7.799      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.764 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 2.155      ;
; -1.764 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 2.155      ;
; -1.532 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.923      ;
; -1.532 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.923      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.447 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.075      ; 1.838      ;
; -1.072 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.076      ; 1.464      ;
; -1.072 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; 0.076      ; 1.464      ;
; 5.314  ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.723      ;
; 5.358  ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.679      ;
; 5.565  ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.472      ;
; 5.568  ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.469      ;
; 5.602  ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.435      ;
; 5.652  ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.385      ;
; 5.701  ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.336      ;
; 5.963  ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.074      ;
; 5.978  ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 4.059      ;
; 6.431  ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.606      ;
; 6.462  ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.575      ;
; 6.507  ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.530      ;
; 6.711  ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.326      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.756  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.281      ;
; 6.850  ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.187      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.010  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 3.027      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.109  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.928      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.172  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.865      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.225  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 2.811      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.288  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.749      ;
; 7.317  ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.720      ;
; 7.362  ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.675      ;
; 7.376  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.661      ;
; 7.376  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.661      ;
; 7.376  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.661      ;
; 7.376  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.661      ;
; 7.376  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.661      ;
; 7.376  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 2.661      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.172 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 1.349      ;
; -0.160 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 1.361      ;
; 0.029  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 1.550      ;
; 0.152  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 1.673      ;
; 0.215  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 1.736      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.465  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 1.986      ;
; 0.501  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 2.022      ;
; 0.627  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.632  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.638  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.639  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.641  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.649  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.652  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.658  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.667  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 2.188      ;
; 0.668  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 2.189      ;
; 0.767  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.782  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.864  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 2.385      ;
; 0.887  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.173      ;
; 0.888  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.174      ;
; 0.889  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.175      ;
; 0.898  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.184      ;
; 0.935  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.221      ;
; 0.954  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 2.475      ;
; 0.960  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.966  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.252      ;
; 0.968  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.988  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.274      ;
; 0.989  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.275      ;
; 0.990  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.276      ;
; 0.994  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.280      ;
; 0.995  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.281      ;
; 1.003  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.289      ;
; 1.008  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.009  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 2.530      ;
; 1.011  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.297      ;
; 1.018  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.304      ;
; 1.019  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.305      ;
; 1.022  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.024  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.310      ;
; 1.030  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.316      ;
; 1.033  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.319      ;
; 1.034  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.320      ;
; 1.046  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.332      ;
; 1.054  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.340      ;
; 1.055  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.341      ;
; 1.096  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.382      ;
; 1.098  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.113      ; 1.461      ;
; 1.103  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.107      ; 1.460      ;
; 1.103  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.115      ; 1.468      ;
; 1.109  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.395      ;
; 1.127  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.113      ; 1.490      ;
; 1.133  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.113      ; 1.496      ;
; 1.137  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 2.658      ;
; 1.144  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.430      ;
; 1.154  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.440      ;
; 1.172  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.113      ; 1.535      ;
; 1.181  ; control_disparo:inst|dataOut[4]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 0.139      ; 1.070      ;
; 1.196  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.113      ; 1.559      ;
; 1.196  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.200  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.202  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; -0.002     ; 1.486      ;
; 1.213  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 1.235      ; 2.734      ;
; 1.214  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.500      ;
; 1.218  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.504      ;
; 1.218  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.504      ;
; 1.233  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.246  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.254  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.255  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.541      ;
; 1.274  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.560      ;
; 1.330  ; control_disparo:inst|dataOut[0]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; -0.013     ; 1.067      ;
; 1.358  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.644      ;
; 1.368  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 1.654      ;
; 1.383  ; control_disparo:inst|dataOut[9]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; -0.008     ; 1.125      ;
; 1.392  ; control_disparo:inst|dataOut[5]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; -0.006     ; 1.136      ;
; 1.393  ; control_disparo:inst|dataOut[9]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; -0.006     ; 1.137      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.615 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.901      ;
; 0.624 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.910      ;
; 0.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.920      ;
; 0.643 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.929      ;
; 0.765 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.051      ;
; 0.774 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.060      ;
; 0.781 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.067      ;
; 0.784 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.070      ;
; 0.798 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.084      ;
; 0.888 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.174      ;
; 0.897 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.183      ;
; 0.906 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.192      ;
; 0.938 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.224      ;
; 0.939 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.225      ;
; 0.943 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.229      ;
; 0.944 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.230      ;
; 0.974 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.260      ;
; 0.986 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.272      ;
; 0.997 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.283      ;
; 1.013 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.299      ;
; 1.108 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.394      ;
; 1.133 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.419      ;
; 1.136 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 1.465      ;
; 1.147 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.432      ;
; 1.207 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.493      ;
; 1.218 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.504      ;
; 1.253 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.539      ;
; 1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.574      ;
; 1.306 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.592      ;
; 1.324 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                              ; ifclk        ; ifclk       ; 0.000        ; 0.003      ; 1.613      ;
; 1.333 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.619      ;
; 1.361 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.646      ;
; 1.432 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.718      ;
; 1.433 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg0  ; ifclk        ; ifclk       ; 0.000        ; 0.081      ; 1.764      ;
; 1.436 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg6   ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 1.763      ;
; 1.437 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg6  ; ifclk        ; ifclk       ; 0.000        ; 0.081      ; 1.768      ;
; 1.442 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.728      ;
; 1.458 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg1   ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 1.785      ;
; 1.458 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.744      ;
; 1.480 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.766      ;
; 1.486 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg4   ; ifclk        ; ifclk       ; 0.000        ; 0.075      ; 1.811      ;
; 1.489 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.082      ; 1.821      ;
; 1.518 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.069      ; 1.837      ;
; 1.519 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.804      ;
; 1.522 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.808      ;
; 1.523 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg4   ; ifclk        ; ifclk       ; 0.000        ; 0.070      ; 1.843      ;
; 1.527 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg4   ; ifclk        ; ifclk       ; 0.000        ; 0.061      ; 1.838      ;
; 1.528 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.814      ;
; 1.529 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.814      ;
; 1.543 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.829      ;
; 1.552 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.838      ;
; 1.591 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                              ; ifclk        ; ifclk       ; 0.000        ; 0.003      ; 1.880      ;
; 1.596 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.882      ;
; 1.609 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.894      ;
; 1.610 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.895      ;
; 1.613 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.898      ;
; 1.614 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.900      ;
; 1.646 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                              ; ifclk        ; ifclk       ; 0.000        ; 0.003      ; 1.935      ;
; 1.662 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                              ; ifclk        ; ifclk       ; 0.000        ; 0.003      ; 1.951      ;
; 1.682 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.968      ;
; 1.684 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.970      ;
; 1.707 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.993      ;
; 1.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.996      ;
; 1.713 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.999      ;
; 1.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 2.002      ;
; 1.729 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 2.056      ;
; 1.744 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.084      ; 2.078      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.071      ; 2.087      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg0  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg1  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg5  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg6  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg7  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg8  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg9  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg10 ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.766 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 2.095      ;
; 1.768 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.081      ; 2.099      ;
; 1.780 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg2   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 2.093      ;
; 1.780 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 2.065      ;
; 1.781 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.084      ; 2.115      ;
; 1.782 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg6  ; ifclk        ; ifclk       ; 0.000        ; 0.084      ; 2.116      ;
; 1.785 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk        ; ifclk       ; 0.000        ; 0.071      ; 2.106      ;
; 1.786 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg5  ; ifclk        ; ifclk       ; 0.000        ; 0.081      ; 2.117      ;
; 1.786 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk        ; ifclk       ; 0.000        ; 0.081      ; 2.117      ;
; 1.787 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg0   ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 2.114      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.632 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[2]~0       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.782 ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.790 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[2]~3       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.825 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.464      ;
; 0.825 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.464      ;
; 0.844 ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.129      ;
; 0.844 ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.129      ;
; 0.938 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.224      ;
; 0.980 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.267      ;
; 0.985 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.271      ;
; 1.020 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.306      ;
; 1.020 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.306      ;
; 1.022 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.022 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.308      ;
; 1.023 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.309      ;
; 1.024 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[2]~3       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.310      ;
; 1.048 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.334      ;
; 1.183 ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.468      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.200 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.838      ;
; 1.220 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.220 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.858      ;
; 1.223 ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.509      ;
; 1.285 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.923      ;
; 1.285 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.923      ;
; 1.412 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.412 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.698      ;
; 1.413 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.699      ;
; 1.453 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.739      ;
; 1.453 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.739      ;
; 1.455 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.741      ;
; 1.456 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.742      ;
; 1.490 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.776      ;
; 1.492 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.778      ;
; 1.493 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.779      ;
; 1.518 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.804      ;
; 1.533 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.819      ;
; 1.533 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.819      ;
; 1.535 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.572 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.858      ;
; 1.573 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.859      ;
; 1.598 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.884      ;
; 1.613 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.899      ;
; 1.630 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.916      ;
; 1.652 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.938      ;
; 1.678 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.964      ;
; 1.693 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.979      ;
; 1.707 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.993      ;
; 1.710 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.996      ;
; 1.721 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.725 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.732 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.018      ;
; 1.747 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.033      ;
; 1.787 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.073      ;
; 1.790 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.076      ;
; 1.810 ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.096      ;
; 1.815 ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.101      ;
; 1.827 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.113      ;
; 1.857 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.143      ;
; 1.867 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.153      ;
; 1.867 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.153      ;
; 1.873 ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.159      ;
; 1.878 ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.164      ;
; 1.899 ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.185      ;
; 1.906 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.192      ;
; 1.907 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.193      ;
; 1.927 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.213      ;
; 1.947 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.233      ;
; 1.962 ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.248      ;
; 1.972 ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.258      ;
; 1.977 ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.263      ;
; 1.986 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.272      ;
; 2.027 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.313      ;
; 2.058 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.344      ;
; 2.061 ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.347      ;
; 2.064 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.350      ;
; 2.066 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.352      ;
; 2.108 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.394      ;
; 2.226 ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.512      ;
; 2.231 ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.517      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.002      ; 2.767      ;
; 7.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.002      ; 2.767      ;
; 8.461 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.994      ;
; 8.461 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.994      ;
; 8.461 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.994      ;
; 8.461 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.994      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.983      ;
; 8.991 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.464      ;
; 8.991 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.464      ;
; 8.991 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.464      ;
; 8.991 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.464      ;
; 8.991 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.464      ;
; 8.991 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.464      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.464      ;
; 11.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.464      ;
; 11.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.464      ;
; 11.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.464      ;
; 11.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.464      ;
; 11.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.464      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.113 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.983      ;
; 12.124 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.994      ;
; 12.124 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.994      ;
; 12.124 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.994      ;
; 12.124 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.994      ;
; 12.895 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.002      ; 2.767      ;
; 12.895 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.002      ; 2.767      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~0                  ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~1                  ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~2                  ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~3                  ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~4                  ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~5                  ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 3.888 ; 4.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~0                  ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~1                  ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~2                  ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~3                  ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~4                  ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~5                  ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 3.889 ; 5.000        ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~0|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~1|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~2|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~3|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~4|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~5|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~0|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~1|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~2|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~3|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~4|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~5|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 4.806  ; 4.806  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 3.572  ; 3.572  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 4.138  ; 4.138  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 4.209  ; 4.209  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 4.080  ; 4.080  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 4.778  ; 4.778  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 3.619  ; 3.619  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 4.750  ; 4.750  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 4.347  ; 4.347  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 3.944  ; 3.944  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 4.628  ; 4.628  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 4.806  ; 4.806  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 4.629  ; 4.629  ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 11.825 ; 11.825 ; Rise       ; ifclk                             ;
; IO_E1        ; ifclk                      ; 9.440  ; 9.440  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E3        ; ifclk                      ; 9.602  ; 9.602  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -2.781 ; -2.781 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -2.781 ; -2.781 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -3.347 ; -3.347 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -3.408 ; -3.408 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -3.279 ; -3.279 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -3.977 ; -3.977 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -2.828 ; -2.828 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -3.959 ; -3.959 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -3.546 ; -3.546 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -3.135 ; -3.135 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -3.837 ; -3.837 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -3.810 ; -3.810 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -3.633 ; -3.633 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -6.465 ; -6.465 ; Rise       ; ifclk                             ;
; IO_E1        ; ifclk                      ; -6.907 ; -6.907 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E3        ; ifclk                      ; -6.980 ; -6.980 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ;        ; 6.836  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 6.537  ;        ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 6.836  ;        ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;        ; 6.537  ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 11.898 ; 11.898 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 11.373 ; 11.373 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 11.565 ; 11.565 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 10.889 ; 10.889 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 11.015 ; 11.015 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 10.531 ; 10.531 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 11.694 ; 11.694 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 9.636  ; 9.636  ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 10.412 ; 10.412 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 11.446 ; 11.446 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 11.837 ; 11.837 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 11.578 ; 11.578 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 11.898 ; 11.898 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 10.589 ; 10.589 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 9.818  ; 9.818  ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 10.868 ; 10.868 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 10.318 ; 10.318 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 7.083  ; 7.083  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 6.827  ; 6.827  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ;       ; 6.836 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 6.537 ;       ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 6.836 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 6.537 ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 8.364 ; 8.364 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 9.713 ; 9.713 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 9.748 ; 9.748 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 9.221 ; 9.221 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 8.941 ; 8.941 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 8.684 ; 8.684 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 8.681 ; 8.681 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 8.364 ; 8.364 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 8.373 ; 8.373 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 9.288 ; 9.288 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 8.689 ; 8.689 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 9.332 ; 9.332 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 9.289 ; 9.289 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 8.947 ; 8.947 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 8.634 ; 8.634 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 9.325 ; 9.325 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 8.960 ; 8.960 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 7.083 ; 7.083 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 6.827 ; 6.827 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 2.886 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -1.621 ; -3.189        ;
; control_disparo:inst|EA[0]        ; -1.457 ; -513.981      ;
; inst1|altpll_component|pll|clk[0] ; -0.975 ; -11.002       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; control_disparo:inst|EA[0]        ; 0.031 ; 0.000         ;
; ifclk                             ; 0.215 ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-----------------------------------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.189 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.000 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -1.880 ; -1856.800     ;
; inst1|altpll_component|pll|clk[0] ; 3.999  ; 0.000         ;
; ifclk                             ; 8.036  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.621 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.255      ;
; -1.576 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.210      ;
; -1.568 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.202      ;
; -1.527 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.161      ;
; -1.496 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.400     ; 1.129      ;
; -1.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.116      ;
; -1.465 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.099      ;
; -1.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.087      ;
; -1.412 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.046      ;
; -1.400 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.034      ;
; -1.385 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 1.019      ;
; -1.358 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 0.992      ;
; -1.330 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 0.964      ;
; -1.281 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.399     ; 0.915      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.060      ; 3.392      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.501 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 3.398      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.515 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.383      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.535 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 3.368      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.671 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 3.236      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg0   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg1   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg2   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg3   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg4   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg5   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg6   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg7   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg8   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg9   ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.676 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.234      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.690 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.080      ; 3.222      ;
; 17.717 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 3.179      ;
; 17.724 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.057      ; 3.165      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.018     ; 2.438      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.062      ; 2.351      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.290 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.353      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.069      ; 2.356      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.358      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.068      ; 2.342      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.275 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.070      ; 2.344      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_we_reg         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.073      ; 2.331      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg1   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg2   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg3   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg4   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg5   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg6   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg7   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg8   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg9   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg10  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg11  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.075      ; 2.333      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.069      ; 2.326      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
; -1.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.071      ; 2.328      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.975 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.292     ; 0.857      ;
; -0.975 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.292     ; 0.857      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.934 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.293     ; 0.815      ;
; -0.889 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.292     ; 0.771      ;
; -0.889 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.292     ; 0.771      ;
; -0.732 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.292     ; 0.614      ;
; -0.732 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.001        ; -0.292     ; 0.614      ;
; 8.305  ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.727      ;
; 8.318  ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.714      ;
; 8.384  ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.648      ;
; 8.389  ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.643      ;
; 8.406  ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.626      ;
; 8.416  ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.616      ;
; 8.433  ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.599      ;
; 8.516  ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.515      ;
; 8.520  ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.512      ;
; 8.672  ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.360      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.704  ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.327      ;
; 8.707  ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.325      ;
; 8.717  ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.315      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.784  ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.247      ;
; 8.791  ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.241      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.827  ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.000      ; 1.204      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.829  ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.201      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.831  ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.199      ;
; 8.835  ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; 0.001      ; 1.197      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.846  ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.184      ;
; 8.899  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.131      ;
; 8.899  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.131      ;
; 8.899  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.131      ;
; 8.899  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.131      ;
; 8.899  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.131      ;
; 8.899  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.131      ;
; 8.899  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.131      ;
; 8.899  ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 9.999        ; -0.001     ; 1.131      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.582      ;
; 0.036 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.587      ;
; 0.102 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.653      ;
; 0.132 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.683      ;
; 0.148 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.699      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.244 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.255 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.258 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.274 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.825      ;
; 0.285 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.836      ;
; 0.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.296 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.313 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.864      ;
; 0.340 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.891      ;
; 0.341 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.341 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.342 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.494      ;
; 0.355 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.361 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.918      ;
; 0.368 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.387 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.390 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.941      ;
; 0.393 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.400 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.552      ;
; 0.406 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.558      ;
; 0.409 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.069      ; 0.616      ;
; 0.411 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg2 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.071      ; 0.620      ;
; 0.412 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg0 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.064      ; 0.614      ;
; 0.414 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.566      ;
; 0.427 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.069      ; 0.634      ;
; 0.430 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.069      ; 0.637      ;
; 0.431 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 0.982      ;
; 0.434 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.437 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.442 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.594      ;
; 0.446 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.451 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.603      ;
; 0.452 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.604      ;
; 0.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.454 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.069      ; 0.661      ;
; 0.460 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.612      ;
; 0.464 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; -0.002     ; 0.614      ;
; 0.466 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.618      ;
; 0.469 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.621      ;
; 0.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.069      ; 0.680      ;
; 0.481 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 1.032      ;
; 0.485 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.637      ;
; 0.497 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.399      ; 1.048      ;
; 0.513 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.538 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.542 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.067      ; 0.747      ;
; 0.542 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.548 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg5 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.549 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg5 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.077      ; 0.764      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.390      ;
; 0.243 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.249 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.403      ;
; 0.288 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.440      ;
; 0.292 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.445      ;
; 0.312 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.464      ;
; 0.324 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.476      ;
; 0.341 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.493      ;
; 0.362 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.515      ;
; 0.368 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                     ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.525      ;
; 0.390 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.542      ;
; 0.394 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.546      ;
; 0.413 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.565      ;
; 0.416 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.621      ;
; 0.428 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.580      ;
; 0.433 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.584      ;
; 0.442 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.594      ;
; 0.453 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.605      ;
; 0.459 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.611      ;
; 0.491 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.643      ;
; 0.505 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.657      ;
; 0.510 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.662      ;
; 0.521 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.673      ;
; 0.528 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg6   ; ifclk        ; ifclk       ; 0.000        ; 0.064      ; 0.730      ;
; 0.529 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg6  ; ifclk        ; ifclk       ; 0.000        ; 0.068      ; 0.735      ;
; 0.532 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg0  ; ifclk        ; ifclk       ; 0.000        ; 0.068      ; 0.738      ;
; 0.533 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.685      ;
; 0.538 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                              ; ifclk        ; ifclk       ; 0.000        ; 0.002      ; 0.692      ;
; 0.538 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.690      ;
; 0.541 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.693      ;
; 0.541 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.693      ;
; 0.544 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg1   ; ifclk        ; ifclk       ; 0.000        ; 0.064      ; 0.746      ;
; 0.549 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.070      ; 0.757      ;
; 0.554 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg4   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.755      ;
; 0.555 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.707      ;
; 0.562 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.713      ;
; 0.566 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.718      ;
; 0.571 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.724      ;
; 0.578 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.058      ; 0.774      ;
; 0.588 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg4   ; ifclk        ; ifclk       ; 0.000        ; 0.058      ; 0.784      ;
; 0.589 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg4   ; ifclk        ; ifclk       ; 0.000        ; 0.052      ; 0.779      ;
; 0.594 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.745      ;
; 0.598 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.750      ;
; 0.610 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.762      ;
; 0.615 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.767      ;
; 0.630 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.782      ;
; 0.631 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.782      ;
; 0.632 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.784      ;
; 0.632 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                                ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.784      ;
; 0.635 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                              ; ifclk        ; ifclk       ; 0.000        ; 0.002      ; 0.789      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg0  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg1  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg5  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg6  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg7  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg8  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg9  ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg10 ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg11 ; ifclk        ; ifclk       ; 0.000        ; 0.067      ; 0.845      ;
; 0.645 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.071      ; 0.854      ;
; 0.646 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.798      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg0   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg1   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg2   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg3   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg4   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg5   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg6   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg7   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg8   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg9   ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg10  ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.647 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.848      ;
; 0.651 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.068      ; 0.857      ;
; 0.654 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg6  ; ifclk        ; ifclk       ; 0.000        ; 0.071      ; 0.863      ;
; 0.654 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.059      ; 0.851      ;
; 0.657 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                              ; ifclk        ; ifclk       ; 0.000        ; 0.002      ; 0.811      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.265 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[2]~0       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.417      ;
; 0.297 ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.449      ;
; 0.299 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[2]~3       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.451      ;
; 0.339 ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.492      ;
; 0.362 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.374 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[2]~3       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.397 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.550      ;
; 0.455 ; control_disparo:inst|EA[2]~5       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.607      ;
; 0.460 ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.612      ;
; 0.500 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.514 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.536 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.549 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.702      ;
; 0.558 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.559 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.711      ;
; 0.571 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.723      ;
; 0.584 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.594 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.746      ;
; 0.606 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.610 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.613 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.614      ;
; 0.613 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]~4       ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.614      ;
; 0.619 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.626 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.629 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.641 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.645 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.656 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.809      ;
; 0.665 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.670 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.678 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.830      ;
; 0.680 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.832      ;
; 0.700 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.853      ;
; 0.700 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.713 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.865      ;
; 0.715 ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.867      ;
; 0.717 ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.870      ;
; 0.717 ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.870      ;
; 0.720 ; control_disparo:inst|EA[2]~1       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.722 ; control_disparo:inst|EA[2]~0       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.875      ;
; 0.727 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.728      ;
; 0.727 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.728      ;
; 0.735 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.735 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.887      ;
; 0.741 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.893      ;
; 0.748 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.749 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.902      ;
; 0.754 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[2]~2       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.760 ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.913      ;
; 0.760 ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.913      ;
; 0.765 ; control_disparo:inst|EA[2]~3       ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.918      ;
; 0.770 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.770 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.771      ;
; 0.770 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.292     ; 0.771      ;
; 0.783 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.805 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.957      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.815 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.293     ; 0.815      ;
; 0.840 ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|EA[2]~5       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.993      ;
; 0.840 ; control_disparo:inst|EA[2]~2       ; control_disparo:inst|EA[2]~1       ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.993      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.189 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.261      ;
; 9.189 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.261      ;
; 9.489 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.959      ;
; 9.489 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.959      ;
; 9.489 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.959      ;
; 9.489 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.959      ;
; 9.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.949      ;
; 9.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.949      ;
; 9.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.949      ;
; 9.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.949      ;
; 9.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.949      ;
; 9.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.949      ;
; 9.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.949      ;
; 9.500 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.949      ;
; 9.713 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.736      ;
; 9.713 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.736      ;
; 9.713 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.736      ;
; 9.713 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.736      ;
; 9.713 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.736      ;
; 9.713 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.736      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.000 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.736      ;
; 11.000 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.736      ;
; 11.000 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.736      ;
; 11.000 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.736      ;
; 11.000 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.736      ;
; 11.000 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.736      ;
; 11.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.949      ;
; 11.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.949      ;
; 11.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.949      ;
; 11.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.949      ;
; 11.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.949      ;
; 11.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.949      ;
; 11.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.949      ;
; 11.213 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.949      ;
; 11.224 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.959      ;
; 11.224 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.959      ;
; 11.224 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.959      ;
; 11.224 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.959      ;
; 11.524 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.261      ;
; 11.524 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.261      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~0                  ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~1                  ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~2                  ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~3                  ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~4                  ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~5                  ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 3.999 ; 4.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~0                  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~1                  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~2                  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~3                  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~4                  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]~5                  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~0|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~1|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~2|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~3|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~4|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~5|clk                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~0|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~1|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~2|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~3|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~4|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]~5|clk                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 2.346 ; 2.346 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 1.790 ; 1.790 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 2.022 ; 2.022 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 2.043 ; 2.043 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 1.958 ; 1.958 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 2.315 ; 2.315 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 1.802 ; 1.802 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 2.346 ; 2.346 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 2.066 ; 2.066 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 1.950 ; 1.950 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 2.271 ; 2.271 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 2.318 ; 2.318 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 2.230 ; 2.230 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 5.150 ; 5.150 ; Rise       ; ifclk                             ;
; IO_E1        ; ifclk                      ; 4.898 ; 4.898 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E3        ; ifclk                      ; 4.949 ; 4.949 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -1.522 ; -1.522 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -1.522 ; -1.522 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -1.754 ; -1.754 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -1.772 ; -1.772 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -1.687 ; -1.687 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -2.044 ; -2.044 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -1.534 ; -1.534 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -2.078 ; -2.078 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -1.795 ; -1.795 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -1.676 ; -1.676 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -2.003 ; -2.003 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -1.980 ; -1.980 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -1.889 ; -1.889 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -2.856 ; -2.856 ; Rise       ; ifclk                             ;
; IO_E1        ; ifclk                      ; -3.966 ; -3.966 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E3        ; ifclk                      ; -4.009 ; -4.009 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ;       ; 2.984 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 2.858 ;       ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.984 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 2.858 ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 5.708 ; 5.708 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 5.464 ; 5.464 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 5.573 ; 5.573 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 5.321 ; 5.321 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 5.397 ; 5.397 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 5.178 ; 5.178 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 5.669 ; 5.669 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 4.823 ; 4.823 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 5.141 ; 5.141 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 5.561 ; 5.561 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 5.700 ; 5.700 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 5.589 ; 5.589 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 5.708 ; 5.708 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 5.292 ; 5.292 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 4.936 ; 4.936 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 5.313 ; 5.313 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 5.122 ; 5.122 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 2.785 ; 2.785 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 2.676 ; 2.676 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ;       ; 2.984 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 2.858 ;       ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.984 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 2.858 ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 4.314 ; 4.314 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 4.864 ; 4.864 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 4.934 ; 4.934 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 4.648 ; 4.648 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 4.535 ; 4.535 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 4.453 ; 4.453 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 4.446 ; 4.446 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 4.314 ; 4.314 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 4.320 ; 4.320 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 4.675 ; 4.675 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 4.475 ; 4.475 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 4.685 ; 4.685 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 4.671 ; 4.671 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 4.579 ; 4.579 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 4.463 ; 4.463 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 4.679 ; 4.679 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 4.555 ; 4.555 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 2.785 ; 2.785 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 2.676 ; 2.676 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -4.599    ; -0.172 ; 7.690    ; 11.000  ; -2.064              ;
;  control_disparo:inst|EA[0]        ; -4.599    ; -0.172 ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -4.427    ; 0.215  ; 7.690    ; 11.000  ; 7.852               ;
;  inst1|altpll_component|pll|clk[0] ; -1.764    ; 0.215  ; N/A      ; N/A     ; 3.888               ;
; Design-wide TNS                    ; -1979.24  ; -0.332 ; 0.0      ; 0.0     ; -2044.984           ;
;  control_disparo:inst|EA[0]        ; -1953.109 ; -0.332 ; N/A      ; N/A     ; -2044.984           ;
;  ifclk                             ; -8.740    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  inst1|altpll_component|pll|clk[0] ; -17.391   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 4.806  ; 4.806  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 3.572  ; 3.572  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 4.138  ; 4.138  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 4.209  ; 4.209  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 4.080  ; 4.080  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 4.778  ; 4.778  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 3.619  ; 3.619  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 4.750  ; 4.750  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 4.347  ; 4.347  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 3.944  ; 3.944  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 4.628  ; 4.628  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 4.806  ; 4.806  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 4.629  ; 4.629  ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 11.825 ; 11.825 ; Rise       ; ifclk                             ;
; IO_E1        ; ifclk                      ; 9.440  ; 9.440  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E3        ; ifclk                      ; 9.602  ; 9.602  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -1.522 ; -1.522 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -1.522 ; -1.522 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -1.754 ; -1.754 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -1.772 ; -1.772 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -1.687 ; -1.687 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -2.044 ; -2.044 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -1.534 ; -1.534 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -2.078 ; -2.078 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -1.795 ; -1.795 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -1.676 ; -1.676 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -2.003 ; -2.003 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -1.980 ; -1.980 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -1.889 ; -1.889 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -2.856 ; -2.856 ; Rise       ; ifclk                             ;
; IO_E1        ; ifclk                      ; -3.966 ; -3.966 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E3        ; ifclk                      ; -4.009 ; -4.009 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ;        ; 6.836  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 6.537  ;        ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 6.836  ;        ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;        ; 6.537  ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 11.898 ; 11.898 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 11.373 ; 11.373 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 11.565 ; 11.565 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 10.889 ; 10.889 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 11.015 ; 11.015 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 10.531 ; 10.531 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 11.694 ; 11.694 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 9.636  ; 9.636  ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 10.412 ; 10.412 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 11.446 ; 11.446 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 11.837 ; 11.837 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 11.578 ; 11.578 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 11.898 ; 11.898 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 10.589 ; 10.589 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 9.818  ; 9.818  ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 10.868 ; 10.868 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 10.318 ; 10.318 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 7.083  ; 7.083  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 6.827  ; 6.827  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ;       ; 2.984 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 2.858 ;       ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.984 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 2.858 ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 4.314 ; 4.314 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 4.864 ; 4.864 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 4.934 ; 4.934 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 4.648 ; 4.648 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 4.535 ; 4.535 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 4.453 ; 4.453 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 4.446 ; 4.446 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 4.314 ; 4.314 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 4.320 ; 4.320 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 4.675 ; 4.675 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 4.475 ; 4.475 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 4.685 ; 4.685 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 4.671 ; 4.671 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 4.579 ; 4.579 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 4.463 ; 4.463 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 4.679 ; 4.679 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 4.555 ; 4.555 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 2.785 ; 2.785 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 2.676 ; 2.676 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[0]        ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 24       ; 7852     ;
; ifclk                             ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 28       ; 0        ;
; control_disparo:inst|EA[0]        ; ifclk                             ; 0        ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 13       ; 13       ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 167      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[0]        ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 24       ; 7852     ;
; ifclk                             ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 28       ; 0        ;
; control_disparo:inst|EA[0]        ; ifclk                             ; 0        ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 13       ; 13       ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 167      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 467   ; 467  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Tue Nov 13 18:08:00 2012
Info: Command: quartus_sta CSN_fpga_v3_2 -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[0]} {inst1|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|EA[0] control_disparo:inst|EA[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.599     -1953.109 control_disparo:inst|EA[0] 
    Info (332119):    -4.427        -8.740 ifclk 
    Info (332119):    -1.764       -17.391 inst1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.172        -0.332 control_disparo:inst|EA[0] 
    Info (332119):     0.445         0.000 ifclk 
    Info (332119):     0.445         0.000 inst1|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 7.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.690         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.594
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.594         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2044.984 control_disparo:inst|EA[0] 
    Info (332119):     3.888         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     7.852         0.000 ifclk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 19 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_D2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_C1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pa4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.621
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.621        -3.189 ifclk 
    Info (332119):    -1.457      -513.981 control_disparo:inst|EA[0] 
    Info (332119):    -0.975       -11.002 inst1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.031         0.000 control_disparo:inst|EA[0] 
    Info (332119):     0.215         0.000 ifclk 
    Info (332119):     0.215         0.000 inst1|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 9.189
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.189         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.000         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1856.800 control_disparo:inst|EA[0] 
    Info (332119):     3.999         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     8.036         0.000 ifclk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Tue Nov 13 18:08:07 2012
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


