{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['ram', 'addr']],
       'DLines': ['33:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8cc1ad8690>]},
 'ram': {'CDeps': [[[], [], ['we'], [], ['addr']],
                   [[], [], ['we'], [], ['addr']],
                   [[], [], ['we'], [], ['addr']],
                   [[], [], ['we'], [], ['addr']],
                   [[], [], ['we'], [], ['addr']],
                   [[], [], ['we'], [], ['addr']],
                   [[], [], ['we'], [], ['addr']],
                   [[], [], ['we'], [], ['addr']],
                   [[], [], ['we'], [], ['addr']]],
         'CLines': [[None, None, '14:C', None, '16:C'],
                    [None, None, '14:C', None, '16:C'],
                    [None, None, '14:C', None, '16:C'],
                    [None, None, '14:C', None, '16:C'],
                    [None, None, '14:C', None, '16:C'],
                    [None, None, '14:C', None, '16:C'],
                    [None, None, '14:C', None, '16:C'],
                    [None, None, '14:C', None, '16:C'],
                    [None, None, '14:C', None, '16:C']],
         'Clocked': True,
         'DDeps': [['data'],
                   ['data'],
                   ['data'],
                   ['data'],
                   ['data'],
                   ['data'],
                   ['data'],
                   ['data'],
                   ['data']],
         'DLines': ['18:D',
                    '19:D',
                    '20:D',
                    '21:D',
                    '22:D',
                    '23:D',
                    '24:D',
                    '25:D',
                    '29:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1e7d6d0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1e66950>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1e66550>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1eea150>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc3768ad0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1ad8c10>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1ad8890>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1ad8390>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8cc1ad8750>]}}
