ARM GAS  /tmp/ccr5uoAD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.periph_Timer_IO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	periph_Timer_IO_Init:
  26              	.LVL0:
  27              	.LFB123:
  28              		.file 1 "Bsp/periph_timer.c"
   1:Bsp/periph_timer.c **** #include "stm32f4xx_tim.h"
   2:Bsp/periph_timer.c **** #include "periph_timer.h"
   3:Bsp/periph_timer.c **** #include "periph_gpio.h"
   4:Bsp/periph_timer.c **** #include "periph_dma.h"
   5:Bsp/periph_timer.c **** #include "misc.h"
   6:Bsp/periph_timer.c **** 
   7:Bsp/periph_timer.c **** TIM_TypeDef* Timer_Port[Timer_Port_Sum] = {TIM2,
   8:Bsp/periph_timer.c **** 																					 TIM3,
   9:Bsp/periph_timer.c **** 																					 TIM4};
  10:Bsp/periph_timer.c **** 
  11:Bsp/periph_timer.c **** static uint32_t Timer_CLK[Timer_Port_Sum] = {RCC_APB1Periph_TIM2,
  12:Bsp/periph_timer.c **** 																						 RCC_APB1Periph_TIM3,
  13:Bsp/periph_timer.c **** 																						 RCC_APB1Periph_TIM4};
  14:Bsp/periph_timer.c **** 
  15:Bsp/periph_timer.c **** static uint8_t Timer_IRQ_Channel[Timer_Port_Sum] = {TIM2_IRQn,
  16:Bsp/periph_timer.c **** 																										TIM3_IRQn,
  17:Bsp/periph_timer.c **** 																									  TIM4_IRQn}; 
  18:Bsp/periph_timer.c **** 
  19:Bsp/periph_timer.c **** static void (*PWM_Set_Value[PWM_SUM])(TIM_TypeDef* TIMx, uint32_t Compare1) = {TIM_SetCompare1,
  20:Bsp/periph_timer.c **** 																																							 TIM_SetCompare2,
  21:Bsp/periph_timer.c **** 																																							 TIM_SetCompare3,
  22:Bsp/periph_timer.c **** 																																							 TIM_SetCompare4};
  23:Bsp/periph_timer.c **** 
  24:Bsp/periph_timer.c **** static void periph_Timer_IO_Init(Timer_list timerx,Timer_PWM_Channel_State CH1_State,Timer_PWM_Chan
  25:Bsp/periph_timer.c **** {
  29              		.loc 1 25 1 view -0
  30              		.cfi_startproc
  31              		@ args = 4, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 25 1 is_stmt 0 view .LVU1
ARM GAS  /tmp/ccr5uoAD.s 			page 2


  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 0446     		mov	r4, r0
  42 0004 1646     		mov	r6, r2
  43 0006 1D46     		mov	r5, r3
  26:Bsp/periph_timer.c **** 	if(CH1_State == PWM_CH1_Enable)
  44              		.loc 1 26 2 is_stmt 1 view .LVU2
  45              		.loc 1 26 4 is_stmt 0 view .LVU3
  46 0008 0129     		cmp	r1, #1
  47 000a 08D0     		beq	.L19
  48              	.LVL1:
  49              	.L2:
  27:Bsp/periph_timer.c **** 	{
  28:Bsp/periph_timer.c **** 		switch((uint8_t) timerx)
  29:Bsp/periph_timer.c **** 		{
  30:Bsp/periph_timer.c **** 			case Timer_2:	GPIO_TIM2_PWMCH1_IO_Init();break;
  31:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH1_IO_Init();break;
  32:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH1_IO_Init();break;
  33:Bsp/periph_timer.c **** 			default: break;
  34:Bsp/periph_timer.c **** 		}
  35:Bsp/periph_timer.c **** 	}
  36:Bsp/periph_timer.c **** 	
  37:Bsp/periph_timer.c **** 	if(CH2_State == PWM_CH2_Enable)
  50              		.loc 1 37 2 is_stmt 1 view .LVU4
  51              		.loc 1 37 4 is_stmt 0 view .LVU5
  52 000c 012E     		cmp	r6, #1
  53 000e 15D0     		beq	.L20
  54              	.L6:
  38:Bsp/periph_timer.c **** 	{
  39:Bsp/periph_timer.c **** 		switch((uint8_t) timerx)
  40:Bsp/periph_timer.c **** 		{
  41:Bsp/periph_timer.c **** 			case Timer_2:	GPIO_TIM2_PWMCH2_IO_Init();break;
  42:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH2_IO_Init();break;
  43:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH2_IO_Init();break;
  44:Bsp/periph_timer.c **** 			default: break;
  45:Bsp/periph_timer.c **** 		}
  46:Bsp/periph_timer.c **** 	}
  47:Bsp/periph_timer.c **** 	
  48:Bsp/periph_timer.c **** 	if(CH3_State == PWM_CH3_Enable)
  55              		.loc 1 48 2 is_stmt 1 view .LVU6
  56              		.loc 1 48 4 is_stmt 0 view .LVU7
  57 0010 012D     		cmp	r5, #1
  58 0012 22D0     		beq	.L21
  59              	.L10:
  49:Bsp/periph_timer.c **** 	{
  50:Bsp/periph_timer.c **** 		switch((uint8_t) timerx)
  51:Bsp/periph_timer.c **** 		{
  52:Bsp/periph_timer.c **** 			case Timer_2:	GPIO_TIM2_PWMCH3_IO_Init();break;
  53:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH3_IO_Init();break;
  54:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH3_IO_Init();break;
  55:Bsp/periph_timer.c **** 			default: break;
  56:Bsp/periph_timer.c **** 		}
ARM GAS  /tmp/ccr5uoAD.s 			page 3


  57:Bsp/periph_timer.c **** 
  58:Bsp/periph_timer.c **** 	}
  59:Bsp/periph_timer.c **** 	
  60:Bsp/periph_timer.c **** 	if(CH4_State == PWM_CH4_Enable)
  60              		.loc 1 60 2 is_stmt 1 view .LVU8
  61              		.loc 1 60 4 is_stmt 0 view .LVU9
  62 0014 9DF81030 		ldrb	r3, [sp, #16]	@ zero_extendqisi2
  63 0018 012B     		cmp	r3, #1
  64 001a 2DD0     		beq	.L22
  65              	.L1:
  61:Bsp/periph_timer.c **** 	{
  62:Bsp/periph_timer.c **** 		switch((uint8_t) timerx)
  63:Bsp/periph_timer.c **** 		{
  64:Bsp/periph_timer.c **** 			case Timer_2:	GPIO_TIM2_PWMCH4_IO_Init();break;
  65:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH4_IO_Init();break;
  66:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH4_IO_Init();break;
  67:Bsp/periph_timer.c **** 			default: break;
  68:Bsp/periph_timer.c **** 		}
  69:Bsp/periph_timer.c **** 	}
  70:Bsp/periph_timer.c **** }
  66              		.loc 1 70 1 view .LVU10
  67 001c 70BD     		pop	{r4, r5, r6, pc}
  68              	.LVL2:
  69              	.L19:
  28:Bsp/periph_timer.c **** 		{
  70              		.loc 1 28 3 is_stmt 1 view .LVU11
  71 001e 0128     		cmp	r0, #1
  72 0020 09D0     		beq	.L3
  73 0022 43B2     		sxtb	r3, r0
  74              	.LVL3:
  28:Bsp/periph_timer.c **** 		{
  75              		.loc 1 28 3 is_stmt 0 view .LVU12
  76 0024 23B1     		cbz	r3, .L4
  77 0026 0228     		cmp	r0, #2
  78 0028 F0D1     		bne	.L2
  32:Bsp/periph_timer.c **** 			default: break;
  79              		.loc 1 32 18 is_stmt 1 view .LVU13
  80 002a FFF7FEFF 		bl	GPIO_TIM4_PWMCH1_IO_Init
  81              	.LVL4:
  32:Bsp/periph_timer.c **** 			default: break;
  82              		.loc 1 32 45 view .LVU14
  32:Bsp/periph_timer.c **** 			default: break;
  83              		.loc 1 32 4 is_stmt 0 view .LVU15
  84 002e EDE7     		b	.L2
  85              	.LVL5:
  86              	.L4:
  30:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH1_IO_Init();break;
  87              		.loc 1 30 18 is_stmt 1 view .LVU16
  88 0030 FFF7FEFF 		bl	GPIO_TIM2_PWMCH1_IO_Init
  89              	.LVL6:
  30:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH1_IO_Init();break;
  90              		.loc 1 30 45 view .LVU17
  30:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH1_IO_Init();break;
  91              		.loc 1 30 4 is_stmt 0 view .LVU18
  92 0034 EAE7     		b	.L2
  93              	.LVL7:
  94              	.L3:
ARM GAS  /tmp/ccr5uoAD.s 			page 4


  31:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH1_IO_Init();break;
  95              		.loc 1 31 18 is_stmt 1 view .LVU19
  96 0036 FFF7FEFF 		bl	GPIO_TIM3_PWMCH1_IO_Init
  97              	.LVL8:
  31:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH1_IO_Init();break;
  98              		.loc 1 31 45 view .LVU20
  31:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH1_IO_Init();break;
  99              		.loc 1 31 4 is_stmt 0 view .LVU21
 100 003a E7E7     		b	.L2
 101              	.L20:
  39:Bsp/periph_timer.c **** 		{
 102              		.loc 1 39 3 is_stmt 1 view .LVU22
 103 003c 012C     		cmp	r4, #1
 104 003e 09D0     		beq	.L7
 105 0040 63B2     		sxtb	r3, r4
 106 0042 23B1     		cbz	r3, .L8
 107 0044 022C     		cmp	r4, #2
 108 0046 E3D1     		bne	.L6
  43:Bsp/periph_timer.c **** 			default: break;
 109              		.loc 1 43 18 view .LVU23
 110 0048 FFF7FEFF 		bl	GPIO_TIM4_PWMCH2_IO_Init
 111              	.LVL9:
  43:Bsp/periph_timer.c **** 			default: break;
 112              		.loc 1 43 45 view .LVU24
  43:Bsp/periph_timer.c **** 			default: break;
 113              		.loc 1 43 4 is_stmt 0 view .LVU25
 114 004c E0E7     		b	.L6
 115              	.L8:
  41:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH2_IO_Init();break;
 116              		.loc 1 41 18 is_stmt 1 view .LVU26
 117 004e FFF7FEFF 		bl	GPIO_TIM2_PWMCH2_IO_Init
 118              	.LVL10:
  41:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH2_IO_Init();break;
 119              		.loc 1 41 45 view .LVU27
  41:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH2_IO_Init();break;
 120              		.loc 1 41 4 is_stmt 0 view .LVU28
 121 0052 DDE7     		b	.L6
 122              	.L7:
  42:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH2_IO_Init();break;
 123              		.loc 1 42 18 is_stmt 1 view .LVU29
 124 0054 FFF7FEFF 		bl	GPIO_TIM3_PWMCH2_IO_Init
 125              	.LVL11:
  42:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH2_IO_Init();break;
 126              		.loc 1 42 45 view .LVU30
  42:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH2_IO_Init();break;
 127              		.loc 1 42 4 is_stmt 0 view .LVU31
 128 0058 DAE7     		b	.L6
 129              	.L21:
  50:Bsp/periph_timer.c **** 		{
 130              		.loc 1 50 3 is_stmt 1 view .LVU32
 131 005a 012C     		cmp	r4, #1
 132 005c 09D0     		beq	.L11
 133 005e 63B2     		sxtb	r3, r4
 134 0060 23B1     		cbz	r3, .L12
 135 0062 022C     		cmp	r4, #2
 136 0064 D6D1     		bne	.L10
  54:Bsp/periph_timer.c **** 			default: break;
ARM GAS  /tmp/ccr5uoAD.s 			page 5


 137              		.loc 1 54 18 view .LVU33
 138 0066 FFF7FEFF 		bl	GPIO_TIM4_PWMCH3_IO_Init
 139              	.LVL12:
  54:Bsp/periph_timer.c **** 			default: break;
 140              		.loc 1 54 45 view .LVU34
  54:Bsp/periph_timer.c **** 			default: break;
 141              		.loc 1 54 4 is_stmt 0 view .LVU35
 142 006a D3E7     		b	.L10
 143              	.L12:
  52:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH3_IO_Init();break;
 144              		.loc 1 52 18 is_stmt 1 view .LVU36
 145 006c FFF7FEFF 		bl	GPIO_TIM2_PWMCH3_IO_Init
 146              	.LVL13:
  52:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH3_IO_Init();break;
 147              		.loc 1 52 45 view .LVU37
  52:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH3_IO_Init();break;
 148              		.loc 1 52 4 is_stmt 0 view .LVU38
 149 0070 D0E7     		b	.L10
 150              	.L11:
  53:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH3_IO_Init();break;
 151              		.loc 1 53 18 is_stmt 1 view .LVU39
 152 0072 FFF7FEFF 		bl	GPIO_TIM3_PWMCH3_IO_Init
 153              	.LVL14:
  53:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH3_IO_Init();break;
 154              		.loc 1 53 45 view .LVU40
  53:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH3_IO_Init();break;
 155              		.loc 1 53 4 is_stmt 0 view .LVU41
 156 0076 CDE7     		b	.L10
 157              	.L22:
  62:Bsp/periph_timer.c **** 		{
 158              		.loc 1 62 3 is_stmt 1 view .LVU42
 159 0078 012C     		cmp	r4, #1
 160 007a 09D0     		beq	.L15
 161 007c 63B2     		sxtb	r3, r4
 162 007e 23B1     		cbz	r3, .L16
 163 0080 022C     		cmp	r4, #2
 164 0082 CBD1     		bne	.L1
  66:Bsp/periph_timer.c **** 			default: break;
 165              		.loc 1 66 18 view .LVU43
 166 0084 FFF7FEFF 		bl	GPIO_TIM4_PWMCH4_IO_Init
 167              	.LVL15:
  66:Bsp/periph_timer.c **** 			default: break;
 168              		.loc 1 66 45 view .LVU44
 169              		.loc 1 70 1 is_stmt 0 view .LVU45
 170 0088 C8E7     		b	.L1
 171              	.L16:
  64:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH4_IO_Init();break;
 172              		.loc 1 64 18 is_stmt 1 view .LVU46
 173 008a FFF7FEFF 		bl	GPIO_TIM2_PWMCH4_IO_Init
 174              	.LVL16:
  64:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH4_IO_Init();break;
 175              		.loc 1 64 45 view .LVU47
  64:Bsp/periph_timer.c **** 			case Timer_3:	GPIO_TIM3_PWMCH4_IO_Init();break;
 176              		.loc 1 64 4 is_stmt 0 view .LVU48
 177 008e C5E7     		b	.L1
 178              	.L15:
  65:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH4_IO_Init();break;
ARM GAS  /tmp/ccr5uoAD.s 			page 6


 179              		.loc 1 65 18 is_stmt 1 view .LVU49
 180 0090 FFF7FEFF 		bl	GPIO_TIM3_PWMCH4_IO_Init
 181              	.LVL17:
  65:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH4_IO_Init();break;
 182              		.loc 1 65 45 view .LVU50
  65:Bsp/periph_timer.c **** 			case Timer_4:	GPIO_TIM4_PWMCH4_IO_Init();break;
 183              		.loc 1 65 4 is_stmt 0 view .LVU51
 184 0094 C2E7     		b	.L1
 185              		.cfi_endproc
 186              	.LFE123:
 188              		.section	.text.periph_Timer_CounterMode_Init,"ax",%progbits
 189              		.align	1
 190              		.global	periph_Timer_CounterMode_Init
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 194              		.fpu fpv4-sp-d16
 196              	periph_Timer_CounterMode_Init:
 197              	.LVL18:
 198              	.LFB124:
  71:Bsp/periph_timer.c **** 																																							 
  72:Bsp/periph_timer.c **** void periph_Timer_CounterMode_Init(Timer_list timerx,uint32_t Period,uint32_t Prescaler,uint8_t Pre
  73:Bsp/periph_timer.c **** {
 199              		.loc 1 73 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 4, pretend = 0, frame = 16
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		.loc 1 73 1 is_stmt 0 view .LVU53
 204 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 205              	.LCFI1:
 206              		.cfi_def_cfa_offset 20
 207              		.cfi_offset 4, -20
 208              		.cfi_offset 5, -16
 209              		.cfi_offset 6, -12
 210              		.cfi_offset 7, -8
 211              		.cfi_offset 14, -4
 212 0002 85B0     		sub	sp, sp, #20
 213              	.LCFI2:
 214              		.cfi_def_cfa_offset 40
 215 0004 0446     		mov	r4, r0
 216 0006 0F46     		mov	r7, r1
 217 0008 1546     		mov	r5, r2
 218 000a 1E46     		mov	r6, r3
  74:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef 	TIM_TimeBaseStructure;
 219              		.loc 1 74 2 is_stmt 1 view .LVU54
  75:Bsp/periph_timer.c **** 	NVIC_InitTypeDef					NVIC_InitStructure;
 220              		.loc 1 75 2 view .LVU55
  76:Bsp/periph_timer.c **** 	
  77:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx],ENABLE); 
 221              		.loc 1 77 2 view .LVU56
 222 000c 0121     		movs	r1, #1
 223              	.LVL19:
 224              		.loc 1 77 2 is_stmt 0 view .LVU57
 225 000e 194B     		ldr	r3, .L25
 226              	.LVL20:
 227              		.loc 1 77 2 view .LVU58
 228 0010 53F82000 		ldr	r0, [r3, r0, lsl #2]
ARM GAS  /tmp/ccr5uoAD.s 			page 7


 229              	.LVL21:
 230              		.loc 1 77 2 view .LVU59
 231 0014 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 232              	.LVL22:
  78:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = Period;							//1000
 233              		.loc 1 78 2 is_stmt 1 view .LVU60
 234              		.loc 1 78 35 is_stmt 0 view .LVU61
 235 0018 0297     		str	r7, [sp, #8]
  79:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = Prescaler;				//83
 236              		.loc 1 79 2 is_stmt 1 view .LVU62
 237              		.loc 1 79 38 is_stmt 0 view .LVU63
 238 001a ADF80450 		strh	r5, [sp, #4]	@ movhi
  80:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 239              		.loc 1 80 2 is_stmt 1 view .LVU64
 240              		.loc 1 80 42 is_stmt 0 view .LVU65
 241 001e 0023     		movs	r3, #0
 242 0020 ADF80C30 		strh	r3, [sp, #12]	@ movhi
  81:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 243              		.loc 1 81 2 is_stmt 1 view .LVU66
 244              		.loc 1 81 40 is_stmt 0 view .LVU67
 245 0024 ADF80630 		strh	r3, [sp, #6]	@ movhi
  82:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 246              		.loc 1 82 2 is_stmt 1 view .LVU68
 247              		.loc 1 82 46 is_stmt 0 view .LVU69
 248 0028 8DF80E30 		strb	r3, [sp, #14]
  83:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 249              		.loc 1 83 2 is_stmt 1 view .LVU70
 250 002c 124D     		ldr	r5, .L25+4
 251              	.LVL23:
 252              		.loc 1 83 2 is_stmt 0 view .LVU71
 253 002e 01A9     		add	r1, sp, #4
 254 0030 55F82400 		ldr	r0, [r5, r4, lsl #2]
 255 0034 FFF7FEFF 		bl	TIM_TimeBaseInit
 256              	.LVL24:
  84:Bsp/periph_timer.c **** 		
  85:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update,ENABLE);	
 257              		.loc 1 85 2 is_stmt 1 view .LVU72
 258 0038 0122     		movs	r2, #1
 259 003a 1146     		mov	r1, r2
 260 003c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 261 0040 FFF7FEFF 		bl	TIM_ITConfig
 262              	.LVL25:
  86:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE); 
 263              		.loc 1 86 2 view .LVU73
 264 0044 0121     		movs	r1, #1
 265 0046 55F82400 		ldr	r0, [r5, r4, lsl #2]
 266 004a FFF7FEFF 		bl	TIM_Cmd
 267              	.LVL26:
  87:Bsp/periph_timer.c **** 	
  88:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannel = Timer_IRQ_Channel[timerx];
 268              		.loc 1 88 2 view .LVU74
 269              		.loc 1 88 56 is_stmt 0 view .LVU75
 270 004e 0B4B     		ldr	r3, .L25+8
 271 0050 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 272              		.loc 1 88 37 view .LVU76
 273 0052 8DF80030 		strb	r3, [sp]
  89:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
ARM GAS  /tmp/ccr5uoAD.s 			page 8


 274              		.loc 1 89 2 is_stmt 1 view .LVU77
 275              		.loc 1 89 40 is_stmt 0 view .LVU78
 276 0056 0123     		movs	r3, #1
 277 0058 8DF80330 		strb	r3, [sp, #3]
  90:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PreemptionPriority;
 278              		.loc 1 90 2 is_stmt 1 view .LVU79
 279              		.loc 1 90 55 is_stmt 0 view .LVU80
 280 005c 8DF80160 		strb	r6, [sp, #1]
  91:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = SubPriority;
 281              		.loc 1 91 2 is_stmt 1 view .LVU81
 282              		.loc 1 91 48 is_stmt 0 view .LVU82
 283 0060 9DF82830 		ldrb	r3, [sp, #40]	@ zero_extendqisi2
 284 0064 8DF80230 		strb	r3, [sp, #2]
  92:Bsp/periph_timer.c **** 	NVIC_Init(&NVIC_InitStructure);
 285              		.loc 1 92 2 is_stmt 1 view .LVU83
 286 0068 6846     		mov	r0, sp
 287 006a FFF7FEFF 		bl	NVIC_Init
 288              	.LVL27:
  93:Bsp/periph_timer.c **** }
 289              		.loc 1 93 1 is_stmt 0 view .LVU84
 290 006e 05B0     		add	sp, sp, #20
 291              	.LCFI3:
 292              		.cfi_def_cfa_offset 20
 293              		@ sp needed
 294 0070 F0BD     		pop	{r4, r5, r6, r7, pc}
 295              	.LVL28:
 296              	.L26:
 297              		.loc 1 93 1 view .LVU85
 298 0072 00BF     		.align	2
 299              	.L25:
 300 0074 00000000 		.word	.LANCHOR0
 301 0078 00000000 		.word	.LANCHOR1
 302 007c 00000000 		.word	.LANCHOR2
 303              		.cfi_endproc
 304              	.LFE124:
 306              		.section	.text.periph_Timer_PWMOutPut_Mode_Init,"ax",%progbits
 307              		.align	1
 308              		.global	periph_Timer_PWMOutPut_Mode_Init
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 312              		.fpu fpv4-sp-d16
 314              	periph_Timer_PWMOutPut_Mode_Init:
 315              	.LVL29:
 316              	.LFB125:
  94:Bsp/periph_timer.c **** 
  95:Bsp/periph_timer.c **** void periph_Timer_PWMOutPut_Mode_Init(Timer_list timerx,PWM_Hz hz,Timer_PWM_Channel_State CH1_State
  96:Bsp/periph_timer.c **** {
 317              		.loc 1 96 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 8, pretend = 0, frame = 32
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		.loc 1 96 1 is_stmt 0 view .LVU87
 322 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 323              	.LCFI4:
 324              		.cfi_def_cfa_offset 28
 325              		.cfi_offset 4, -28
ARM GAS  /tmp/ccr5uoAD.s 			page 9


 326              		.cfi_offset 5, -24
 327              		.cfi_offset 6, -20
 328              		.cfi_offset 7, -16
 329              		.cfi_offset 8, -12
 330              		.cfi_offset 9, -8
 331              		.cfi_offset 14, -4
 332 0004 8BB0     		sub	sp, sp, #44
 333              	.LCFI5:
 334              		.cfi_def_cfa_offset 72
 335 0006 0446     		mov	r4, r0
 336 0008 0D46     		mov	r5, r1
 337 000a 9146     		mov	r9, r2
 338 000c 9846     		mov	r8, r3
 339 000e 9DF84870 		ldrb	r7, [sp, #72]	@ zero_extendqisi2
 340 0012 9DF84C60 		ldrb	r6, [sp, #76]	@ zero_extendqisi2
  97:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef 	TIM_TimeBaseStructure;
 341              		.loc 1 97 2 is_stmt 1 view .LVU88
  98:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef 				TIM_OCInitStructure;	
 342              		.loc 1 98 2 view .LVU89
  99:Bsp/periph_timer.c **** 	
 100:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 343              		.loc 1 100 2 view .LVU90
 344 0016 0096     		str	r6, [sp]
 345 0018 3B46     		mov	r3, r7
 346              	.LVL30:
 347              		.loc 1 100 2 is_stmt 0 view .LVU91
 348 001a 4246     		mov	r2, r8
 349              	.LVL31:
 350              		.loc 1 100 2 view .LVU92
 351 001c 4946     		mov	r1, r9
 352              	.LVL32:
 353              		.loc 1 100 2 view .LVU93
 354 001e FFF7FEFF 		bl	periph_Timer_IO_Init
 355              	.LVL33:
 101:Bsp/periph_timer.c **** 	
 102:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx],ENABLE); 
 356              		.loc 1 102 2 is_stmt 1 view .LVU94
 357 0022 0121     		movs	r1, #1
 358 0024 414B     		ldr	r3, .L39
 359 0026 53F82400 		ldr	r0, [r3, r4, lsl #2]
 360 002a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 361              	.LVL34:
 103:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 362              		.loc 1 103 2 view .LVU95
 363 002e 404B     		ldr	r3, .L39+4
 364 0030 53F82400 		ldr	r0, [r3, r4, lsl #2]
 365 0034 FFF7FEFF 		bl	TIM_DeInit
 366              	.LVL35:
 104:Bsp/periph_timer.c **** 	
 105:Bsp/periph_timer.c **** 	if(hz == PWM_50hz)
 367              		.loc 1 105 2 view .LVU96
 368              		.loc 1 105 4 is_stmt 0 view .LVU97
 369 0038 002D     		cmp	r5, #0
 370 003a 3DD1     		bne	.L28
 106:Bsp/periph_timer.c **** 	{
 107:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_50Hz_Period;
 371              		.loc 1 107 3 is_stmt 1 view .LVU98
ARM GAS  /tmp/ccr5uoAD.s 			page 10


 372              		.loc 1 107 36 is_stmt 0 view .LVU99
 373 003c 44F62063 		movw	r3, #20000
 374 0040 0893     		str	r3, [sp, #32]
 108:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_50Hz_Prescaler;
 375              		.loc 1 108 3 is_stmt 1 view .LVU100
 376              		.loc 1 108 39 is_stmt 0 view .LVU101
 377 0042 5323     		movs	r3, #83
 378 0044 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 379              	.L29:
 109:Bsp/periph_timer.c **** 	}
 110:Bsp/periph_timer.c **** 	else if(hz == PWM_38Khz)
 111:Bsp/periph_timer.c **** 	{
 112:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_38KHz_Period;
 113:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 114:Bsp/periph_timer.c **** 	}
 115:Bsp/periph_timer.c **** 	
 116:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 380              		.loc 1 116 2 is_stmt 1 view .LVU102
 381              		.loc 1 116 42 is_stmt 0 view .LVU103
 382 0048 0025     		movs	r5, #0
 383 004a ADF82450 		strh	r5, [sp, #36]	@ movhi
 117:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 384              		.loc 1 117 2 is_stmt 1 view .LVU104
 385              		.loc 1 117 40 is_stmt 0 view .LVU105
 386 004e ADF81E50 		strh	r5, [sp, #30]	@ movhi
 118:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 387              		.loc 1 118 2 is_stmt 1 view .LVU106
 388 0052 07A9     		add	r1, sp, #28
 389 0054 364B     		ldr	r3, .L39+4
 390 0056 53F82400 		ldr	r0, [r3, r4, lsl #2]
 391 005a FFF7FEFF 		bl	TIM_TimeBaseInit
 392              	.LVL36:
 119:Bsp/periph_timer.c **** 	
 120:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 393              		.loc 1 120 2 view .LVU107
 394 005e 02A8     		add	r0, sp, #8
 395 0060 FFF7FEFF 		bl	TIM_OCStructInit
 396              	.LVL37:
 121:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 397              		.loc 1 121 2 view .LVU108
 398              		.loc 1 121 33 is_stmt 0 view .LVU109
 399 0064 6023     		movs	r3, #96
 400 0066 ADF80830 		strh	r3, [sp, #8]	@ movhi
 122:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 401              		.loc 1 122 2 is_stmt 1 view .LVU110
 402              		.loc 1 122 38 is_stmt 0 view .LVU111
 403 006a 0123     		movs	r3, #1
 404 006c ADF80A30 		strh	r3, [sp, #10]	@ movhi
 123:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 405              		.loc 1 123 2 is_stmt 1 view .LVU112
 406              		.loc 1 123 37 is_stmt 0 view .LVU113
 407 0070 ADF81450 		strh	r5, [sp, #20]	@ movhi
 124:Bsp/periph_timer.c **** 	
 125:Bsp/periph_timer.c **** 	if(CH1_State == PWM_CH1_Enable)
 408              		.loc 1 125 2 is_stmt 1 view .LVU114
 409              		.loc 1 125 4 is_stmt 0 view .LVU115
 410 0074 9945     		cmp	r9, r3
ARM GAS  /tmp/ccr5uoAD.s 			page 11


 411 0076 28D0     		beq	.L35
 412              	.L30:
 126:Bsp/periph_timer.c **** 	{
 127:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 128:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 129:Bsp/periph_timer.c **** 	}
 130:Bsp/periph_timer.c **** 	
 131:Bsp/periph_timer.c **** 	if(CH2_State == PWM_CH2_Enable)
 413              		.loc 1 131 2 is_stmt 1 view .LVU116
 414              		.loc 1 131 4 is_stmt 0 view .LVU117
 415 0078 B8F1010F 		cmp	r8, #1
 416 007c 31D0     		beq	.L36
 417              	.L31:
 132:Bsp/periph_timer.c **** 	{
 133:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 134:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 135:Bsp/periph_timer.c **** 	}
 136:Bsp/periph_timer.c **** 
 137:Bsp/periph_timer.c **** 	if(CH3_State == PWM_CH3_Enable)
 418              		.loc 1 137 2 is_stmt 1 view .LVU118
 419              		.loc 1 137 4 is_stmt 0 view .LVU119
 420 007e 012F     		cmp	r7, #1
 421 0080 3BD0     		beq	.L37
 422              	.L32:
 138:Bsp/periph_timer.c **** 	{
 139:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 140:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 141:Bsp/periph_timer.c **** 	}
 142:Bsp/periph_timer.c **** 
 143:Bsp/periph_timer.c **** 	if(CH4_State == PWM_CH4_Enable)
 423              		.loc 1 143 2 is_stmt 1 view .LVU120
 424              		.loc 1 143 4 is_stmt 0 view .LVU121
 425 0082 012E     		cmp	r6, #1
 426 0084 45D0     		beq	.L38
 427              	.L33:
 144:Bsp/periph_timer.c **** 	{
 145:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 146:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 147:Bsp/periph_timer.c **** 	}
 148:Bsp/periph_timer.c **** 	
 149:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE); 
 428              		.loc 1 149 2 is_stmt 1 view .LVU122
 429 0086 2A4D     		ldr	r5, .L39+4
 430 0088 0121     		movs	r1, #1
 431 008a 55F82400 		ldr	r0, [r5, r4, lsl #2]
 432 008e FFF7FEFF 		bl	TIM_ARRPreloadConfig
 433              	.LVL38:
 150:Bsp/periph_timer.c **** 	TIM_ClearFlag(Timer_Port[timerx], TIM_FLAG_Update); 
 434              		.loc 1 150 2 view .LVU123
 435 0092 0121     		movs	r1, #1
 436 0094 55F82400 		ldr	r0, [r5, r4, lsl #2]
 437 0098 FFF7FEFF 		bl	TIM_ClearFlag
 438              	.LVL39:
 151:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update,ENABLE);	
 439              		.loc 1 151 2 view .LVU124
 440 009c 0122     		movs	r2, #1
 441 009e 1146     		mov	r1, r2
ARM GAS  /tmp/ccr5uoAD.s 			page 12


 442 00a0 55F82400 		ldr	r0, [r5, r4, lsl #2]
 443 00a4 FFF7FEFF 		bl	TIM_ITConfig
 444              	.LVL40:
 152:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE); 
 445              		.loc 1 152 2 view .LVU125
 446 00a8 0121     		movs	r1, #1
 447 00aa 55F82400 		ldr	r0, [r5, r4, lsl #2]
 448 00ae FFF7FEFF 		bl	TIM_Cmd
 449              	.LVL41:
 153:Bsp/periph_timer.c **** }
 450              		.loc 1 153 1 is_stmt 0 view .LVU126
 451 00b2 0BB0     		add	sp, sp, #44
 452              	.LCFI6:
 453              		.cfi_remember_state
 454              		.cfi_def_cfa_offset 28
 455              		@ sp needed
 456 00b4 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 457              	.LVL42:
 458              	.L28:
 459              	.LCFI7:
 460              		.cfi_restore_state
 110:Bsp/periph_timer.c **** 	{
 461              		.loc 1 110 7 is_stmt 1 view .LVU127
 110:Bsp/periph_timer.c **** 	{
 462              		.loc 1 110 9 is_stmt 0 view .LVU128
 463 00b8 012D     		cmp	r5, #1
 464 00ba C5D1     		bne	.L29
 112:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 465              		.loc 1 112 3 is_stmt 1 view .LVU129
 112:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 466              		.loc 1 112 36 is_stmt 0 view .LVU130
 467 00bc 40F6A303 		movw	r3, #2211
 468 00c0 0893     		str	r3, [sp, #32]
 113:Bsp/periph_timer.c **** 	}
 469              		.loc 1 113 3 is_stmt 1 view .LVU131
 113:Bsp/periph_timer.c **** 	}
 470              		.loc 1 113 39 is_stmt 0 view .LVU132
 471 00c2 0023     		movs	r3, #0
 472 00c4 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 473 00c8 BEE7     		b	.L29
 474              	.L35:
 127:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 475              		.loc 1 127 3 is_stmt 1 view .LVU133
 476 00ca 194D     		ldr	r5, .L39+4
 477 00cc 02A9     		add	r1, sp, #8
 478 00ce 55F82400 		ldr	r0, [r5, r4, lsl #2]
 479 00d2 FFF7FEFF 		bl	TIM_OC1Init
 480              	.LVL43:
 128:Bsp/periph_timer.c **** 	}
 481              		.loc 1 128 3 view .LVU134
 482 00d6 0821     		movs	r1, #8
 483 00d8 55F82400 		ldr	r0, [r5, r4, lsl #2]
 484 00dc FFF7FEFF 		bl	TIM_OC1PreloadConfig
 485              	.LVL44:
 486 00e0 CAE7     		b	.L30
 487              	.L36:
 133:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
ARM GAS  /tmp/ccr5uoAD.s 			page 13


 488              		.loc 1 133 3 view .LVU135
 489 00e2 134D     		ldr	r5, .L39+4
 490 00e4 02A9     		add	r1, sp, #8
 491 00e6 55F82400 		ldr	r0, [r5, r4, lsl #2]
 492 00ea FFF7FEFF 		bl	TIM_OC2Init
 493              	.LVL45:
 134:Bsp/periph_timer.c **** 	}
 494              		.loc 1 134 3 view .LVU136
 495 00ee 0821     		movs	r1, #8
 496 00f0 55F82400 		ldr	r0, [r5, r4, lsl #2]
 497 00f4 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 498              	.LVL46:
 499 00f8 C1E7     		b	.L31
 500              	.L37:
 139:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 501              		.loc 1 139 3 view .LVU137
 502 00fa 0D4D     		ldr	r5, .L39+4
 503 00fc 02A9     		add	r1, sp, #8
 504 00fe 55F82400 		ldr	r0, [r5, r4, lsl #2]
 505 0102 FFF7FEFF 		bl	TIM_OC3Init
 506              	.LVL47:
 140:Bsp/periph_timer.c **** 	}
 507              		.loc 1 140 3 view .LVU138
 508 0106 0821     		movs	r1, #8
 509 0108 55F82400 		ldr	r0, [r5, r4, lsl #2]
 510 010c FFF7FEFF 		bl	TIM_OC3PreloadConfig
 511              	.LVL48:
 512 0110 B7E7     		b	.L32
 513              	.L38:
 145:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 514              		.loc 1 145 3 view .LVU139
 515 0112 074D     		ldr	r5, .L39+4
 516 0114 02A9     		add	r1, sp, #8
 517 0116 55F82400 		ldr	r0, [r5, r4, lsl #2]
 518 011a FFF7FEFF 		bl	TIM_OC4Init
 519              	.LVL49:
 146:Bsp/periph_timer.c **** 	}
 520              		.loc 1 146 3 view .LVU140
 521 011e 0821     		movs	r1, #8
 522 0120 55F82400 		ldr	r0, [r5, r4, lsl #2]
 523 0124 FFF7FEFF 		bl	TIM_OC4PreloadConfig
 524              	.LVL50:
 525 0128 ADE7     		b	.L33
 526              	.L40:
 527 012a 00BF     		.align	2
 528              	.L39:
 529 012c 00000000 		.word	.LANCHOR0
 530 0130 00000000 		.word	.LANCHOR1
 531              		.cfi_endproc
 532              	.LFE125:
 534              		.section	.text.periph_Timer_PWM_SetEnable,"ax",%progbits
 535              		.align	1
 536              		.global	periph_Timer_PWM_SetEnable
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccr5uoAD.s 			page 14


 542              	periph_Timer_PWM_SetEnable:
 543              	.LVL51:
 544              	.LFB126:
 154:Bsp/periph_timer.c **** 
 155:Bsp/periph_timer.c **** void periph_Timer_PWM_SetEnable(Timer_list timerx,uint8_t state)
 156:Bsp/periph_timer.c **** {
 545              		.loc 1 156 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		.loc 1 156 1 is_stmt 0 view .LVU142
 550 0000 08B5     		push	{r3, lr}
 551              	.LCFI8:
 552              		.cfi_def_cfa_offset 8
 553              		.cfi_offset 3, -8
 554              		.cfi_offset 14, -4
 157:Bsp/periph_timer.c **** 	if(state)
 555              		.loc 1 157 2 is_stmt 1 view .LVU143
 556              		.loc 1 157 4 is_stmt 0 view .LVU144
 557 0002 31B1     		cbz	r1, .L42
 158:Bsp/periph_timer.c **** 	{
 159:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE); 
 558              		.loc 1 159 3 is_stmt 1 view .LVU145
 559 0004 0121     		movs	r1, #1
 560              	.LVL52:
 561              		.loc 1 159 3 is_stmt 0 view .LVU146
 562 0006 064B     		ldr	r3, .L45
 563 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 564              	.LVL53:
 565              		.loc 1 159 3 view .LVU147
 566 000c FFF7FEFF 		bl	TIM_Cmd
 567              	.LVL54:
 568              	.L41:
 160:Bsp/periph_timer.c **** 	}
 161:Bsp/periph_timer.c **** 	else
 162:Bsp/periph_timer.c **** 	{
 163:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE); 
 164:Bsp/periph_timer.c **** 	}
 165:Bsp/periph_timer.c **** }
 569              		.loc 1 165 1 view .LVU148
 570 0010 08BD     		pop	{r3, pc}
 571              	.LVL55:
 572              	.L42:
 163:Bsp/periph_timer.c **** 	}
 573              		.loc 1 163 3 is_stmt 1 view .LVU149
 574 0012 0021     		movs	r1, #0
 575              	.LVL56:
 163:Bsp/periph_timer.c **** 	}
 576              		.loc 1 163 3 is_stmt 0 view .LVU150
 577 0014 024B     		ldr	r3, .L45
 578 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 579              	.LVL57:
 163:Bsp/periph_timer.c **** 	}
 580              		.loc 1 163 3 view .LVU151
 581 001a FFF7FEFF 		bl	TIM_Cmd
 582              	.LVL58:
 583              		.loc 1 165 1 view .LVU152
ARM GAS  /tmp/ccr5uoAD.s 			page 15


 584 001e F7E7     		b	.L41
 585              	.L46:
 586              		.align	2
 587              	.L45:
 588 0020 00000000 		.word	.LANCHOR1
 589              		.cfi_endproc
 590              	.LFE126:
 592              		.section	.text.periph_Timer_DShotOutPut_Mode_Init,"ax",%progbits
 593              		.align	1
 594              		.global	periph_Timer_DShotOutPut_Mode_Init
 595              		.syntax unified
 596              		.thumb
 597              		.thumb_func
 598              		.fpu fpv4-sp-d16
 600              	periph_Timer_DShotOutPut_Mode_Init:
 601              	.LVL59:
 602              	.LFB127:
 166:Bsp/periph_timer.c **** 
 167:Bsp/periph_timer.c **** void periph_Timer_DShotOutPut_Mode_Init(Timer_list timerx,Timer_PWM_Channel_State CH1_State,Timer_P
 168:Bsp/periph_timer.c **** 																				uint32_t Buff_Size,uint32_t CH1_Buff,uint32_t CH2_Buff,uint32_t CH3_Buff,uint32
 169:Bsp/periph_timer.c **** {
 603              		.loc 1 169 1 is_stmt 1 view -0
 604              		.cfi_startproc
 605              		@ args = 24, pretend = 0, frame = 96
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 607              		.loc 1 169 1 is_stmt 0 view .LVU154
 608 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 609              	.LCFI9:
 610              		.cfi_def_cfa_offset 32
 611              		.cfi_offset 4, -32
 612              		.cfi_offset 5, -28
 613              		.cfi_offset 6, -24
 614              		.cfi_offset 7, -20
 615              		.cfi_offset 8, -16
 616              		.cfi_offset 9, -12
 617              		.cfi_offset 10, -8
 618              		.cfi_offset 14, -4
 619 0004 9AB0     		sub	sp, sp, #104
 620              	.LCFI10:
 621              		.cfi_def_cfa_offset 136
 622 0006 0446     		mov	r4, r0
 623 0008 8946     		mov	r9, r1
 624 000a 9046     		mov	r8, r2
 625 000c 1F46     		mov	r7, r3
 626 000e 9DF88850 		ldrb	r5, [sp, #136]	@ zero_extendqisi2
 170:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef 	TIM_TimeBaseStructure;
 627              		.loc 1 170 2 is_stmt 1 view .LVU155
 171:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef 				TIM_OCInitStructure;	
 628              		.loc 1 171 2 view .LVU156
 172:Bsp/periph_timer.c **** 	DMA_InitTypeDef  					DMA_InitStructure;
 629              		.loc 1 172 2 view .LVU157
 173:Bsp/periph_timer.c **** 
 174:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 630              		.loc 1 174 2 view .LVU158
 631 0012 0095     		str	r5, [sp]
 632 0014 FFF7FEFF 		bl	periph_Timer_IO_Init
 633              	.LVL60:
ARM GAS  /tmp/ccr5uoAD.s 			page 16


 175:Bsp/periph_timer.c **** 	
 176:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx],ENABLE); 
 634              		.loc 1 176 2 view .LVU159
 635 0018 0121     		movs	r1, #1
 636 001a 964B     		ldr	r3, .L73
 637 001c 53F82400 		ldr	r0, [r3, r4, lsl #2]
 638 0020 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 639              	.LVL61:
 177:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 640              		.loc 1 177 2 view .LVU160
 641 0024 DFF850A2 		ldr	r10, .L73+4
 642 0028 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 643 002c FFF7FEFF 		bl	TIM_DeInit
 644              	.LVL62:
 178:Bsp/periph_timer.c **** 	
 179:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = TIM_DShot600_Period;
 645              		.loc 1 179 2 view .LVU161
 646              		.loc 1 179 35 is_stmt 0 view .LVU162
 647 0030 4523     		movs	r3, #69
 648 0032 1893     		str	r3, [sp, #96]
 180:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = TIM_DShot600_Prescaler;
 649              		.loc 1 180 2 is_stmt 1 view .LVU163
 650              		.loc 1 180 38 is_stmt 0 view .LVU164
 651 0034 0323     		movs	r3, #3
 652 0036 ADF85C30 		strh	r3, [sp, #92]	@ movhi
 181:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 653              		.loc 1 181 2 is_stmt 1 view .LVU165
 654              		.loc 1 181 42 is_stmt 0 view .LVU166
 655 003a 0026     		movs	r6, #0
 656 003c ADF86460 		strh	r6, [sp, #100]	@ movhi
 182:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 657              		.loc 1 182 2 is_stmt 1 view .LVU167
 658              		.loc 1 182 40 is_stmt 0 view .LVU168
 659 0040 ADF85E60 		strh	r6, [sp, #94]	@ movhi
 183:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 660              		.loc 1 183 2 is_stmt 1 view .LVU169
 661 0044 17A9     		add	r1, sp, #92
 662 0046 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 663 004a FFF7FEFF 		bl	TIM_TimeBaseInit
 664              	.LVL63:
 184:Bsp/periph_timer.c **** 	
 185:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 665              		.loc 1 185 2 view .LVU170
 666 004e 12A8     		add	r0, sp, #72
 667 0050 FFF7FEFF 		bl	TIM_OCStructInit
 668              	.LVL64:
 186:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 669              		.loc 1 186 2 view .LVU171
 670              		.loc 1 186 33 is_stmt 0 view .LVU172
 671 0054 6023     		movs	r3, #96
 672 0056 ADF84830 		strh	r3, [sp, #72]	@ movhi
 187:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 673              		.loc 1 187 2 is_stmt 1 view .LVU173
 674              		.loc 1 187 38 is_stmt 0 view .LVU174
 675 005a 0123     		movs	r3, #1
 676 005c ADF84A30 		strh	r3, [sp, #74]	@ movhi
 188:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
ARM GAS  /tmp/ccr5uoAD.s 			page 17


 677              		.loc 1 188 2 is_stmt 1 view .LVU175
 678              		.loc 1 188 37 is_stmt 0 view .LVU176
 679 0060 ADF85460 		strh	r6, [sp, #84]	@ movhi
 189:Bsp/periph_timer.c **** 
 190:Bsp/periph_timer.c **** 	if(CH1_State == PWM_CH1_Enable)
 680              		.loc 1 190 2 is_stmt 1 view .LVU177
 681              		.loc 1 190 4 is_stmt 0 view .LVU178
 682 0064 9945     		cmp	r9, r3
 683 0066 20D0     		beq	.L61
 684              	.L48:
 191:Bsp/periph_timer.c **** 	{
 192:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 193:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 194:Bsp/periph_timer.c **** 	}
 195:Bsp/periph_timer.c **** 	
 196:Bsp/periph_timer.c **** 	if(CH2_State == PWM_CH2_Enable)
 685              		.loc 1 196 2 is_stmt 1 view .LVU179
 686              		.loc 1 196 4 is_stmt 0 view .LVU180
 687 0068 B8F1010F 		cmp	r8, #1
 688 006c 28D0     		beq	.L62
 689              	.L49:
 197:Bsp/periph_timer.c **** 	{
 198:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 199:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 200:Bsp/periph_timer.c **** 	}
 201:Bsp/periph_timer.c **** 
 202:Bsp/periph_timer.c **** 	if(CH3_State == PWM_CH3_Enable)
 690              		.loc 1 202 2 is_stmt 1 view .LVU181
 691              		.loc 1 202 4 is_stmt 0 view .LVU182
 692 006e 012F     		cmp	r7, #1
 693 0070 32D0     		beq	.L63
 694              	.L50:
 203:Bsp/periph_timer.c **** 	{
 204:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 205:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 206:Bsp/periph_timer.c **** 	}
 207:Bsp/periph_timer.c **** 
 208:Bsp/periph_timer.c **** 	if(CH4_State == PWM_CH4_Enable)
 695              		.loc 1 208 2 is_stmt 1 view .LVU183
 696              		.loc 1 208 4 is_stmt 0 view .LVU184
 697 0072 012D     		cmp	r5, #1
 698 0074 3CD0     		beq	.L64
 699              	.L51:
 209:Bsp/periph_timer.c **** 	{		
 210:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 211:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 212:Bsp/periph_timer.c **** 	}
 213:Bsp/periph_timer.c **** 	
 214:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE); 
 700              		.loc 1 214 2 is_stmt 1 view .LVU185
 701 0076 804E     		ldr	r6, .L73+4
 702 0078 0121     		movs	r1, #1
 703 007a 56F82400 		ldr	r0, [r6, r4, lsl #2]
 704 007e FFF7FEFF 		bl	TIM_ARRPreloadConfig
 705              	.LVL65:
 215:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 706              		.loc 1 215 2 view .LVU186
ARM GAS  /tmp/ccr5uoAD.s 			page 18


 707 0082 0121     		movs	r1, #1
 708 0084 56F82400 		ldr	r0, [r6, r4, lsl #2]
 709 0088 FFF7FEFF 		bl	TIM_Cmd
 710              	.LVL66:
 216:Bsp/periph_timer.c **** 
 217:Bsp/periph_timer.c **** 	if(CH1_State == PWM_CH1_Enable)
 711              		.loc 1 217 2 view .LVU187
 712              		.loc 1 217 4 is_stmt 0 view .LVU188
 713 008c B9F1010F 		cmp	r9, #1
 714 0090 3AD0     		beq	.L65
 715              	.L52:
 218:Bsp/periph_timer.c **** 	{
 219:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC1, ENABLE); 
 220:Bsp/periph_timer.c **** 
 221:Bsp/periph_timer.c **** 		if(timerx == Timer_2)
 222:Bsp/periph_timer.c **** 		{
 223:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH1_DMA_Channel, (uint32_t)&(TIM2->CCR1), CH1_Buff, Buff
 224:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 225:Bsp/periph_timer.c **** 		}
 226:Bsp/periph_timer.c **** 		else if(timerx == Timer_3)
 227:Bsp/periph_timer.c **** 		{
 228:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH1_DMA_Channel, (uint32_t)&(TIM3->CCR1), CH1_Buff, Buff
 229:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 230:Bsp/periph_timer.c **** 		}
 231:Bsp/periph_timer.c **** 	}
 232:Bsp/periph_timer.c **** 	
 233:Bsp/periph_timer.c **** 	if(CH2_State == PWM_CH2_Enable)
 716              		.loc 1 233 2 is_stmt 1 view .LVU189
 717              		.loc 1 233 4 is_stmt 0 view .LVU190
 718 0092 B8F1010F 		cmp	r8, #1
 719 0096 63D0     		beq	.L66
 720              	.L54:
 234:Bsp/periph_timer.c **** 	{
 235:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC2, ENABLE); 
 236:Bsp/periph_timer.c **** 		
 237:Bsp/periph_timer.c **** 		if(timerx == Timer_2)
 238:Bsp/periph_timer.c **** 		{
 239:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH2_DMA_Channel, (uint32_t)&(TIM2->CCR2), CH2_Buff, Buff
 240:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 241:Bsp/periph_timer.c **** 		}
 242:Bsp/periph_timer.c **** 		else if(timerx == Timer_3)
 243:Bsp/periph_timer.c **** 		{
 244:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t)&(TIM3->CCR2), CH2_Buff, Buff
 245:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 246:Bsp/periph_timer.c **** 		}
 247:Bsp/periph_timer.c **** 	}
 248:Bsp/periph_timer.c **** 
 249:Bsp/periph_timer.c **** 	if(CH3_State == PWM_CH3_Enable)
 721              		.loc 1 249 2 is_stmt 1 view .LVU191
 722              		.loc 1 249 4 is_stmt 0 view .LVU192
 723 0098 012F     		cmp	r7, #1
 724 009a 00F08E80 		beq	.L67
 725              	.L56:
 250:Bsp/periph_timer.c **** 	{
 251:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC3, ENABLE); 
 252:Bsp/periph_timer.c **** 
 253:Bsp/periph_timer.c **** 		if(timerx == Timer_2)
ARM GAS  /tmp/ccr5uoAD.s 			page 19


 254:Bsp/periph_timer.c **** 		{
 255:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH3_DMA_Channel, (uint32_t)&(TIM2->CCR3), CH3_Buff, Buff
 256:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 257:Bsp/periph_timer.c **** 		}
 258:Bsp/periph_timer.c **** 		else if(timerx == Timer_3)
 259:Bsp/periph_timer.c **** 		{
 260:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t)&(TIM3->CCR3), CH3_Buff, Buff
 261:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 262:Bsp/periph_timer.c **** 		}
 263:Bsp/periph_timer.c **** 	}
 264:Bsp/periph_timer.c **** 
 265:Bsp/periph_timer.c **** 	if(CH4_State == PWM_CH4_Enable)
 726              		.loc 1 265 2 is_stmt 1 view .LVU193
 727              		.loc 1 265 4 is_stmt 0 view .LVU194
 728 009e 012D     		cmp	r5, #1
 729 00a0 00F0B980 		beq	.L68
 730              	.L47:
 266:Bsp/periph_timer.c **** 	{
 267:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC4, ENABLE); 
 268:Bsp/periph_timer.c **** 
 269:Bsp/periph_timer.c **** 		if(timerx == Timer_2)
 270:Bsp/periph_timer.c **** 		{
 271:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH4_DMA_Channel, (uint32_t)&(TIM2->CCR4), CH4_Buff, Buff
 272:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 273:Bsp/periph_timer.c **** 		}
 274:Bsp/periph_timer.c **** 		else if(timerx == Timer_3)
 275:Bsp/periph_timer.c **** 		{
 276:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH4_DMA_Channel, (uint32_t)&(TIM3->CCR4), CH4_Buff, Buff
 277:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 278:Bsp/periph_timer.c **** 		}
 279:Bsp/periph_timer.c **** 	}	
 280:Bsp/periph_timer.c **** }
 731              		.loc 1 280 1 view .LVU195
 732 00a4 1AB0     		add	sp, sp, #104
 733              	.LCFI11:
 734              		.cfi_remember_state
 735              		.cfi_def_cfa_offset 32
 736              		@ sp needed
 737 00a6 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 738              	.LVL67:
 739              	.L61:
 740              	.LCFI12:
 741              		.cfi_restore_state
 192:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 742              		.loc 1 192 3 is_stmt 1 view .LVU196
 743 00aa 12A9     		add	r1, sp, #72
 744 00ac 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 745 00b0 FFF7FEFF 		bl	TIM_OC1Init
 746              	.LVL68:
 193:Bsp/periph_timer.c **** 	}
 747              		.loc 1 193 3 view .LVU197
 748 00b4 0821     		movs	r1, #8
 749 00b6 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 750 00ba FFF7FEFF 		bl	TIM_OC1PreloadConfig
 751              	.LVL69:
 752 00be D3E7     		b	.L48
 753              	.L62:
ARM GAS  /tmp/ccr5uoAD.s 			page 20


 198:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 754              		.loc 1 198 3 view .LVU198
 755 00c0 6D4E     		ldr	r6, .L73+4
 756 00c2 12A9     		add	r1, sp, #72
 757 00c4 56F82400 		ldr	r0, [r6, r4, lsl #2]
 758 00c8 FFF7FEFF 		bl	TIM_OC2Init
 759              	.LVL70:
 199:Bsp/periph_timer.c **** 	}
 760              		.loc 1 199 3 view .LVU199
 761 00cc 0821     		movs	r1, #8
 762 00ce 56F82400 		ldr	r0, [r6, r4, lsl #2]
 763 00d2 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 764              	.LVL71:
 765 00d6 CAE7     		b	.L49
 766              	.L63:
 204:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 767              		.loc 1 204 3 view .LVU200
 768 00d8 674E     		ldr	r6, .L73+4
 769 00da 12A9     		add	r1, sp, #72
 770 00dc 56F82400 		ldr	r0, [r6, r4, lsl #2]
 771 00e0 FFF7FEFF 		bl	TIM_OC3Init
 772              	.LVL72:
 205:Bsp/periph_timer.c **** 	}
 773              		.loc 1 205 3 view .LVU201
 774 00e4 0821     		movs	r1, #8
 775 00e6 56F82400 		ldr	r0, [r6, r4, lsl #2]
 776 00ea FFF7FEFF 		bl	TIM_OC3PreloadConfig
 777              	.LVL73:
 778 00ee C0E7     		b	.L50
 779              	.L64:
 210:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 780              		.loc 1 210 3 view .LVU202
 781 00f0 614E     		ldr	r6, .L73+4
 782 00f2 12A9     		add	r1, sp, #72
 783 00f4 56F82400 		ldr	r0, [r6, r4, lsl #2]
 784 00f8 FFF7FEFF 		bl	TIM_OC4Init
 785              	.LVL74:
 211:Bsp/periph_timer.c **** 	}
 786              		.loc 1 211 3 view .LVU203
 787 00fc 0821     		movs	r1, #8
 788 00fe 56F82400 		ldr	r0, [r6, r4, lsl #2]
 789 0102 FFF7FEFF 		bl	TIM_OC4PreloadConfig
 790              	.LVL75:
 791 0106 B6E7     		b	.L51
 792              	.L65:
 219:Bsp/periph_timer.c **** 
 793              		.loc 1 219 3 view .LVU204
 794 0108 0122     		movs	r2, #1
 795 010a 4FF40071 		mov	r1, #512
 796 010e 56F82400 		ldr	r0, [r6, r4, lsl #2]
 797 0112 FFF7FEFF 		bl	TIM_DMACmd
 798              	.LVL76:
 221:Bsp/periph_timer.c **** 		{
 799              		.loc 1 221 3 view .LVU205
 221:Bsp/periph_timer.c **** 		{
 800              		.loc 1 221 5 is_stmt 0 view .LVU206
 801 0116 94B1     		cbz	r4, .L69
ARM GAS  /tmp/ccr5uoAD.s 			page 21


 226:Bsp/periph_timer.c **** 		{
 802              		.loc 1 226 8 is_stmt 1 view .LVU207
 226:Bsp/periph_timer.c **** 		{
 803              		.loc 1 226 10 is_stmt 0 view .LVU208
 804 0118 012C     		cmp	r4, #1
 805 011a BAD1     		bne	.L52
 806              	.LBB2:
 228:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 807              		.loc 1 228 4 is_stmt 1 view .LVU209
 808 011c 239B     		ldr	r3, [sp, #140]
 809 011e 0093     		str	r3, [sp]
 810 0120 249B     		ldr	r3, [sp, #144]
 811 0122 564A     		ldr	r2, .L73+8
 812 0124 4FF02061 		mov	r1, #167772160
 813 0128 03A8     		add	r0, sp, #12
 814 012a FFF7FEFF 		bl	periph_DMA_TIM
 815              	.LVL77:
 229:Bsp/periph_timer.c **** 		}
 816              		.loc 1 229 4 view .LVU210
 817 012e 0023     		movs	r3, #0
 818 0130 03AA     		add	r2, sp, #12
 819 0132 5349     		ldr	r1, .L73+12
 820 0134 4FF40010 		mov	r0, #2097152
 821 0138 FFF7FEFF 		bl	periph_DMA_Init
 822              	.LVL78:
 823 013c A9E7     		b	.L52
 824              	.L69:
 825              	.LBE2:
 826              	.LBB3:
 223:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 827              		.loc 1 223 4 view .LVU211
 828 013e 239B     		ldr	r3, [sp, #140]
 829 0140 0093     		str	r3, [sp]
 830 0142 249B     		ldr	r3, [sp, #144]
 831 0144 4F4A     		ldr	r2, .L73+16
 832 0146 4FF0C061 		mov	r1, #100663296
 833 014a 03A8     		add	r0, sp, #12
 834 014c FFF7FEFF 		bl	periph_DMA_TIM
 835              	.LVL79:
 224:Bsp/periph_timer.c **** 		}
 836              		.loc 1 224 4 view .LVU212
 837 0150 0023     		movs	r3, #0
 838 0152 03AA     		add	r2, sp, #12
 839 0154 4C49     		ldr	r1, .L73+20
 840 0156 4FF40010 		mov	r0, #2097152
 841 015a FFF7FEFF 		bl	periph_DMA_Init
 842              	.LVL80:
 843              	.LBE3:
 844 015e 98E7     		b	.L52
 845              	.L66:
 235:Bsp/periph_timer.c **** 		
 846              		.loc 1 235 3 view .LVU213
 847 0160 0122     		movs	r2, #1
 848 0162 4FF48061 		mov	r1, #1024
 849 0166 444B     		ldr	r3, .L73+4
 850 0168 53F82400 		ldr	r0, [r3, r4, lsl #2]
 851 016c FFF7FEFF 		bl	TIM_DMACmd
ARM GAS  /tmp/ccr5uoAD.s 			page 22


 852              	.LVL81:
 237:Bsp/periph_timer.c **** 		{
 853              		.loc 1 237 3 view .LVU214
 237:Bsp/periph_timer.c **** 		{
 854              		.loc 1 237 5 is_stmt 0 view .LVU215
 855 0170 94B1     		cbz	r4, .L70
 242:Bsp/periph_timer.c **** 		{
 856              		.loc 1 242 8 is_stmt 1 view .LVU216
 242:Bsp/periph_timer.c **** 		{
 857              		.loc 1 242 10 is_stmt 0 view .LVU217
 858 0172 012C     		cmp	r4, #1
 859 0174 90D1     		bne	.L54
 860              	.LBB4:
 244:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 861              		.loc 1 244 4 is_stmt 1 view .LVU218
 862 0176 239B     		ldr	r3, [sp, #140]
 863 0178 0093     		str	r3, [sp]
 864 017a 259B     		ldr	r3, [sp, #148]
 865 017c 434A     		ldr	r2, .L73+24
 866 017e 4FF02061 		mov	r1, #167772160
 867 0182 03A8     		add	r0, sp, #12
 868 0184 FFF7FEFF 		bl	periph_DMA_TIM
 869              	.LVL82:
 245:Bsp/periph_timer.c **** 		}
 870              		.loc 1 245 4 view .LVU219
 871 0188 0023     		movs	r3, #0
 872 018a 03AA     		add	r2, sp, #12
 873 018c 3E49     		ldr	r1, .L73+20
 874 018e 4FF40010 		mov	r0, #2097152
 875 0192 FFF7FEFF 		bl	periph_DMA_Init
 876              	.LVL83:
 877 0196 7FE7     		b	.L54
 878              	.L70:
 879              	.LBE4:
 880              	.LBB5:
 239:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 881              		.loc 1 239 4 view .LVU220
 882 0198 239B     		ldr	r3, [sp, #140]
 883 019a 0093     		str	r3, [sp]
 884 019c 259B     		ldr	r3, [sp, #148]
 885 019e 3C4A     		ldr	r2, .L73+28
 886 01a0 4FF0C061 		mov	r1, #100663296
 887 01a4 03A8     		add	r0, sp, #12
 888 01a6 FFF7FEFF 		bl	periph_DMA_TIM
 889              	.LVL84:
 240:Bsp/periph_timer.c **** 		}
 890              		.loc 1 240 4 view .LVU221
 891 01aa 0023     		movs	r3, #0
 892 01ac 03AA     		add	r2, sp, #12
 893 01ae 3949     		ldr	r1, .L73+32
 894 01b0 4FF40010 		mov	r0, #2097152
 895 01b4 FFF7FEFF 		bl	periph_DMA_Init
 896              	.LVL85:
 897              	.LBE5:
 898 01b8 6EE7     		b	.L54
 899              	.L67:
 251:Bsp/periph_timer.c **** 
ARM GAS  /tmp/ccr5uoAD.s 			page 23


 900              		.loc 1 251 3 view .LVU222
 901 01ba 0122     		movs	r2, #1
 902 01bc 4FF40061 		mov	r1, #2048
 903 01c0 2D4B     		ldr	r3, .L73+4
 904 01c2 53F82400 		ldr	r0, [r3, r4, lsl #2]
 905 01c6 FFF7FEFF 		bl	TIM_DMACmd
 906              	.LVL86:
 253:Bsp/periph_timer.c **** 		{
 907              		.loc 1 253 3 view .LVU223
 253:Bsp/periph_timer.c **** 		{
 908              		.loc 1 253 5 is_stmt 0 view .LVU224
 909 01ca 9CB1     		cbz	r4, .L71
 258:Bsp/periph_timer.c **** 		{
 910              		.loc 1 258 8 is_stmt 1 view .LVU225
 258:Bsp/periph_timer.c **** 		{
 911              		.loc 1 258 10 is_stmt 0 view .LVU226
 912 01cc 012C     		cmp	r4, #1
 913 01ce 7FF466AF 		bne	.L56
 914              	.LBB6:
 260:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 915              		.loc 1 260 4 is_stmt 1 view .LVU227
 916 01d2 239B     		ldr	r3, [sp, #140]
 917 01d4 0093     		str	r3, [sp]
 918 01d6 269B     		ldr	r3, [sp, #152]
 919 01d8 2F4A     		ldr	r2, .L73+36
 920 01da 4FF02061 		mov	r1, #167772160
 921 01de 03A8     		add	r0, sp, #12
 922 01e0 FFF7FEFF 		bl	periph_DMA_TIM
 923              	.LVL87:
 261:Bsp/periph_timer.c **** 		}
 924              		.loc 1 261 4 view .LVU228
 925 01e4 0023     		movs	r3, #0
 926 01e6 03AA     		add	r2, sp, #12
 927 01e8 2C49     		ldr	r1, .L73+40
 928 01ea 4FF40010 		mov	r0, #2097152
 929 01ee FFF7FEFF 		bl	periph_DMA_Init
 930              	.LVL88:
 931 01f2 54E7     		b	.L56
 932              	.L71:
 933              	.LBE6:
 934              	.LBB7:
 255:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 935              		.loc 1 255 4 view .LVU229
 936 01f4 239B     		ldr	r3, [sp, #140]
 937 01f6 0093     		str	r3, [sp]
 938 01f8 269B     		ldr	r3, [sp, #152]
 939 01fa 294A     		ldr	r2, .L73+44
 940 01fc 4FF0C061 		mov	r1, #100663296
 941 0200 03A8     		add	r0, sp, #12
 942 0202 FFF7FEFF 		bl	periph_DMA_TIM
 943              	.LVL89:
 256:Bsp/periph_timer.c **** 		}
 944              		.loc 1 256 4 view .LVU230
 945 0206 0023     		movs	r3, #0
 946 0208 03AA     		add	r2, sp, #12
 947 020a 2649     		ldr	r1, .L73+48
 948 020c 4FF40010 		mov	r0, #2097152
ARM GAS  /tmp/ccr5uoAD.s 			page 24


 949 0210 FFF7FEFF 		bl	periph_DMA_Init
 950              	.LVL90:
 951              	.LBE7:
 952 0214 43E7     		b	.L56
 953              	.L68:
 267:Bsp/periph_timer.c **** 
 954              		.loc 1 267 3 view .LVU231
 955 0216 0122     		movs	r2, #1
 956 0218 4FF48051 		mov	r1, #4096
 957 021c 164B     		ldr	r3, .L73+4
 958 021e 53F82400 		ldr	r0, [r3, r4, lsl #2]
 959 0222 FFF7FEFF 		bl	TIM_DMACmd
 960              	.LVL91:
 269:Bsp/periph_timer.c **** 		{
 961              		.loc 1 269 3 view .LVU232
 269:Bsp/periph_timer.c **** 		{
 962              		.loc 1 269 5 is_stmt 0 view .LVU233
 963 0226 9CB1     		cbz	r4, .L72
 274:Bsp/periph_timer.c **** 		{
 964              		.loc 1 274 8 is_stmt 1 view .LVU234
 274:Bsp/periph_timer.c **** 		{
 965              		.loc 1 274 10 is_stmt 0 view .LVU235
 966 0228 012C     		cmp	r4, #1
 967 022a 7FF43BAF 		bne	.L47
 968              	.LBB8:
 276:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 969              		.loc 1 276 4 is_stmt 1 view .LVU236
 970 022e 239B     		ldr	r3, [sp, #140]
 971 0230 0093     		str	r3, [sp]
 972 0232 279B     		ldr	r3, [sp, #156]
 973 0234 1C4A     		ldr	r2, .L73+52
 974 0236 4FF02061 		mov	r1, #167772160
 975 023a 03A8     		add	r0, sp, #12
 976 023c FFF7FEFF 		bl	periph_DMA_TIM
 977              	.LVL92:
 277:Bsp/periph_timer.c **** 		}
 978              		.loc 1 277 4 view .LVU237
 979 0240 0023     		movs	r3, #0
 980 0242 03AA     		add	r2, sp, #12
 981 0244 1949     		ldr	r1, .L73+56
 982 0246 4FF40010 		mov	r0, #2097152
 983 024a FFF7FEFF 		bl	periph_DMA_Init
 984              	.LVL93:
 985              	.LBE8:
 986              		.loc 1 280 1 is_stmt 0 view .LVU238
 987 024e 29E7     		b	.L47
 988              	.L72:
 989              	.LBB9:
 271:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 990              		.loc 1 271 4 is_stmt 1 view .LVU239
 991 0250 239B     		ldr	r3, [sp, #140]
 992 0252 0093     		str	r3, [sp]
 993 0254 279B     		ldr	r3, [sp, #156]
 994 0256 164A     		ldr	r2, .L73+60
 995 0258 4FF0C061 		mov	r1, #100663296
 996 025c 03A8     		add	r0, sp, #12
 997 025e FFF7FEFF 		bl	periph_DMA_TIM
ARM GAS  /tmp/ccr5uoAD.s 			page 25


 998              	.LVL94:
 272:Bsp/periph_timer.c **** 		}
 999              		.loc 1 272 4 view .LVU240
 1000 0262 0023     		movs	r3, #0
 1001 0264 03AA     		add	r2, sp, #12
 1002 0266 0B49     		ldr	r1, .L73+32
 1003 0268 4FF40010 		mov	r0, #2097152
 1004 026c FFF7FEFF 		bl	periph_DMA_Init
 1005              	.LVL95:
 1006              	.LBE9:
 1007 0270 18E7     		b	.L47
 1008              	.L74:
 1009 0272 00BF     		.align	2
 1010              	.L73:
 1011 0274 00000000 		.word	.LANCHOR0
 1012 0278 00000000 		.word	.LANCHOR1
 1013 027c 34040040 		.word	1073742900
 1014 0280 70600240 		.word	1073897584
 1015 0284 34000040 		.word	1073741876
 1016 0288 88600240 		.word	1073897608
 1017 028c 38040040 		.word	1073742904
 1018 0290 38000040 		.word	1073741880
 1019 0294 A0600240 		.word	1073897632
 1020 0298 3C040040 		.word	1073742908
 1021 029c B8600240 		.word	1073897656
 1022 02a0 3C000040 		.word	1073741884
 1023 02a4 28600240 		.word	1073897512
 1024 02a8 40040040 		.word	1073742912
 1025 02ac 40600240 		.word	1073897536
 1026 02b0 40000040 		.word	1073741888
 1027              		.cfi_endproc
 1028              	.LFE127:
 1030              		.section	.text.periph_Timer_Set_PWMOutPut,"ax",%progbits
 1031              		.align	1
 1032              		.global	periph_Timer_Set_PWMOutPut
 1033              		.syntax unified
 1034              		.thumb
 1035              		.thumb_func
 1036              		.fpu fpv4-sp-d16
 1038              	periph_Timer_Set_PWMOutPut:
 1039              	.LVL96:
 1040              	.LFB128:
 281:Bsp/periph_timer.c **** 
 282:Bsp/periph_timer.c **** void periph_Timer_Set_PWMOutPut(Timer_list timerx,PWM_OutPut_Channel Channel,uint32_t value)
 283:Bsp/periph_timer.c **** {
 1041              		.loc 1 283 1 view -0
 1042              		.cfi_startproc
 1043              		@ args = 0, pretend = 0, frame = 0
 1044              		@ frame_needed = 0, uses_anonymous_args = 0
 1045              		.loc 1 283 1 is_stmt 0 view .LVU242
 1046 0000 08B5     		push	{r3, lr}
 1047              	.LCFI13:
 1048              		.cfi_def_cfa_offset 8
 1049              		.cfi_offset 3, -8
 1050              		.cfi_offset 14, -4
 284:Bsp/periph_timer.c **** 	PWM_Set_Value[Channel](Timer_Port[timerx],value);
 1051              		.loc 1 284 2 is_stmt 1 view .LVU243
ARM GAS  /tmp/ccr5uoAD.s 			page 26


 1052              		.loc 1 284 15 is_stmt 0 view .LVU244
 1053 0002 044B     		ldr	r3, .L77
 1054 0004 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1055              		.loc 1 284 2 view .LVU245
 1056 0008 1146     		mov	r1, r2
 1057              	.LVL97:
 1058              		.loc 1 284 2 view .LVU246
 1059 000a 034A     		ldr	r2, .L77+4
 1060              	.LVL98:
 1061              		.loc 1 284 2 view .LVU247
 1062 000c 52F82000 		ldr	r0, [r2, r0, lsl #2]
 1063              	.LVL99:
 1064              		.loc 1 284 2 view .LVU248
 1065 0010 9847     		blx	r3
 1066              	.LVL100:
 285:Bsp/periph_timer.c **** }
 1067              		.loc 1 285 1 view .LVU249
 1068 0012 08BD     		pop	{r3, pc}
 1069              	.L78:
 1070              		.align	2
 1071              	.L77:
 1072 0014 00000000 		.word	.LANCHOR3
 1073 0018 00000000 		.word	.LANCHOR1
 1074              		.cfi_endproc
 1075              	.LFE128:
 1077              		.section	.text.periph_Timer_Counter_SetEnable,"ax",%progbits
 1078              		.align	1
 1079              		.global	periph_Timer_Counter_SetEnable
 1080              		.syntax unified
 1081              		.thumb
 1082              		.thumb_func
 1083              		.fpu fpv4-sp-d16
 1085              	periph_Timer_Counter_SetEnable:
 1086              	.LVL101:
 1087              	.LFB129:
 286:Bsp/periph_timer.c **** 
 287:Bsp/periph_timer.c **** void periph_Timer_Counter_SetEnable(Timer_list timerx,uint8_t state)
 288:Bsp/periph_timer.c **** {
 1088              		.loc 1 288 1 is_stmt 1 view -0
 1089              		.cfi_startproc
 1090              		@ args = 0, pretend = 0, frame = 0
 1091              		@ frame_needed = 0, uses_anonymous_args = 0
 1092              		.loc 1 288 1 is_stmt 0 view .LVU251
 1093 0000 08B5     		push	{r3, lr}
 1094              	.LCFI14:
 1095              		.cfi_def_cfa_offset 8
 1096              		.cfi_offset 3, -8
 1097              		.cfi_offset 14, -4
 289:Bsp/periph_timer.c **** 	if(state)
 1098              		.loc 1 289 2 is_stmt 1 view .LVU252
 1099              		.loc 1 289 4 is_stmt 0 view .LVU253
 1100 0002 31B1     		cbz	r1, .L80
 290:Bsp/periph_timer.c **** 	{
 291:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE); 
 1101              		.loc 1 291 3 is_stmt 1 view .LVU254
 1102 0004 0121     		movs	r1, #1
 1103              	.LVL102:
ARM GAS  /tmp/ccr5uoAD.s 			page 27


 1104              		.loc 1 291 3 is_stmt 0 view .LVU255
 1105 0006 064B     		ldr	r3, .L83
 1106 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1107              	.LVL103:
 1108              		.loc 1 291 3 view .LVU256
 1109 000c FFF7FEFF 		bl	TIM_Cmd
 1110              	.LVL104:
 1111              	.L79:
 292:Bsp/periph_timer.c **** 	}
 293:Bsp/periph_timer.c **** 	else
 294:Bsp/periph_timer.c **** 	{
 295:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE); 
 296:Bsp/periph_timer.c **** 	}
 297:Bsp/periph_timer.c **** }
 1112              		.loc 1 297 1 view .LVU257
 1113 0010 08BD     		pop	{r3, pc}
 1114              	.LVL105:
 1115              	.L80:
 295:Bsp/periph_timer.c **** 	}
 1116              		.loc 1 295 3 is_stmt 1 view .LVU258
 1117 0012 0021     		movs	r1, #0
 1118              	.LVL106:
 295:Bsp/periph_timer.c **** 	}
 1119              		.loc 1 295 3 is_stmt 0 view .LVU259
 1120 0014 024B     		ldr	r3, .L83
 1121 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1122              	.LVL107:
 295:Bsp/periph_timer.c **** 	}
 1123              		.loc 1 295 3 view .LVU260
 1124 001a FFF7FEFF 		bl	TIM_Cmd
 1125              	.LVL108:
 1126              		.loc 1 297 1 view .LVU261
 1127 001e F7E7     		b	.L79
 1128              	.L84:
 1129              		.align	2
 1130              	.L83:
 1131 0020 00000000 		.word	.LANCHOR1
 1132              		.cfi_endproc
 1133              	.LFE129:
 1135              		.global	Timer_Port
 1136              		.section	.data.Timer_Port,"aw"
 1137              		.align	2
 1138              		.set	.LANCHOR1,. + 0
 1141              	Timer_Port:
 1142 0000 00000040 		.word	1073741824
 1143 0004 00040040 		.word	1073742848
 1144 0008 00080040 		.word	1073743872
 1145              		.section	.rodata.PWM_Set_Value,"a"
 1146              		.align	2
 1147              		.set	.LANCHOR3,. + 0
 1150              	PWM_Set_Value:
 1151 0000 00000000 		.word	TIM_SetCompare1
 1152 0004 00000000 		.word	TIM_SetCompare2
 1153 0008 00000000 		.word	TIM_SetCompare3
 1154 000c 00000000 		.word	TIM_SetCompare4
 1155              		.section	.rodata.Timer_CLK,"a"
 1156              		.align	2
ARM GAS  /tmp/ccr5uoAD.s 			page 28


 1157              		.set	.LANCHOR0,. + 0
 1160              	Timer_CLK:
 1161 0000 01000000 		.word	1
 1162 0004 02000000 		.word	2
 1163 0008 04000000 		.word	4
 1164              		.section	.rodata.Timer_IRQ_Channel,"a"
 1165              		.align	2
 1166              		.set	.LANCHOR2,. + 0
 1169              	Timer_IRQ_Channel:
 1170 0000 1C       		.byte	28
 1171 0001 1D       		.byte	29
 1172 0002 1E       		.byte	30
 1173              		.text
 1174              	.Letext0:
 1175              		.file 2 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 1176              		.file 3 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 1177              		.file 4 "F4_CORE/core_cm4.h"
 1178              		.file 5 "USER/system_stm32f4xx.h"
 1179              		.file 6 "USER/stm32f4xx.h"
 1180              		.file 7 "FWLIB/inc/stm32f4xx_dma.h"
 1181              		.file 8 "FWLIB/inc/misc.h"
 1182              		.file 9 "FWLIB/inc/stm32f4xx_tim.h"
 1183              		.file 10 "Bsp/periph_timer.h"
 1184              		.file 11 "Bsp/periph_dma.h"
 1185              		.file 12 "FWLIB/inc/stm32f4xx_rcc.h"
 1186              		.file 13 "Bsp/periph_gpio.h"
ARM GAS  /tmp/ccr5uoAD.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_timer.c
     /tmp/ccr5uoAD.s:18     .text.periph_Timer_IO_Init:0000000000000000 $t
     /tmp/ccr5uoAD.s:25     .text.periph_Timer_IO_Init:0000000000000000 periph_Timer_IO_Init
     /tmp/ccr5uoAD.s:189    .text.periph_Timer_CounterMode_Init:0000000000000000 $t
     /tmp/ccr5uoAD.s:196    .text.periph_Timer_CounterMode_Init:0000000000000000 periph_Timer_CounterMode_Init
     /tmp/ccr5uoAD.s:300    .text.periph_Timer_CounterMode_Init:0000000000000074 $d
     /tmp/ccr5uoAD.s:307    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 $t
     /tmp/ccr5uoAD.s:314    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 periph_Timer_PWMOutPut_Mode_Init
     /tmp/ccr5uoAD.s:529    .text.periph_Timer_PWMOutPut_Mode_Init:000000000000012c $d
     /tmp/ccr5uoAD.s:535    .text.periph_Timer_PWM_SetEnable:0000000000000000 $t
     /tmp/ccr5uoAD.s:542    .text.periph_Timer_PWM_SetEnable:0000000000000000 periph_Timer_PWM_SetEnable
     /tmp/ccr5uoAD.s:588    .text.periph_Timer_PWM_SetEnable:0000000000000020 $d
     /tmp/ccr5uoAD.s:593    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 $t
     /tmp/ccr5uoAD.s:600    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 periph_Timer_DShotOutPut_Mode_Init
     /tmp/ccr5uoAD.s:1011   .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000274 $d
     /tmp/ccr5uoAD.s:1031   .text.periph_Timer_Set_PWMOutPut:0000000000000000 $t
     /tmp/ccr5uoAD.s:1038   .text.periph_Timer_Set_PWMOutPut:0000000000000000 periph_Timer_Set_PWMOutPut
     /tmp/ccr5uoAD.s:1072   .text.periph_Timer_Set_PWMOutPut:0000000000000014 $d
     /tmp/ccr5uoAD.s:1078   .text.periph_Timer_Counter_SetEnable:0000000000000000 $t
     /tmp/ccr5uoAD.s:1085   .text.periph_Timer_Counter_SetEnable:0000000000000000 periph_Timer_Counter_SetEnable
     /tmp/ccr5uoAD.s:1131   .text.periph_Timer_Counter_SetEnable:0000000000000020 $d
     /tmp/ccr5uoAD.s:1141   .data.Timer_Port:0000000000000000 Timer_Port
     /tmp/ccr5uoAD.s:1137   .data.Timer_Port:0000000000000000 $d
     /tmp/ccr5uoAD.s:1146   .rodata.PWM_Set_Value:0000000000000000 $d
     /tmp/ccr5uoAD.s:1150   .rodata.PWM_Set_Value:0000000000000000 PWM_Set_Value
     /tmp/ccr5uoAD.s:1156   .rodata.Timer_CLK:0000000000000000 $d
     /tmp/ccr5uoAD.s:1160   .rodata.Timer_CLK:0000000000000000 Timer_CLK
     /tmp/ccr5uoAD.s:1165   .rodata.Timer_IRQ_Channel:0000000000000000 $d
     /tmp/ccr5uoAD.s:1169   .rodata.Timer_IRQ_Channel:0000000000000000 Timer_IRQ_Channel

UNDEFINED SYMBOLS
GPIO_TIM4_PWMCH1_IO_Init
GPIO_TIM2_PWMCH1_IO_Init
GPIO_TIM3_PWMCH1_IO_Init
GPIO_TIM4_PWMCH2_IO_Init
GPIO_TIM2_PWMCH2_IO_Init
GPIO_TIM3_PWMCH2_IO_Init
GPIO_TIM4_PWMCH3_IO_Init
GPIO_TIM2_PWMCH3_IO_Init
GPIO_TIM3_PWMCH3_IO_Init
GPIO_TIM4_PWMCH4_IO_Init
GPIO_TIM2_PWMCH4_IO_Init
GPIO_TIM3_PWMCH4_IO_Init
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_ITConfig
TIM_Cmd
NVIC_Init
TIM_DeInit
TIM_OCStructInit
TIM_ARRPreloadConfig
TIM_ClearFlag
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
ARM GAS  /tmp/ccr5uoAD.s 			page 30


TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
TIM_DMACmd
periph_DMA_TIM
periph_DMA_Init
TIM_SetCompare1
TIM_SetCompare2
TIM_SetCompare3
TIM_SetCompare4
