/*
###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID ce-epo3-cad.ewi.tudelft.nl)
#  Generated on:      Thu Dec  8 16:09:51 2022
#  Design:            spc_clockgen
#  Command:           saveNetlist ../out/spc_clockgen.v -excludeLeafCell
###############################################################
*/
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  8 2022 15:46:33 CET (Dec  8 2022 14:46:33 UTC)
// Verification Directory fv/spc_clockgen 
module spc_clockgen (
	clk, 
	reset, 
	spc_clk);
   input clk;
   input reset;
   output spc_clk;

   // Internal wires
   wire FE_OFN0_spc_clk;
   wire [4:0] state;
   wire UNCONNECTED;
   wire n_0;
   wire n_1;
   wire n_2;
   wire n_3;
   wire n_4;
   wire n_6;
   wire n_7;
   wire n_8;
   wire n_9;
   wire n_10;
   wire n_11;
   wire n_12;

   BUFFD5BWP7T FE_OFC0_spc_clk (.I(FE_OFN0_spc_clk),
	.Z(spc_clk));
   DFQD1BWP7T \state_reg[4]  (.CP(clk),
	.D(n_11),
	.Q(state[4]));
   NR2XD0BWP7T g120 (.A1(n_10),
	.A2(reset),
	.ZN(n_11));
   AOI22D0BWP7T g122 (.A1(n_6),
	.A2(state[3]),
	.B1(n_8),
	.B2(state[4]),
	.ZN(n_10));
   OAI32D1BWP7T g123 (.A1(state[4]),
	.A2(n_8),
	.A3(n_2),
	.B1(state[2]),
	.B2(n_3),
	.ZN(n_9));
   CKXOR2D1BWP7T g124 (.A1(n_6),
	.A2(state[3]),
	.Z(n_7));
   OR2D1BWP7T g128 (.A1(n_4),
	.A2(state[4]),
	.Z(FE_OFN0_spc_clk));
   EDFKCND0BWP7T \state_reg[1]  (.CN(n_12),
	.CP(clk),
	.D(state[1]),
	.E(state[0]),
	.Q(UNCONNECTED),
	.QN(state[1]));
   AOI21D0BWP7T g130 (.A1(n_8),
	.A2(state[1]),
	.B(n_0),
	.ZN(n_4));
   NR2XD0BWP7T g126 (.A1(n_3),
	.A2(n_8),
	.ZN(n_6));
   INVD0BWP7T g127 (.I(n_3),
	.ZN(n_2));
   IND2D1BWP7T g131 (.A1(state[1]),
	.B1(state[0]),
	.ZN(n_3));
   INVD1BWP7T g135 (.I(reset),
	.ZN(n_12));
   DFKCND1BWP7T \state_reg[0]  (.CN(n_12),
	.CP(clk),
	.D(n_1),
	.Q(state[0]),
	.QN(n_1));
   DFKCND1BWP7T \state_reg[3]  (.CN(n_12),
	.CP(clk),
	.D(n_7),
	.Q(state[3]),
	.QN(n_0));
   DFKCND1BWP7T \state_reg[2]  (.CN(n_12),
	.CP(clk),
	.D(n_9),
	.Q(state[2]),
	.QN(n_8));
endmodule

