ğŸ“… Week 0 â€” Environment Setup & Tool Installation

This week focused on setting up the Linux environment (Ubuntu 20.04) and installing the essential open-source EDA tools required for the RISC-V SoC Tapeout journey.

ğŸ› ï¸ Tools Installed
1ï¸âƒ£ Verilog (Icarus Verilog)

Installed successfully on Ubuntu.

Verified installation by compiling and simulating a simple Verilog program.



2ï¸âƒ£ Yosys (Logic Synthesis Tool)

Installed open-source synthesis tool Yosys.

Confirmed installation by checking the version and opening the tool.



3ï¸âƒ£ GTKWave (Waveform Viewer)

Installed GTKWave to visualize simulation waveforms.

Verified installation by opening the GTKWave GUI.



âœ… Week 0 Summary

Completed environment setup on Ubuntu 20.04.

Installed 3 essential tools: Verilog (Icarus Verilog), Yosys, and GTKWave.

Verified that each tool works properly.

ğŸ“Œ This sets the foundation for RTL design and simulation tasks starting in Week 1.
