<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: メンバ一覧</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>AtomicSimpleCPU メンバ一覧</h1>これは全メンバの一覧です。<a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a>継承メンバも含んでいます。<table>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">_status</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ad7a501b28bdbe8b3e708cd1ef69ac191">activateContext</a>(ThreadID thread_num, Cycles delay)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9ff8fd374877c2ff6c10178aaad00852">advancePC</a>(Fault fault)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a91279baac0a912d72511088f03022a74">apic_clk_domain</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ad25e81d46bd9fe8b4f176b129a012bc6">AtomicSimpleCPU</a>(AtomicSimpleCPUParams *params)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a71551db7d052136dcf3e0ff87f935568">BaseSimpleCPU</a>(BaseSimpleCPUParams *params)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a06bfab070d35f298897393f7ee6e066c">bbMap</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#adee29d0de843b42df1f1caf92d388413">branchPred</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aaa7fb8cd1a26ae3d37471b17ac031f73">checker</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afc6b0526014df091373ec2c850508a55">checkForInterrupts</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a925a66fd31bbc43fa4bc4a90d5b316cb">checkPcEventQueue</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae14e8c918d9e0fa1f09581af157369e2">countInst</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a367f5d07843a54b9454fa6f733fd6d50">cpu_id</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a52d6d2514fb5ccecad4788d57738f544">curMacroStaticInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aa13454a445c3711abe528bdd288a953c">currentBBV</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a375bb98c835fcacb306ec154ac3c7f85">currentBBVInstCount</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#abd80e0d70258dae9a743c9930a385163">curStaticInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a836513db061d14f39d79751c40fa9951">data_read_req</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#af2cc98a9d486d932d85c4513a4670ca8">data_write_req</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7e2d118d430dcbebd896ba39811ef03b">dbg_vtophys</a>(Addr addr)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a14fe98d2073e51d9684da721ccee155d">dcache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a40a30a05f8e2b8b4c62c0ee0a019686a">dcache_access</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a08f04a43a6d731e966308aaeece77208">dcache_latency</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#adc175e76d2117b4ce568744b06f0b7f3">dcache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ab6b7665b418b12dc80b485e66d23ed19">dcachePort</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40">DcacheRetry</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae2ea7ce061e493bd28fe16d53d15d7b6">dcacheRetryCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a06d11574ef2a7c403c51d626e834d91e">dcacheStallCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b">DcacheWaitResponse</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca">DcacheWaitSwitch</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a49259982c98a7959f39b77db5069fea0">deallocateContext</a>(ThreadID thread_num)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aaed212049a9dd45ea37d46403a76713a">default_tracer</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a26789603cc94992d18f8ddedfff96acf">demapDataPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac8a36d45a839b07f50b73f1eee119615">demapInstPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2d698ff909513b48a1263f8a5440e067">demapPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6f7595c08ddf31d6a8646b0e14b28c46">do_checkpoint_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aa517e445b968db5f6e09649460450220">do_quiesce</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a110e001546710f99adde87d1746e9c49">do_statistics_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a4e932bfc8aa6dfb998b8496a0f04ace3">drain</a>(DrainManager *drain_manager)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#af9ba920f669cbe0f18c71846715d690a">drain_manager</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a8f020d3237536fe007fc488c4125c5d8">drainResume</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a75d388d574fc0e0122be1d7167cba0d3">dstage2_mmu</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6be3ef152e982fb57e224c4a32a431b7">dtb</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a62486d185ddea16fa00d4d02f5c39c98">dtb_walker_cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c">DTBWaitResponse</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a66f9c88f6fa05c882787a7e98a7101f5">fastmem</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2">Faulting</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0d06ede4b8656108bf00293f1ee0e035">fetchOffset</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ac5000747a59175f68c1efa108516eb16">function_trace</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ad9ee026563aba78102ce184249738572">function_trace_start</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aeea6b55ae1c4be53c21dbee434b221d4">getDataPort</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a840be0f7fe0a7a50b37b0552fe6ca506">getEA</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a40da530cb5dd380fd7fc0d786e94d5eb">getInstPort</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ab39525f324a8a93139e17327f6ccde10">haltContext</a>(ThreadID thread_num)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5f42e07ae335dff417664e91518c7f1e">hwrei</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6a2f1113123f35e7b40563253458e1bc">icache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ae92a283dea4788c5640b1c3714fc358f">icache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a35e511691227100effd63e8a7fc12989">icachePort</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15">IcacheRetry</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a86adafbcd047a925dfe292a237b44e79">icacheRetryCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2b9328bdb1a6898bfae824981cd64311">icacheStallCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852">IcacheWaitResponse</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724">IcacheWaitSwitch</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19">Idle</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a591131fa4ec30e59631a01f16393430e">idleFraction</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a64ba0dde58d6c2c1c5e24a0b3e3b506f">ifetch_req</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3fb19fcd9c09cfac7357af074b301868">inst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a53c92716db281ae16ffb693c6d7803c7">instAddr</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#afb28c1e93e4392feb92bba3a13860de6">interrupts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a60dc78ede18ae1c296442fd0d1cde61b">interval_stats</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a4ba2ebd08d9a7f8efe072ed006f2ba56">intervalCount</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a0c93f234d5028e73f388f7e730db728f">intervalDrift</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#afa2df438a2925349299948892f519ea2">intervalSize</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6d1804c8bb7cb5ff7f700541100052c4">isa</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a39929ad490826f819b29d55d6a5f1fb3">isa</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7834205597f6fdfa3801594ba899afcb">isa_class</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ac166e5bc3ddf730beb1282cf821096ae">isDrained</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [inline, private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a3efa5b96277fd1a9947fc495f93d81aa">istage2_mmu</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a05093b507c1f741f2150103b12ac7056">itb</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a37c8156fb7e91e4bb9bc8beeb4333d40">itb_walker_cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb">ITBWaitResponse</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a9d82c31af4135d722ed9d50479787e9a">l2cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af97b90e0b2b4a4e3fdb86e11f83e85e7">lastDcacheRetry</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8b4696062ef09ab956804a7a99491853">lastDcacheStall</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aa608cdd1d274fea9cbc038ab248469a1">lastIcacheRetry</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3e096aa6ed4182585302ca5aff38aa3a">lastIcacheStall</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a18a0f1e6c3d21c252b14ea6ae162e2ff">locked</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a5baeef1affeb41d3e04f0d3450d48f0c">max_insts_all_threads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#afa4e8faf201b5d5e4da394405ee84805">max_insts_any_thread</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a1ae95047fbaf997fcce9b1fce56e33c8">max_loads_all_threads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af0e664a8b890f123dd471b9d8f16aa69">max_loads_any_thread</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1a21696f33a7d38f251687ae0b5e9718">microPC</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a99768639c728ee835cce54b8b42b3d8f">misspeculating</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aceec6e28772f91b3cc921c0e3927b0c2">nextInstAddr</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a40be38a691cf502b6ba46aaefd86dc77">notIdleFraction</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac68cca0050062403dbc960ab2a97157a">numBranches</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af91f54462991887406de8312ee71ba69">numBranchMispred</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7298dfe65dbb56979d6cb073fcb92a74">numBusyCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a18b716819072434f709f1513e5078168">numCallsReturns</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a949ece84cfe5ba6af93b85de367806ef">numCCRegReads</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0bd5bc278dffd538498c492e41831997">numCCRegWrites</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a23ee17e43ac73ad292d6ffb605293364">numCondCtrlInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aecffaf5b7016d2d991dd5e1de1a8946e">numFpAluAccesses</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a925ac62d7f57c791a98868d640c3d195">numFpInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a958575f0f033dd22c762ca5e2be64034">numFpRegReads</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7b705046e187b82706fb786e8e8edd1a">numFpRegWrites</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af52194e661180e3b96c4cecb634f2051">numIdleCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1431f3f73435dd9b1c68e7e3a303ada0">numInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a302bf9a6fd3b54c46eb3e2bfb18a320e">numInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a416968ef3d43f2bd9da001865a53a90b">numIntAluAccesses</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9e5a156bac1cb43d66b86372e17da1bd">numIntInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae7061027b5edb87b145bf1ebf1720c37">numIntRegReads</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a57ac9b75469edc84c4cde5fbc967cd06">numIntRegWrites</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9c78b70028e5df92b15a6fd9c56e5acf">numLoad</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae7c222b5c2c639802515df29884a7576">numLoadInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6102e519d600e5e0f2d310d628f9a361">numMemRefs</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0cb2e6732f2a0039cb918fc50956616a">numOp</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a121c14c0d2e80edfe1e3d01031707c0b">numOps</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5c4fac7ec4f7ba3135b78424a9500b2a">numPredictedBranches</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a3dc27039752f525298c687220bcf26c2">numSimulatedInsts</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a24f07c8c3ace9a4eaf5679ae790106ea">numSimulatedOps</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a597ae298ef74a2f5578c27208781c44c">numStoreInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">numThreads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a827fb3454585cf4c620f4fd341966317">pcState</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5e9cfc754c9ef9b7db875ce89871944e">pcState</a>(const TheISA::PCState &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a86cfcf0bbf35e6f79ccf03bd9436f633">postExecute</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad341f256f4b26b20980f548e42ea79c4">preExecute</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a88aa41e2693dd0091afae2604eba9bed">printAddr</a>(Addr a)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a02161747f06d401b8553ce7a53854005">profile</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aa51e4d7f169cd8e8b2e144fdcfd36f33">profileSimPoint</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a1446cbc3c813038b4583bfa7ee8cab43">progress_interval</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#abbb38b103304a528dca50350209e8f82">readCCRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a717c88c8c56d79c9ed554ba5992bd8c3">readFloatRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a39d93624e4481f4a210f2c46ea6b15b0">readFloatRegOperandBits</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9e7b0a4d5373c48902425c9456b19e7e">readIntRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a66191b2d8a45050b7df3c3efa7bb07c6">readMem</a>(Addr addr, uint8_t *data, unsigned size, unsigned flags)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5a8c6c487e8da143d26188258b04f1cc">readMiscReg</a>(int misc_reg)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7b5ac6af9c2c19d7c1b442b8a3aebbc6">readMiscRegNoEffect</a>(int misc_reg)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac6d0dc1a63cede82f4242d43236a98db">readMiscRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a254cecc48d457ea298b08a8bb009f9cf">readPredicate</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac4382c0931786c368f26b645332022e0">readRegOtherThread</a>(int regIdx, ThreadID tid=InvalidThreadID)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a25b995a791e41965e088d8bf3f2bf859">readStCondFailures</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a65880e61108132689a1bd769b9187fb7">resetStats</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb">Running</a> Enum 値</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a688ca491f5419c29fb81f8235ba1dc13">serializeThread</a>(std::ostream &amp;os, ThreadID tid)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a859133f9c66c7b72cb02ff58e8385b52">setCCRegOperand</a>(const StaticInst *si, int idx, CCReg val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2f9742f8d2bcf6a31ebfc121fd9d5fbc">setEA</a>(Addr EA)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#addc8b4b6511725bf8ff48bd09ef22892">setFloatRegOperand</a>(const StaticInst *si, int idx, FloatReg val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a80a516966713c873cf964af7538dbd37">setFloatRegOperandBits</a>(const StaticInst *si, int idx, FloatRegBits val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a654e99f2be7cd298378462ce9651bb44">setIntRegOperand</a>(const StaticInst *si, int idx, uint64_t val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1877dde4f3eb17a8b7d33ea40176c148">setMiscReg</a>(int misc_reg, const MiscReg &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6cfad8f780bab7feb893941cb0d46160">setMiscRegOperand</a>(const StaticInst *si, int idx, const MiscReg &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a137a8c6cced89c2ff8387900439436b4">setPredicate</a>(bool val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6674d3dd977dcee573918b5d2d45b8ef">setRegOtherThread</a>(int regIdx, const MiscReg &amp;val, ThreadID tid=InvalidThreadID)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#abbe779fa43c72cd485ddb736ab17ff61">setStCondFailures</a>(unsigned sc_failures)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a06bcbb6a9e9cbcf60796a0843cdf9a35">setupFetchRequest</a>(Request *req)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a461205960be9d52e9beda48a77e9c600">simPalCheck</a>(int palFunc)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a556c6eb1f8f869ee7d0802381701c49f">simpoint</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a30fe1902651549f6e2fe15e9e1431614">simpoint_start_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a77497fabc62f774e824e9b57974e0301">simpointStream</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aab46afe7eb154b233d2ba1886a4b399f">simulate_data_stalls</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ac5ff523d495df7133594dec7894aacc7">simulate_inst_stalls</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a15fdecad084e8c7e04ac559e4636c87d">socket_id</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#add074e8bdc5b62781b8ef02d666dc6b1">startNumInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#abc2dac603f413be8cd5f63b5c0b2d48d">startNumLoad</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac574fb5f01568f023779519da07bf695">startNumOp</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aecc7d8debf54990ffeaaed5bac7d7d81">startup</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aab593a3a00eaa614f40b6d66bec24e35">statExecutedInstType</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> Enum</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae91a837c03d66c9c15de3da2fc76e811">stayAtPC</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a1dad4c4d2c3df4ef367e14fcc973ce74">suspendContext</a>(ThreadID thread_num)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a121f751814e1a758b12f22303623a3f2">switched_out</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a05f299b443f8cc73a93d61572edc0218">switchOut</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a36e0b96120fcbbc2ee8699158f7be5c2">syscall</a>(int64_t callnum)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ab737471139f5a296e5b26e8a0e1b0744">system</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ac82d2b8d331b2e8e6854a95d2917dfa2">takeOverFrom</a>(BaseCPU *oldCPU)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a4455a4759e69e5ebe68ae7298cbcc37d">tc</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad33756f3e96ee445dca8d69b1dd8709c">tcBase</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af9572fa907cd21b54cb14bd626010d39">thread</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a873dd91783f9efb4a590aded1f70d6b0">tick</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aa36b8e894416f0ec98f701ab08f2ac22">tickEvent</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">toL2Bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#abdcc0de01ff3d8d22a40e0b966acb463">totalInsts</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#adfb528b512cf037ade8dc8e22bf8a7bd">totalOps</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#acbcf6d90551f8d3a598a70caae74d1ef">traceData</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7deba7e62c47a4cf4b9f5516fad8b175">tracer</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#abfea8f75a7a7480716801affeebbe87b">tryCompleteDrain</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a2d5c6392dac36249566c6dd1ab1629cd">UnifiedTLB</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5122e6d6fdbdb3cb9ba72ae970f00a9e">unserializeThread</a>(Checkpoint *cp, const std::string &amp;section, ThreadID tid)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ae2e1ccebe596a180f8105d57f9a93645">verifyMemoryMode</a>() const </td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">wakeup</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a837aabdd54757cb86d0f66387511753f">width</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a73d872f4e6fdf59531004dac33e2cd93">workload</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ad46c5edeb1ee9b60445f3e26364e2c5e">writeMem</a>(uint8_t *data, unsigned size, Addr addr, unsigned flags, uint64_t *res)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ab009616bac40c9b920ed54fccca517a9">zero_fill_64</a>(Addr addr)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a0c1821e85cf304f5a090c51f3460d577">~AtomicSimpleCPU</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a42056bddf302c92cf50f79e3d184ccfa">~BaseSimpleCPU</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
</table></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
