Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Top_module'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Top_module_map.ncd Top_module.ngd Top_module.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -1
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Tue Oct 15 14:56:57 2019

Interim Summary
---------------
Slice Logic Utilization:
  Number of Slice Registers:                   247 out of 126,800    1%
    Number used as Flip Flops:                 247
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        971 out of  63,400    1%
    Number used as logic:                      943 out of  63,400    1%
      Number using O6 output only:             825
      Number using O5 output only:               0
      Number using O5 and O6:                  118
      Number used as ROM:                        0
    Number used as Memory:                      28 out of  19,000    1%
      Number used as Dual Port RAM:             28
        Number using O6 output only:             4
        Number using O5 output only:             4
        Number using O5 and O6:                 20
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:      0

Slice Logic Distribution:
  Number of LUT Flip Flop pairs used:        1,058
    Number with an unused Flip Flop:           825 out of   1,058   77%
    Number with an unused LUT:                  87 out of   1,058    8%
    Number of fully used LUT-FF pairs:         146 out of   1,058   13%
    Number of unique control sets:               9
    Number of slice register sites lost
      to control set restrictions:              25 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       187 out of     210   89%
    Number of LOCed IOBs:                       35 out of     187   18%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 88 out of     135   65%
    Number using RAMB36E1 only:                 88
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Design Summary
--------------
Number of errors   :   2
Number of warnings :   2

Section 1 - Errors
------------------
ERROR:Place:866 - Not enough valid sites to place the following IOBs:
   IO Standard: Name = LVCMOS18, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   	ans_wb<15>
   	ans_wb<10>
   	ans_wb<12>
   	ans_wb<11>
   	ans_wb<14>
   	ans_wb<13>
   	Current_Address<15>
   	Current_Address<10>
   	Current_Address<12>
   	Current_Address<11>
   	Current_Address<14>
   	Current_Address<13>
   	B<10>
   	B<11>
   	B<12>
   	B<13>
   	B<14>
   	B<15>
   	ans_ex<15>
   	ans_wb<2>
   	ans_wb<1>
   	ans_wb<4>
   	ans_wb<3>
   	ans_wb<0>
   	ans_ex<10>
   	ans_wb<9>
   	ans_ex<12>
   	ans_ex<11>
   	ans_wb<6>
   	ans_ex<14>
   	ans_wb<5>
   	ans_ex<13>
   	ans_wb<8>
   	ans_wb<7>
   	A<0>
   	A<1>
   	A<2>
   	A<3>
   	A<4>
   	A<5>
   	A<6>
   	A<7>
   	A<8>
   	A<9>
   	flag_ex<1>
   	flag_ex<0>
   	imm<14>
   	imm<13>
   	imm<12>
   	imm<11>
   	imm<10>
   	imm<15>
   	mux_sel_A<0>
   	mux_sel_A<1>
   	imm<0>
   	imm<1>
   	imm<2>
   	imm<3>
   	ins<0>
   	imm<4>
   	ins<1>
   	imm<5>
   	ins<2>
   	imm<6>
   	ins<3>
   	imm<7>
   	ins<4>
   	imm<8>
   	ins<5>
   	imm<9>
   	ins<6>
   	ins<7>
   	ins<8>
   	ins<9>
   	ins<14>
   	ins<13>
   	ins<12>
   	ins<11>
   	ins<10>
   	ins<19>
   	ins<18>
   	ins<17>
   	ins<16>
   	ins<15>
   	ins<24>
   	ins<23>
   	ins<22>
   	ins<21>
   	imm_sel
   	ins<20>
   	ins<29>
   	ins<28>
   	ins<27>
   	ins<26>
   	ins<25>
   	ins<31>
   	ins<30>
   	ans_dm<2>
   	ans_dm<1>
   	ans_dm<4>
   	ans_dm<3>
   	ans_dm<0>
   	ans_dm<9>
   	ans_dm<6>
   	ans_dm<5>
   	ans_dm<8>
   	ans_dm<7>
   	ans_dm<15>
   	Current_Address<4>
   	Current_Address<3>
   	Current_Address<2>
   	Current_Address<1>
   	Current_Address<0>
   	ans_dm<10>
   	ans_dm<12>
   	ans_dm<11>
   	ans_dm<14>
   	ans_dm<13>
   	Current_Address<9>
   	Current_Address<8>
   	Current_Address<7>
   	A<10>
   	Current_Address<6>
   	A<11>
   	Current_Address<5>
   	A<12>
   	A<13>
   	A<14>
   	A<15>
   	B<0>
   	B<1>
   	B<2>
   	B<3>
   	B<4>
   	B<5>
   	B<6>
   	B<7>
   	B<8>
   	B<9>
   	pc_mux_sel
   	mux_sel_B<0>
   	mux_sel_B<1>
   	ans_ex<2>
   	ans_ex<1>
   	ans_ex<4>
   	ans_ex<3>
   	ans_ex<0>
   	ans_ex<9>
   	ans_ex<6>
   	ans_ex<5>
   	ans_ex<8>
   	ans_ex<7>

   This may be due to either an insufficient number of sites available on the
   device, too many prohibited sites,
   or incompatible I/O Standards locked or range constrained to I/O Banks with
   valid sites.
       This situation could possibly be resolved by one (or all) of the
   following actions:
   a) Grouping IOBs of similar standards into a minimum amount of I/O Banks by
   using LOC or range constraints.
   b) Maximizing available I/O Banks resources for special IOBs by choosing
   lower capacity I/O Banks if possible.
   c) If applicable, decreasing the number of user prohibited sites or using a
   larger device.
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Section 2 - Warnings
--------------------
WARNING:LIT:701 - PAD symbol "ins<31>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "ins<31>" is not constrained (LOC) to a specific
   location.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network R/Mram_reg_bank134/SPO has no load.
INFO:LIT:395 - The above info message is repeated 7 more times for the following
   (max. 5 shown):
   R/Mram_reg_bank133/SPO,
   R/Mram_reg_bank131/SPO,
   R/Mram_reg_bank44/SPO,
   R/Mram_reg_bank132/SPO,
   R/Mram_reg_bank42/SPO
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 187 IOs, 35 are locked
   and 152 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 

Section 4 - Removed Logic Summary
---------------------------------
   6 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		D/your_instance_name/XST_GND
VCC 		D/your_instance_name/XST_VCC
GND 		P/your_instance_name/XST_GND
VCC 		P/your_instance_name/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.
