<?xml version="1.0" encoding="utf-8" ?>

<module name="Video Encoder" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VENC_REV_ID" acronym="VENC_REV_ID" offset="0x0" width="32" description="Revision ID for the encoder">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reserved. Read returns 0s." range="" rwaccess="R"/>
		<bitfield id="REV_ID" width="8" begin="7" end="0" resetval="TI internal data" description="This read-only register contains the revision ID for the encoder. The revision ID will identify different revisions of the IP." range="" rwaccess="R"/>
	</register>
	<register id="VENC_STATUS" acronym="VENC_STATUS" offset="0x4" width="32" description="">
		<bitfield id="Reserved" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved. Read returns 0s." range="" rwaccess="R"/>
		<bitfield id="CCE" width="1" begin="4" end="4" resetval="0" description="Closed caption status for even Field.This bit is set immediately after the data in registers LINE21_E0 and LINE21_E1 have been encoded to closed caption. This bit is reset when both of these registers are written." range="" rwaccess="R"/>
		<bitfield id="CCO" width="1" begin="3" end="3" resetval="0" description="Closed Caption Status for Odd Field.This bit is set immediately after the data in registers LINE21_O0 and LINE21_O1 have been encoded to closed caption. This bit is reset when both of these registers are written." range="" rwaccess="R"/>
		<bitfield id="FSQ" width="3" begin="2" end="0" resetval="0x0" description="Field Sequence ID.For PAL, all three FSQ[2:0] are used whereas for NTSC only FSQ[1:0] is meaningful. Furthermore, FSQ[0] represents odd field when it is 0 and even field when it is 1." range="" rwaccess="R">
			<bitenum value="0" token="FSQ_0_r" description="Odd field"/>
			<bitenum value="1" token="FSQ_1_r" description="Even field"/>
		</bitfield>
	</register>
	<register id="VENC_F_CONTROL" acronym="VENC_F_CONTROL" offset="0x8" width="32" description="This register specifies the input video source and format">
		<bitfield id="Reserved" width="23" begin="31" end="9" resetval="0x000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="RESET" width="1" begin="8" end="8" resetval="0" description="RESET the encoder" range="" rwaccess="RW">
			<bitenum value="0" token="RESET_0" description="No effect"/>
			<bitenum value="1" token="RESET_1" description="Reset the encoder, after reset, this bit is automatically set to zero."/>
		</bitfield>
		<bitfield id="SVDS" width="2" begin="7" end="6" resetval="0x2" description="Select Video Data Source." range="" rwaccess="RW">
			<bitenum value="0" token="SVDS_0" description="Use external video source"/>
			<bitenum value="1" token="SVDS_1" description="Use internal Color BAR"/>
			<bitenum value="2" token="SVDS_2" description="Use background color"/>
			<bitenum value="3" token="SVDS_3" description="Reserved"/>
		</bitfield>
		<bitfield id="RGBF" width="1" begin="5" end="5" resetval="0" description="RGB/YCrCb input coding range" range="" rwaccess="RW">
			<bitenum value="0" token="RGBF_0" description="The input RGB data are in binary format with coding range 0-255The input YCrCb data are in binary format with coding range 0-255"/>
			<bitenum value="1" token="RGBF_1" description="The input RGB data are in binary format with coding range 16-235The input YCrCb data are in binary format conforming to ITU-601 standard"/>
		</bitfield>
		<bitfield id="BCOLOR" width="3" begin="4" end="2" resetval="0x1" description="Background color select" range="" rwaccess="RW">
			<bitenum value="0" token="BCOLOR_0" description="black"/>
			<bitenum value="1" token="BCOLOR_1" description="blue"/>
			<bitenum value="2" token="BCOLOR_2" description="red"/>
			<bitenum value="3" token="BCOLOR_3" description="magenta"/>
			<bitenum value="4" token="BCOLOR_4" description="green"/>
			<bitenum value="5" token="BCOLOR_5" description="cyan"/>
			<bitenum value="6" token="BCOLOR_6" description="yellow"/>
			<bitenum value="7" token="BCOLOR_7" description="white"/>
		</bitfield>
		<bitfield id="FMT" width="2" begin="1" end="0" resetval="0x3" description="These two bits specify the video input data stream format and timing" range="" rwaccess="RW">
			<bitenum value="0" token="FMT_0" description="24-bit 4:4:4 RGB"/>
			<bitenum value="1" token="FMT_1" description="24-bit 4:4:4"/>
			<bitenum value="2" token="FMT_2" description="16-bit 4:2:2"/>
			<bitenum value="3" token="FMT_3" description="8-bit ITU-R 656 4:2:2"/>
		</bitfield>
	</register>
	<register id="VENC_VIDOUT_CTRL" acronym="VENC_VIDOUT_CTRL" offset="0x10" width="32" description="Encoder output clock">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="_27_54" width="1" begin="0" end="0" resetval="0" description="Encoder output clock" range="" rwaccess="RW">
			<bitenum value="0" token="27_54_0" description="54 MHz, 4x oversampling"/>
			<bitenum value="1" token="27_54_1" description="27 MHz, 2x oversampling, the last 2x oversampling filter bypassed"/>
		</bitfield>
	</register>
	<register id="VENC_SYNC_CTRL" acronym="VENC_SYNC_CTRL" offset="0x14" width="32" description="Sync Control Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FREE" width="1" begin="15" end="15" resetval="1" description="Free running" range="" rwaccess="RW">
			<bitenum value="0" token="FREE_0" description="Free running disabled"/>
			<bitenum value="1" token="FREE_1" description="Free running enabled. HSYNC and VSYNC are ignored"/>
		</bitfield>
		<bitfield id="ESAV" width="1" begin="14" end="14" resetval="0" description="Enable to detect F and V bits only on EAV in ITU-R 656 input mode" range="" rwaccess="RW">
			<bitenum value="0" token="ESAV_0" description="Detection of F and V bits on both EAV and SAV"/>
			<bitenum value="1" token="ESAV_1" description="Detection of F and V bits only on EAV"/>
		</bitfield>
		<bitfield id="IGNP" width="1" begin="13" end="13" resetval="0" description="Ignore protection bits in ITU-R 656 input mode" range="" rwaccess="RW">
			<bitenum value="0" token="IGNP_0" description="Protection bits are not ignored"/>
			<bitenum value="1" token="IGNP_1" description="Protection bits are ignored"/>
		</bitfield>
		<bitfield id="NBLNKS" width="1" begin="12" end="12" resetval="0" description="Blank shaping" range="" rwaccess="RW">
			<bitenum value="0" token="NBLNKS_0" description="Blank shaping enabled"/>
			<bitenum value="1" token="NBLNKS_1" description="Blank shaping disabled"/>
		</bitfield>
		<bitfield id="VBLKM" width="2" begin="11" end="10" resetval="0x0" description="Vertical blanking mode" range="" rwaccess="RW">
			<bitenum value="0" token="VBLKM_0" description="Internal default blanking"/>
			<bitenum value="1" token="VBLKM_1" description="Internal default blanking AND internal programmable blanking defined by[24:16]FAL and [8:0] LAL bit fields. Note: in this mode, the [16] SBLANK bit must be '0b1' to active the VBLKM functionality."/>
			<bitenum value="2" token="VBLKM_2" description="Reserved"/>
			<bitenum value="3" token="VBLKM_3" description="Reserved"/>
		</bitfield>
		<bitfield id="HBLKM" width="2" begin="9" end="8" resetval="0x0" description="Horizontal blanking mode" range="" rwaccess="RW">
			<bitenum value="0" token="HBLKM_0" description="Internal default blanking"/>
			<bitenum value="1" token="HBLKM_1" description="Internal programmable blanking defined by[26:16] SAVID and [10:0] EAVID bit fields."/>
			<bitenum value="2" token="HBLKM_2" description="External blanking defined by and registers."/>
			<bitenum value="3" token="HBLKM_3" description="Reserved"/>
		</bitfield>
		<bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="Reserved. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="FID_POL" width="1" begin="6" end="6" resetval="0" description="FID output polarity" range="" rwaccess="RW">
			<bitenum value="0" token="FID_POL_0" description="Odd field = 0Even field = 1"/>
			<bitenum value="1" token="FID_POL_1" description="Odd field = 1Even field = 0"/>
		</bitfield>
		<bitfield id="Reserved" width="6" begin="5" end="0" resetval="0x00" description="Reserved. Read returns 0." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_LLEN" acronym="VENC_LLEN" offset="0x1C" width="32" description="">
		<bitfield id="Reserved" width="17" begin="31" end="15" resetval="0x0000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="4" begin="14" end="11" resetval="0x0" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="LLEN" width="11" begin="10" end="0" resetval="0x359" description="LLEN[10:0]Line length or total number of pixels in a scan line including active video and blanking. Total number of pixels in a scan line = LLEN A write on the LLEN[10] is illegal." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_FLENS" acronym="VENC_FLENS" offset="0x20" width="32" description="">
		<bitfield id="Reserved" width="21" begin="31" end="11" resetval="0x000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FLENS" width="11" begin="10" end="0" resetval="0x20C" description="The frame length or total number of lines in a frame including active video and blanking from the source image.Total number of lines in a frame from the source image = FLENS + 1" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_HFLTR_CTRL" acronym="VENC_HFLTR_CTRL" offset="0x24" width="32" description="">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0x00000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CINTP" width="2" begin="2" end="1" resetval="0x0" description="Chrominance interpolation filter control" range="" rwaccess="RW">
			<bitenum value="0" token="CINTP_0" description="The chrominance interpolation filter is enabled"/>
			<bitenum value="1" token="CINTP_1" description="The first section of the chrominance interpolation filter is bypassed"/>
			<bitenum value="2" token="CINTP_2" description="The second section of the chrominance interpolation filter is bypassed"/>
			<bitenum value="3" token="CINTP_3" description="Both sections of the filter are bypassed"/>
		</bitfield>
		<bitfield id="YINTP" width="1" begin="0" end="0" resetval="0" description="Luminance interpolation filter control" range="" rwaccess="RW">
			<bitenum value="0" token="YINTP_0" description="The luminance interpolation filter is enabled"/>
			<bitenum value="1" token="YINTP_1" description="The luminance interpolation filter is bypassed"/>
		</bitfield>
	</register>
	<register id="VENC_CC_CARR_WSS_CARR" acronym="VENC_CC_CARR_WSS_CARR" offset="0x28" width="32" description="Frequency code control">
		<bitfield id="FWSS" width="16" begin="31" end="16" resetval="0x043F" description="Wide screen signaling run-in code frequency controlFor common values for FWSS[15:0] bit field, refer to Reset value is for NTSC-601standard" range="" rwaccess="RW"/>
		<bitfield id="FCC" width="16" begin="15" end="0" resetval="0x2631" description="Close caption run-in code frequency controlFor common values for FCC[15:0] bit field refer to . Reset value is for NTSC-601 standard" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_C_PHASE" acronym="VENC_C_PHASE" offset="0x2C" width="32" description="">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Reserved. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="CPHS" width="8" begin="7" end="0" resetval="0x00" description="Phase of the encoded video color subcarrier (including the color burst) relative to H-sync. The adjustable step is 360/256 degrees." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_GAIN_U" acronym="VENC_GAIN_U" offset="0x30" width="32" description="Gain control for Cb signal">
		<bitfield id="Reserved" width="23" begin="31" end="9" resetval="0x000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="GU" width="9" begin="8" end="0" resetval="0x102" description="Gain control for Cb signal. Following are typical programming examples for NTSC and PAL standards. NTSC with 7.5 IRE pedestal: WHITE - BLACK = 92.5 IRE GU = 0x102 NTSC with no pedestal: WHITE - BLACK = 100 IRE GU = 0x117PAL with no pedestal: WHITE - BLACK = 100 IRE GU = 0x111" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_GAIN_V" acronym="VENC_GAIN_V" offset="0x34" width="32" description="Gain control of Cr signal">
		<bitfield id="Reserved" width="23" begin="31" end="9" resetval="0x000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="GV" width="9" begin="8" end="0" resetval="0x16C" description="Gain control of Cr signal. Following are typical programming examples for NTSC and PAL standards. NTSC with 7.5 IRE pedestal: WHITE - BLACK = 92.5 IRE GV = 0x16CNTSC with no pedestal: WHITE - BLACK = 100 IRE GV = 0x189PAL with no pedestal: WHITE - BLACK = 100 IRE GV = 0x181" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_GAIN_Y" acronym="VENC_GAIN_Y" offset="0x38" width="32" description="Gain control of Y signal">
		<bitfield id="Reserved" width="23" begin="31" end="9" resetval="0x000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="GY" width="9" begin="8" end="0" resetval="0x12F" description="Gain control of Y signal. Following are typical programming examples for NTSC/PAL standards.NTSC with 7.5 IRE pedestal: WHITE - BLACK = 92.5 IRE GY = 0x12FNTSC with no pedestal: WHITE - BLACK = 100 IRE GY = 0x147PAL with no pedestal: WHITE - BLACK = 100 IRE GY = 0x140" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_BLACK_LEVEL" acronym="VENC_BLACK_LEVEL" offset="0x3C" width="32" description="Video Encoder BLACK LEVEL">
		<bitfield id="Reserved" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="BLACK" width="7" begin="6" end="0" resetval="0x43" description="Black level setting. Following are typical programming examples for NTSC/PAL standards. NTSC with 7.5 IRE pedestal: WHITE - BLACK = 92.5 IRE BLACK_LEVEL = 0x43 NTSC with no pedestal: WHITE - BLACK = 100 IRE BLACK_LEVEL = 0x38PAL with no pedestal: WHITE - BLACK = 100 IRE BLACK_LEVEL = 0x3B" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_BLANK_LEVEL" acronym="VENC_BLANK_LEVEL" offset="0x40" width="32" description="Video Encoder BLANK LEVEL">
		<bitfield id="Reserved" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="BLANK" width="7" begin="6" end="0" resetval="0x38" description="Blank level setting. Following are typical programming examples for NTSC/PAL standards. NTSC with 7.5 IRE pedestal: WHITE - BLACK = 92.5 IRE BLANK_LEVEL = 0x38NTSC with no pedestal: WHITE - BLACK = 100 IRE BLANK_LEVEL = 0x38PAL with no pedestal: WHITE - BLACK = 100 IRE BLANK_LEVEL = 0x3B" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_X_COLOR" acronym="VENC_X_COLOR" offset="0x44" width="32" description="Cross-Color Control Register">
		<bitfield id="Reserved" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="XCE" width="1" begin="6" end="6" resetval="0" description="Cross color reduction enable for composite video output. Cross color does not affect S-video output" range="" rwaccess="RW">
			<bitenum value="0" token="XCE_0" description="Cross color reduction is disabled"/>
			<bitenum value="1" token="XCE_1" description="Cross color is enabled"/>
		</bitfield>
		<bitfield id="Reserved" width="1" begin="5" end="5" resetval="0" description="Reserved. Read returns 0." range="" rwaccess="RW"/>
		<bitfield id="XCBW" width="2" begin="4" end="3" resetval="0x0" description="Cross color reduction filter selection" range="" rwaccess="RW">
			<bitenum value="0" token="XCBW_0" description="The notch is at 32.8 % of the frequency of the encoding pixel clock"/>
			<bitenum value="1" token="XCBW_1" description="The notch is at 26.5 % of the frequency of the encoding pixel clock"/>
			<bitenum value="2" token="XCBW_2" description="The notch is at 30.0 % of the frequency of the encoding pixel clock"/>
			<bitenum value="3" token="XCBW_3" description="The notch is at 29.2 % of the frequency of the encoding pixel clock"/>
		</bitfield>
		<bitfield id="LCD" width="3" begin="2" end="0" resetval="0x0" description="These three bits can be used for chroma channel delay compensation. Delay on Luma channel." range="" rwaccess="RW">
			<bitenum value="0" token="LCD_0" description="0"/>
			<bitenum value="1" token="LCD_1" description="0.5 pixel clock period"/>
			<bitenum value="2" token="LCD_2" description="1.0 pixel clock period"/>
			<bitenum value="3" token="LCD_3" description="1.5 pixel clock period"/>
			<bitenum value="4" token="LCD_4" description="-2.0 pixel clock period"/>
			<bitenum value="5" token="LCD_5" description="-1.5 pixel clock period"/>
			<bitenum value="6" token="LCD_6" description="-1.0 pixel clock period"/>
			<bitenum value="7" token="LCD_7" description="-0.5 pixel clock period"/>
		</bitfield>
	</register>
	<register id="VENC_M_CONTROL" acronym="VENC_M_CONTROL" offset="0x48" width="32" description="">
		<bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x0000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PALI" width="1" begin="7" end="7" resetval="0" description="PAL I enable" range="" rwaccess="RW">
			<bitenum value="0" token="PALI_0" description="Normal operation"/>
			<bitenum value="1" token="PALI_1" description="PAL I enable"/>
		</bitfield>
		<bitfield id="PALN" width="1" begin="6" end="6" resetval="0" description="PAL N enable" range="" rwaccess="RW">
			<bitenum value="0" token="PALN_0" description="Normal operation"/>
			<bitenum value="1" token="PALN_1" description="PAL N enable"/>
		</bitfield>
		<bitfield id="PALPHS" width="1" begin="5" end="5" resetval="0" description="PAL switch phase setting" range="" rwaccess="RW">
			<bitenum value="0" token="PALPHS_0" description="PAL switch phase is nominal"/>
			<bitenum value="1" token="PALPHS_1" description="PAL switch phase is inverted compared to nominal"/>
		</bitfield>
		<bitfield id="CBW" width="3" begin="4" end="2" resetval="0x0" description="Chrominance lowpass filter bandwidth control" range="" rwaccess="RW">
			<bitenum value="0" token="CBW_0" description="-6db at 21.8 % of encoding pixel clock frequency"/>
			<bitenum value="1" token="CBW_1" description="-6db at 19.8 % of encoding pixel clock frequency"/>
			<bitenum value="2" token="CBW_2" description="-6db at 18.0 % of encoding pixel clock frequency"/>
			<bitenum value="3" token="CBW_3" description="Reserved"/>
			<bitenum value="4" token="CBW_4" description="Reserved"/>
			<bitenum value="5" token="CBW_5" description="-6db at 23.7 % of encoding pixel clock frequency"/>
			<bitenum value="6" token="CBW_6" description="-6db at 26.8 % of encoding pixel clock frequency"/>
			<bitenum value="7" token="CBW_7" description="Chrominance lowpass filter bypass"/>
		</bitfield>
		<bitfield id="PAL" width="1" begin="1" end="1" resetval="0" description="Phase alternation line encoding selection" range="" rwaccess="RW">
			<bitenum value="0" token="PAL_0" description="Phase alternation line encoding disabled"/>
			<bitenum value="1" token="PAL_1" description="Phase alternation line encoding enabled"/>
		</bitfield>
		<bitfield id="FFRQ" width="1" begin="0" end="0" resetval="1" description="The value of this field and the SQP bit in theVENC_BSTAMP_WSS_DATA[7] SQP bit control the number of horizontal pixels displayed per scan lineMode: Configuration: . ITU-R 601 NTSC SQP = 0, FFRQ = 1, Number of pixels by line = 858 . Square pixel NTSC SQP = 1, FFRQ = 1, Number of pixels by line = 780 . ITU-R 601 PAL SQP = 0, FFRQ = 0, Number of pixels by line = 864 . Square pixel PAL SQP = 1, FFRQ = 0, Number of pixels by line = 944 ." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_BSTAMP_WSS_DATA" acronym="VENC_BSTAMP_WSS_DATA" offset="0x4C" width="32" description="VENC BSTAMP and WSS_DATA">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0x0" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="WSS_DATA" width="20" begin="27" end="8" resetval="0x00000" description="WSS data [19:0]: Wide Screen Signaling dataNTSC: WORD 0 WSS_D1, WSS_D0 . WORD 1 WSS_D5, WSS_D4, WSS_D3, WSS_D2 . WORD 2 WSS_D13, WSS_D12, WSS_D11, WSS_D10, WSS_D9, WSS_D8, WSS_D7, WSS_D6 . CRC WSS_D19, WSS_D18, WSS_D17, WSS_D16, WSS_D15, WSS_D14 . PAL: GROUP A WSS_D3, WSS_D2, WSS_D1, WSS_D0 . GROUP B WSS_D7, WSS_D6, WSS_D5, WSS_D4 . GROUP C WSS_D10, WSS_D9, WSS_D8 . GROUP D WSS_D13, WSS_D12, WSS_D11 ." range="" rwaccess="RW"/>
		<bitfield id="SQP" width="1" begin="7" end="7" resetval="0" description="Square-pixel sampling rate. Please refer toVENC_M_CONTROL[0] FFRQ bit description for programming information." range="" rwaccess="RW">
			<bitenum value="0" token="SQP_0" description="ITU-R 601 sampling rate"/>
			<bitenum value="1" token="SQP_1" description="Square-pixel sampling rate"/>
		</bitfield>
		<bitfield id="BSTAP" width="7" begin="6" end="0" resetval="0x38" description="Setting of amplitude of color burst." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_S_CARR" acronym="VENC_S_CARR" offset="0x50" width="32" description="Color Subcarrier Frequency Registers.">
		<bitfield id="FSC" width="32" begin="31" end="0" resetval="0x21F07C1F" description="These four bytes' data program the color subcarrier frequency and are determined by the following formula.S_CARR = ROUND((Fsc/Fclkenc) * 2)Where: Fsc = Frequency of the subcarrierFclkenc = Frequency of the internal video encoding clock = 2*LLEN *FhLLEN = Number of pixels in a scan line. For LLEN setting, please refer to the description of VENC_LLEN register (offset 0x1C).Fh = Line frequencyFor typical setting of the FSC field, refer to ." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_LINE21" acronym="VENC_LINE21" offset="0x54" width="32" description="VENC LINE 21">
		<bitfield id="L21E" width="16" begin="31" end="16" resetval="0x0000" description="The two bytes of the closed caption data in the even field. For a complete field description, refer to CEA-608-x standard.For data stream content, see ,[31:24] First byte of data . [23:16] Second byte of data ." range="" rwaccess="RW"/>
		<bitfield id="L21O" width="16" begin="15" end="0" resetval="0x0000" description="The two bytes of the closed caption data in the odd field. For a complete field description, refer to CEA-608-x standard.For data stream content, see ,[15:8] First byte of data . [7:0] Second byte of data ." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_LN_SEL" acronym="VENC_LN_SEL" offset="0x58" width="32" description="">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="LN21_RUNIN" width="10" begin="25" end="16" resetval="0x10B" description="The two bytes of the closed caption run in code position from the HSYNC." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="11" begin="15" end="5" resetval="0x000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="SLINE" width="5" begin="4" end="0" resetval="0x15" description="Selects the line where closed caption or extended service data are encoded.The value of the SLINE[4:0] bit field depends on the video standard: . PAL mode: Because there is a one-line offset, program the desired line number &#8211; 1. To activate the closed caption on line 21 (0x15), program the value 0x15 &#8211; 1 = 0x14. The default value is 0x15 + 1 = 0x16 (line 22). . NTSC mode: Because there is a four-line offset, program the desired line number &#8211; 4. To activate the closed caption on line 21 (0x15), program the value 0x15 &#8211; 4 = 0x11. The default value is 0x15 + 4 = 0x19 (line 25). ." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_L21_WC_CTL" acronym="VENC_L21_WC_CTL" offset="0x5C" width="32" description="VENC L21 &amp;amp; WC_CTL registers">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="INV" width="1" begin="15" end="15" resetval="0" description="WSS inverter" range="" rwaccess="RW">
			<bitenum value="0" token="INV_0" description="No effect"/>
			<bitenum value="1" token="INV_1" description="Invert WSS data"/>
		</bitfield>
		<bitfield id="EVEN_ODD_EN" width="2" begin="14" end="13" resetval="0x0" description="This bit controls the WSS encoding." range="" rwaccess="RW">
			<bitenum value="0" token="EVEN_ODD_EN_0" description="WSS encoding OFF"/>
			<bitenum value="1" token="EVEN_ODD_EN_1" description="Enables encoding in 1st field (odd field)"/>
			<bitenum value="2" token="EVEN_ODD_EN_2" description="Enables encoding in 2nd field (even field)"/>
			<bitenum value="3" token="EVEN_ODD_EN_3" description="Enables encoding in both fields"/>
		</bitfield>
		<bitfield id="LINE" width="5" begin="12" end="8" resetval="0x14" description="Selects the line where WSS data are encoded. The LINE[12:8] bit field value depends on the video standard:PAL mode: There is an one line offset, so program the wanted line number - 1. The recommended value is line 0x16 + 1 = 0x17 (23rd line). The default value is 0x14 + 1 = 0x15 (line 21).NTSC mode: There is a four line offset, so program the wanted line number - 4. The recommended value is line 0x10 + 4 = 0x14 (20th line). The default value is 0x14 + 4 = 0x18 (line 24)." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="7" end="2" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="L21EN" width="2" begin="1" end="0" resetval="0x0" description="Those bits controls the Line21 closed caption encoding according to the mode." range="" rwaccess="RW">
			<bitenum value="0" token="L21EN_0" description="Line21 encoding OFF"/>
			<bitenum value="1" token="L21EN_1" description="Enables encoding in 1st field (odd field)"/>
			<bitenum value="2" token="L21EN_2" description="Enables encoding in 2d field (even field)"/>
			<bitenum value="3" token="L21EN_3" description="Enables encoding in both fields"/>
		</bitfield>
	</register>
	<register id="VENC_HTRIGGER_VTRIGGER" acronym="VENC_HTRIGGER_VTRIGGER" offset="0x60" width="32" description="VENC HTRIGGER and VTRIGGER">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VTRIG" width="10" begin="25" end="16" resetval="0x000" description="Vertical trigger reference for VSYNC. These bits specify the phase between VSYNC input and the lines in a field. The VTRIG field is expressed in units of half-line." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="HTRIG" width="11" begin="10" end="0" resetval="0x000" description="Horizontal trigger phase, which sets HSYNC. HTRIG is expressed in half-pixels or clk2x (27 MHz) periods" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_SAVID_EAVID" acronym="VENC_SAVID_EAVID" offset="0x64" width="32" description="VENC SAVID and EAVID">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="EAVID" width="11" begin="26" end="16" resetval="0x693" description="End of active video. These bits define the ending pixel position on a horizontal display line where active video will be displayed." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="SAVID" width="11" begin="10" end="0" resetval="0x0F4" description="Start of active video. These bits define the starting pixel position on a horizontal line where active video will be displayed." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_FLEN_FAL" acronym="VENC_FLEN_FAL" offset="0x68" width="32" description="VENC FLEN and FAL">
		<bitfield id="Reserved" width="7" begin="31" end="25" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FAL" width="9" begin="24" end="16" resetval="0x016" description="First Active Line of Field. These bits define the first active line of a field" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FLEN" width="10" begin="9" end="0" resetval="0x20C" description="Field length. These bits define the number of half_lines in each field.Length of field = (FLEN + 1) half_lines" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_LAL_PHASE_RESET" acronym="VENC_LAL_PHASE_RESET" offset="0x6C" width="32" description="VENC LAL and PHASE_RESET">
		<bitfield id="Reserved" width="13" begin="31" end="19" resetval="0x0000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="PRES" width="2" begin="18" end="17" resetval="0x3" description="Phase reset mode." range="" rwaccess="RW">
			<bitenum value="0" token="PRES_0" description="No reset"/>
			<bitenum value="1" token="PRES_1" description="Reset every two lines"/>
			<bitenum value="2" token="PRES_2" description="Reset every eight fields. Color subcarrier phase is reset to VENC_CPHASE[7:0] CPHS field value (offset 0x2C) upon reset"/>
			<bitenum value="3" token="PRES_3" description="Reset every four fields. Color subcarrier phase is reset to VENC_CPHASE[7:0] CPHS bit field value (offset 0x2C) upon reset"/>
		</bitfield>
		<bitfield id="SBLANK" width="1" begin="16" end="16" resetval="0" description="Data output enable" range="" rwaccess="RW">
			<bitenum value="0" token="SBLANK_0" description="No functionality"/>
			<bitenum value="1" token="SBLANK_1" description="Enables the output of data when[10] VBLMK bit is '0b1'."/>
		</bitfield>
		<bitfield id="Reserved" width="7" begin="15" end="9" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="LAL" width="9" begin="8" end="0" resetval="0x107" description="Last Active Line of Field. These bits define the last active line of a field. The LAL[8:0] bit field value must be set to a value lower than the active window." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_HS_INT_START_STOP_X" acronym="VENC_HS_INT_START_STOP_X" offset="0x70" width="32" description="">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="HS_INT_STOP_X" width="10" begin="25" end="16" resetval="0x07E" description="HSYNC internal stop. These bits define HSYNC internal stop pixel value" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="HS_INT_START_X" width="10" begin="9" end="0" resetval="0x34E" description="HSYNC internal start. These bits define HSYNCI NTERNAL start pixel value" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_HS_EXT_START_STOP_X" acronym="VENC_HS_EXT_START_STOP_X" offset="0x74" width="32" description="">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="HS_EXT_STOP_X" width="10" begin="25" end="16" resetval="0x00F" description="HSYNC external stop. These bits define HSYNC external stop pixel value" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="HS_EXT_START_X" width="10" begin="9" end="0" resetval="0x359" description="HSYNC external start. These bits define HSYNC EXTERNAL start pixel value" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_VS_INT_START_X" acronym="VENC_VS_INT_START_X" offset="0x78" width="32" description="">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VS_INT_START_X" width="10" begin="25" end="16" resetval="0x1A0" description="VSYNC internal start. These bits define VSYNC internal start pixel value." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="16" begin="15" end="0" resetval="0x0000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_VS_INT_STOP_X_VS_INT_START_Y" acronym="VENC_VS_INT_STOP_X_VS_INT_START_Y" offset="0x7C" width="32" description="VENC VS_INT_STOP_X and VS_INT_START_Y">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VS_INT_START_Y" width="10" begin="25" end="16" resetval="0x209" description="VSYNC internal start. These bits define VSYNC INTERNAL start line value" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VS_INT_STOP_X" width="10" begin="9" end="0" resetval="0x1A0" description="VSYNC internal stop. These bits define VSYNC internal stop pixel value" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_VS_INT_STOP_Y_VS_EXT_START_X" acronym="VENC_VS_INT_STOP_Y_VS_EXT_START_X" offset="0x80" width="32" description="VENC VS_INT_STOP_Y and VS_EXT_START_X">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VS_EXT_START_X" width="10" begin="25" end="16" resetval="0x1AC" description="VSYNC external start. These bits define VSYNC external start pixel value." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VS_INT_STOP_Y" width="10" begin="9" end="0" resetval="0x022" description="VSYNC internal stop. These bits define VSYNC INTERNAL stop line value." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_VS_EXT_STOP_X_VS_EXT_START_Y" acronym="VENC_VS_EXT_STOP_X_VS_EXT_START_Y" offset="0x84" width="32" description="VENC VS_EXT_STOP_X and VS_EXT_START_Y">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VS_EXT_START_Y" width="10" begin="25" end="16" resetval="0x20D" description="VSYNC external start. These bits define VSYNC EXTERNAL start line value." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VS_EXT_STOP_X" width="10" begin="9" end="0" resetval="0x1AC" description="VSYNC external stop. These bits define VSYNC EXTERNAL stop pixel value." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_VS_EXT_STOP_Y" acronym="VENC_VS_EXT_STOP_Y" offset="0x88" width="32" description="VENC VS_EXT_STOP_Y">
		<bitfield id="Reserved" width="22" begin="31" end="10" resetval="0x000000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="VS_EXT_STOP_Y" width="10" begin="9" end="0" resetval="0x006" description="VSYNC external stop. These bits define VSYNC EXTERNAL stop line value." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_AVID_START_STOP_X" acronym="VENC_AVID_START_STOP_X" offset="0x90" width="32" description="">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="AVID_STOP_X" width="10" begin="25" end="16" resetval="0x348" description="AVID stop. These bits define AVID stop pixel value" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="AVID_START_X" width="10" begin="9" end="0" resetval="0x078" description="AVID start. These bits define AVID start pixel value" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_AVID_START_STOP_Y" acronym="VENC_AVID_START_STOP_Y" offset="0x94" width="32" description="">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="AVID_STOP_Y" width="10" begin="25" end="16" resetval="0x206" description="AVID stop. These bits define AVID stop line value." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="AVID_START_Y" width="10" begin="9" end="0" resetval="0x026" description="AVID start. These bits define AVID start line value" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_FID_INT_START_X_FID_INT_START_Y" acronym="VENC_FID_INT_START_X_FID_INT_START_Y" offset="0xA0" width="32" description="VENC_FID_INT_START_X and FID_INT_START_Y">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FID_INT_START_Y" width="10" begin="25" end="16" resetval="0x001" description="FID internal start. These bits define FID internal start line value" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FID_INT_START_X" width="10" begin="9" end="0" resetval="0x08A" description="FID internal start. These bits define FID internal start pixel value" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_FID_INT_OFFSET_Y_FID_EXT_START_X" acronym="VENC_FID_INT_OFFSET_Y_FID_EXT_START_X" offset="0xA4" width="32" description="VENC FID_INT_OFFSET_Y and FID_EXT_START_X">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FID_EXT_START_X" width="10" begin="25" end="16" resetval="0x1AC" description="FID external start. These bits define FID external start pixel value" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FID_INT_OFFSET_Y" width="10" begin="9" end="0" resetval="0x106" description="FID internal offset. These bits define FID internal offset linel value" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_FID_EXT_START_Y_FID_EXT_OFFSET_Y" acronym="VENC_FID_EXT_START_Y_FID_EXT_OFFSET_Y" offset="0xA8" width="32" description="VENC FID_EXT_START_Y and FID_EXT_OFFSET_Y">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FID_EXT_OFFSET_Y" width="10" begin="25" end="16" resetval="0x106" description="FID external offset. These bits define FID external offset line value" range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="FID_EXT_START_Y" width="10" begin="9" end="0" resetval="0x006" description="FID external start. These bits define FID external start line value." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_TVDETGP_INT_START_STOP_X" acronym="VENC_TVDETGP_INT_START_STOP_X" offset="0xB0" width="32" description="TV Detection Start and Stop pixel values">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="TVDETGP_INT_STOP_X" width="10" begin="25" end="16" resetval="0x014" description="TVDETGP internal stop. These bits define TVDETGP internal stop pixel value." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="TVDETGP_INT_START_X" width="10" begin="9" end="0" resetval="0x001" description="TVDETGP internal start. These bits define TVDETGP internal start pixel value" range="" rwaccess="RW"/>
	</register>
	<register id="VENC_TVDETGP_INT_START_STOP_Y" acronym="VENC_TVDETGP_INT_START_STOP_Y" offset="0xB4" width="32" description="TV detection Start and Stop line values">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="TVDETGP_INT_STOP_Y" width="10" begin="25" end="16" resetval="0x001" description="TVDETGP internal stop. These bits define TVDETGP internal stop line value." range="" rwaccess="RW"/>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="TVDETGP_INT_START_Y" width="10" begin="9" end="0" resetval="0x001" description="TVDETGP internal start. These bits define TVDETGP internal start line value." range="" rwaccess="RW"/>
	</register>
	<register id="VENC_GEN_CTRL" acronym="VENC_GEN_CTRL" offset="0xB8" width="32" description="TVDETGP enable and SYNC_POLARITY and UVPHASE_POL">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="0x0000" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="MS" width="1" begin="26" end="26" resetval="0" description="UVPHASE_POL MS mode UV phase" range="" rwaccess="RW">
			<bitenum value="0" token="MS_0" description="CbCr"/>
			<bitenum value="1" token="MS_1" description="CrCb"/>
		</bitfield>
		<bitfield id="_656" width="1" begin="25" end="25" resetval="0" description="UVPHASE_POL 656 input mode UV phase" range="" rwaccess="RW">
			<bitenum value="0" token="656_0" description="CbCr"/>
			<bitenum value="1" token="656_1" description="CrCb"/>
		</bitfield>
		<bitfield id="CBAR" width="1" begin="24" end="24" resetval="0" description="UVPHASE_POL CBAR mode UV phase" range="" rwaccess="RW">
			<bitenum value="0" token="CBAR_0" description="CbCr"/>
			<bitenum value="1" token="CBAR_1" description="CrCb"/>
		</bitfield>
		<bitfield id="HIP" width="1" begin="23" end="23" resetval="1" description="HSYNC internal polarity" range="" rwaccess="RW">
			<bitenum value="0" token="HIP_0" description="Active low"/>
			<bitenum value="1" token="HIP_1" description="Active high"/>
		</bitfield>
		<bitfield id="VIP" width="1" begin="22" end="22" resetval="1" description="VSYNC internal polarity" range="" rwaccess="RW">
			<bitenum value="0" token="VIP_0" description="Active low"/>
			<bitenum value="1" token="VIP_1" description="Active high"/>
		</bitfield>
		<bitfield id="HEP" width="1" begin="21" end="21" resetval="1" description="HSYNC external polarity" range="" rwaccess="RW">
			<bitenum value="0" token="HEP_0" description="Active low"/>
			<bitenum value="1" token="HEP_1" description="Active high"/>
		</bitfield>
		<bitfield id="VEP" width="1" begin="20" end="20" resetval="1" description="VSYNC external polarity" range="" rwaccess="RW">
			<bitenum value="0" token="VEP_0" description="Active low"/>
			<bitenum value="1" token="VEP_1" description="Active high"/>
		</bitfield>
		<bitfield id="AVIDP" width="1" begin="19" end="19" resetval="1" description="AVID polarity" range="" rwaccess="RW">
			<bitenum value="0" token="AVIDP_0" description="Active low"/>
			<bitenum value="1" token="AVIDP_1" description="Active high"/>
		</bitfield>
		<bitfield id="FIP" width="1" begin="18" end="18" resetval="1" description="FID internal polarity" range="" rwaccess="RW">
			<bitenum value="0" token="FIP_0" description="Active low"/>
			<bitenum value="1" token="FIP_1" description="Active high"/>
		</bitfield>
		<bitfield id="FEP" width="1" begin="17" end="17" resetval="1" description="FID external polarity" range="" rwaccess="RW">
			<bitenum value="0" token="FEP_0" description="Active low"/>
			<bitenum value="1" token="FEP_1" description="Active high"/>
		</bitfield>
		<bitfield id="TVDP" width="1" begin="16" end="16" resetval="1" description="TVDETGP polarity" range="" rwaccess="RW">
			<bitenum value="0" token="TVDP_0" description="Active low"/>
			<bitenum value="1" token="TVDP_1" description="Active high"/>
		</bitfield>
		<bitfield id="Reserved" width="15" begin="15" end="1" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="TVDETGP generation enable" range="" rwaccess="RW">
			<bitenum value="0" token="EN_0" description="Disabled"/>
			<bitenum value="1" token="EN_1" description="Enabled"/>
		</bitfield>
	</register>
	<register id="VENC_OUTPUT_CONTROL" acronym="VENC_OUTPUT_CONTROL" offset="0xC4" width="32" description="Output channel control register Also contains some test control features">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="LUMA_TEST" width="10" begin="25" end="16" resetval="0x000" description="In test mode, DAC 1 input value(if s-video video mode is selected)" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CHROMA_SOURCE" width="1" begin="7" end="7" resetval="0x0" description="Source of chroma video data in test mode" range="" rwaccess="RW">
			<bitenum value="0" token="CHROMA_SOURCE_0" description="Chroma test data comes from internal register OUTPUT_TEST[25:16]"/>
			<bitenum value="1" token="CHROMA_SOURCE_1" description="Chroma test data comes from display controller video port G[1:0], B[7:0]"/>
		</bitfield>
		<bitfield id="COMPOSITE_SOURCE" width="1" begin="6" end="6" resetval="0x0" description="Source of composite video data in test mode" range="" rwaccess="RW">
			<bitenum value="0" token="COMPOSITE_SOURCE_0" description="Composite test data comes from internal register OUTPUT_TEST[9:0]"/>
			<bitenum value="1" token="COMPOSITE_SOURCE_1" description="Composite test data comes from display controller video port G[1:0], B[7:0]"/>
		</bitfield>
		<bitfield id="LUMA_SOURCE" width="1" begin="5" end="5" resetval="0x0" description="Source of luminance video data in test mode" range="" rwaccess="RW">
			<bitenum value="0" token="LUMA_SOURCE_0" description="Luma test data comes from internal register OUTPUT_CONTROL[25:16]"/>
			<bitenum value="1" token="LUMA_SOURCE_1" description="Luma test data comes from display controller video port G[1:0], B[7:0]"/>
		</bitfield>
		<bitfield id="TEST_MODE" width="1" begin="4" end="4" resetval="0x0" description="This enables the video DACs to be tested. The values sent to the DACs comes from a register for each output channel (Luma, Composite or Chroma) or from the display controller video port bits G[1:0], B[7:0], depending on the setting of the Source bits" range="" rwaccess="RW">
			<bitenum value="0" token="TEST_MODE_0" description="Video outputs are in normal operation"/>
			<bitenum value="1" token="TEST_MODE_1" description="Test mode. Video outputs are directly connected to either internal registers or the display controller video port."/>
		</bitfield>
		<bitfield id="VIDEO_INVERT" width="1" begin="3" end="3" resetval="0x1" description="Controls the video output polarity. This may be used to correct for inversion in an external video amplifier." range="" rwaccess="RW">
			<bitenum value="0" token="VIDEO_INVERT_0" description="Video outputs are inverted"/>
			<bitenum value="1" token="VIDEO_INVERT_1" description="Video outputs are normal polarity"/>
		</bitfield>
		<bitfield id="CHROMA_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Enable the Chrominance output channel" range="" rwaccess="RW">
			<bitenum value="0" token="CHROMA_ENABLE_0" description="Chroma output is disabled"/>
			<bitenum value="1" token="CHROMA_ENABLE_1" description="Chroma output is enabled"/>
		</bitfield>
		<bitfield id="COMPOSITE_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Enable the Composite output channel" range="" rwaccess="RW">
			<bitenum value="0" token="COMPOSITE_ENABLE_0" description="Composite output is disabled"/>
			<bitenum value="1" token="COMPOSITE_ENABLE_1" description="Composite output is enabled"/>
		</bitfield>
		<bitfield id="LUMA_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable the Luminance output channel" range="" rwaccess="RW">
			<bitenum value="0" token="LUMA_ENABLE_0" description="Luma output is disabled"/>
			<bitenum value="1" token="LUMA_ENABLE_1" description="Luma output is enabled"/>
		</bitfield>
	</register>
	<register id="VENC_OUTPUT_TEST" acronym="VENC_OUTPUT_TEST" offset="0xC8" width="32" description="Test values for the Luma/Composite Video DAC1 (if composite video is selected) and the Chroma Video DAC2">
		<bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="CHROMA_TEST" width="10" begin="25" end="16" resetval="0x000" description="In test mode, DAC 2 input value" range="" rwaccess="RW"/>
		<bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="Reserved. Read returns 0s." range="" rwaccess="RW"/>
		<bitfield id="COMPOSITE_TEST" width="10" begin="9" end="0" resetval="0x000" description="In test mode, DAC 1 input value (if composite video is selected)" range="" rwaccess="RW"/>
	</register>
</module>
