# FPGA Mandelbrot Zoomer (Zynq-7020)

[English](#english) | [ä¸­æ–‡](#chinese)

<a name="english"></a>
## ğŸ‡¬ğŸ‡§ English Description

A high-performance, real-time Mandelbrot set explorer implemented entirely in Verilog on the Xilinx Zynq-7020 FPGA. This project demonstrates parallel computing, fixed-point arithmetic, and efficient memory management without relying on external DDR memory or the PS (Processing System) side.

### ğŸ¥ Features

*   **Real-Time Rendering**: Utilizes **8 parallel compute cores** to render the fractal in real-time.
*   **Pure PL Implementation**: Runs entirely on Programmable Logic (FPGA fabric), no CPU/PS required.
*   **High Precision**: Uses **32-bit Fixed-Point Arithmetic (Q8.24)** allowing for deep zoom capabilities.
*   **Double Buffering**: Implements Ping-Pong buffering using on-chip BRAM for tear-free animation.
*   **Interactive Controls**: 3-Button interface to control Zoom, Pan, Iteration Depth, and Color Palettes.
*   **Customizable Display**: Renders at 600x400 resolution, centered on an 800x600 VGA/LCD timing signal.
*   **Dynamic Coloring**: Real-time switching between multiple color palettes (Blue-Gold, Red-Purple, High-Contrast, etc.).

### ğŸ›  Hardware Requirements

*   **FPGA Chip**: Xilinx Zynq-7020 (XC7Z020)
*   **Clock**: 50MHz System Clock
*   **Display**: VGA Monitor or RGB LCD (800x600 @ 60Hz timing)
*   **Input**: 3 Push Buttons (Active Low) + 1 Reset Button

### ğŸ— Architecture

The design is modular and pipelined:

1.  **Top Level (`sys_top.v`)**: Manages the global state machine, clock generation (PLL), and user input.
2.  **Render Controller (`mandelbrot_render_ctrl.v`)**:
    *   Dispatches pixel coordinates to 8 parallel `mandelbrot_core` instances.
    *   Collects iteration results and manages write operations to the frame buffer.
3.  **Compute Cores (`mandelbrot_core.v`)**:
    *   Implements the iterative equation $Z_{n+1} = Z_n^2 + C$.
    *   Optimized fixed-point multipliers.
4.  **Memory Subsystem (`frame_buffer_dual.v`)**:
    *   Wraps Xilinx Block RAM (BRAM) in a True Dual-Port configuration.
    *   Total Memory Usage: ~480KB (fits within Zynq-7020's 4.9Mb BRAM).
5.  **Display Pipeline (`mandelbrot_display.v` & `lcd_driver.v`)**:
    *   Generates VGA timing signals.
    *   Maps iteration counts to RGB colors via `palette.v`.
    *   Handles resolution scaling (centering 600x400 on 800x600).

### ğŸ® Controls

The system uses a **Mode-Based** control scheme with just 3 buttons to maximize functionality on limited hardware.

| Button | Function |
| :--- | :--- |
| **Key 1 (Mode)** | Cycle through modes: **Zoom** $\to$ **Pan X** $\to$ **Pan Y** $\to$ **Iter** $\to$ **Color** |
| **Key 2 (Inc)** | Increase Value / Zoom In / Move Right / Move Up / Next Color |
| **Key 3 (Dec)** | Decrease Value / Zoom Out / Move Left / Move Down / Prev Color |

#### Mode Details:
1.  **Zoom Mode**: Adjusts the magnification level.
2.  **Pan X Mode**: Moves the view horizontally.
3.  **Pan Y Mode**: Moves the view vertically.
4.  **Iter Mode**: Adjusts `Max Iterations` (Detail level). Higher iterations reveal more detail at edges but slow down rendering.
5.  **Color Mode**: Cycles through different color palettes defined in `palette.v`.

### ğŸ“‚ File Structure

```text
rtl/
â”œâ”€â”€ sys_top.v                 # Top-level module
â”œâ”€â”€ switch_debounce.v         # Button debouncing
â”œâ”€â”€ edge_detect.v             # Button edge detection
â”œâ”€â”€ operation/
â”‚   â”œâ”€â”€ mandelbrot_core.v     # Math calculation core
â”‚   â””â”€â”€ coord_mapper.v        # Screen coordinate to Complex plane mapper
â”œâ”€â”€ data_buff/
â”‚   â”œâ”€â”€ mandelbrot_render_ctrl.v # Parallel rendering scheduler
â”‚   â””â”€â”€ frame_buffer_dual.v      # BRAM wrapper for double buffering
â”œâ”€â”€ display/
â”‚   â”œâ”€â”€ mandelbrot_display.v     # Display adapter & centering logic
â”‚   â””â”€â”€ lcd_driver.v             # VGA/LCD timing generator
â””â”€â”€ color/
    â””â”€â”€ palette.v             # Iteration to RGB mapping
```

### ğŸš€ Build Instructions (Vivado)

1.  **Create Project**: Create a new RTL project in Vivado targeting XC7Z020.
2.  **Add Sources**: Add all `.v` files from the `rtl` folder.
3.  **Generate IPs**:
    *   **Clocking Wizard (`clk_wiz_0`)**:
        *   Input: 50MHz
        *   Output 1: 100MHz (`clk_core`) - For calculation
        *   (Optional) Output 2: 40MHz/50MHz - For VGA Pixel Clock
    *   **Block Memory Generator (`blk_mem_gen_0`)**:
        *   Interface Type: Native
        *   Memory Type: True Dual Port RAM
        *   Port A/B Width: 8 bits
        *   Port A/B Depth: 524288 (2^19) or sufficient for 480,000 bytes.
        *   Enable "Common Clock" if possible, or handle clock domain crossing.
        *   **Important**: Ensure "Primitives Output Register" is unchecked if latency is an issue, or adjust timing logic.
4.  **Constraints**: Create a `.xdc` file mapping `sys_clk`, `rst_n`, `key_*`, and `lcd_*` to your board's specific pins.
5.  **Synthesize & Implement**: Run the flow and generate the bitstream.

---

<a name="chinese"></a>
## ğŸ‡¨ğŸ‡³ ä¸­æ–‡è¯´æ˜

è¿™æ˜¯ä¸€ä¸ªåŸºäº Xilinx Zynq-7020 FPGA çš„é«˜æ€§èƒ½å®æ—¶ Mandelbrot åˆ†å½¢æµè§ˆå™¨ã€‚è¯¥é¡¹ç›®å®Œå…¨ä½¿ç”¨ Verilog åœ¨å¯ç¼–ç¨‹é€»è¾‘ï¼ˆPLï¼‰ç«¯å®ç°ï¼Œå±•ç¤ºäº†å¹¶è¡Œè®¡ç®—ã€å®šç‚¹æ•°è¿ç®—ä»¥åŠæ— éœ€å¤–éƒ¨ DDR æˆ– PSï¼ˆå¤„ç†å™¨ç³»ç»Ÿï¼‰å‚ä¸çš„é«˜æ•ˆç‰‡ä¸Šå†…å­˜ç®¡ç†ã€‚

### ğŸ¥ åŠŸèƒ½ç‰¹æ€§

*   **å®æ—¶æ¸²æŸ“**ï¼šåˆ©ç”¨ **8 ä¸ªå¹¶è¡Œè®¡ç®—æ ¸å¿ƒ** å®ç°åˆ†å½¢å›¾åƒçš„å®æ—¶æ¸²æŸ“ã€‚
*   **çº¯ PL å®ç°**ï¼šå®Œå…¨è¿è¡Œåœ¨ FPGA é€»è¾‘ä¸Šï¼Œæ— éœ€ CPU/PS å‚ä¸ã€‚
*   **é«˜ç²¾åº¦è®¡ç®—**ï¼šé‡‡ç”¨ **32ä½å®šç‚¹æ•°è¿ç®— (Q8.24)**ï¼Œæ”¯æŒæ·±åº¦çš„ç¼©æ”¾æµè§ˆã€‚
*   **åŒç¼“å†²æ˜¾ç¤º**ï¼šåˆ©ç”¨ç‰‡ä¸Š BRAM å®ç°ä¹’ä¹“ç¼“å†²ï¼ˆPing-Pong Bufferingï¼‰ï¼Œç¡®ä¿åŠ¨ç”»æµç•…æ— æ’•è£‚ã€‚
*   **äº¤äº’å¼æ§åˆ¶**ï¼šä»…éœ€ 3 ä¸ªæŒ‰é”®å³å¯æ§åˆ¶ç¼©æ”¾ã€å¹³ç§»ã€è¿­ä»£æ·±åº¦å’Œé¢œè‰²åˆ‡æ¢ã€‚
*   **è‡ªå®šä¹‰æ˜¾ç¤º**ï¼šæ¸²æŸ“åˆ†è¾¨ç‡ä¸º 600x400ï¼Œå±…ä¸­æ˜¾ç¤ºåœ¨ 800x600 çš„ VGA/LCD æ—¶åºä¿¡å·ä¸Šã€‚
*   **åŠ¨æ€é…è‰²**ï¼šæ”¯æŒå®æ—¶åˆ‡æ¢å¤šç§è°ƒè‰²æ¿ï¼ˆè“é‡‘ã€çº¢ç´«ã€é«˜å¯¹æ¯”åº¦ç­‰ï¼‰ã€‚

### ğŸ›  ç¡¬ä»¶éœ€æ±‚

*   **FPGA èŠ¯ç‰‡**: Xilinx Zynq-7020 (XC7Z020)
*   **æ—¶é’Ÿ**: 50MHz ç³»ç»Ÿæ—¶é’Ÿ
*   **æ˜¾ç¤º**: VGA æ˜¾ç¤ºå™¨æˆ– RGB LCD å±å¹• (æ”¯æŒ 800x600 @ 60Hz æ—¶åº)
*   **è¾“å…¥**: 3 ä¸ªæŒ‰é”® (ä½ç”µå¹³æœ‰æ•ˆ) + 1 ä¸ªå¤ä½æŒ‰é”®

### ğŸ— ç³»ç»Ÿæ¶æ„

è®¾è®¡é‡‡ç”¨æ¨¡å—åŒ–å’Œæµæ°´çº¿æ¶æ„ï¼š

1.  **é¡¶å±‚æ¨¡å— (`sys_top.v`)**: ç®¡ç†å…¨å±€çŠ¶æ€æœºã€æ—¶é’Ÿç”Ÿæˆ (PLL) å’Œç”¨æˆ·è¾“å…¥ã€‚
2.  **æ¸²æŸ“æ§åˆ¶å™¨ (`mandelbrot_render_ctrl.v`)**:
    *   å°†åƒç´ åæ ‡åˆ†å‘ç»™ 8 ä¸ªå¹¶è¡Œçš„ `mandelbrot_core` å®ä¾‹ã€‚
    *   æ”¶é›†è¿­ä»£è®¡ç®—ç»“æœå¹¶ç®¡ç†å¸§ç¼“å†²åŒºçš„å†™å…¥æ“ä½œã€‚
3.  **è®¡ç®—æ ¸å¿ƒ (`mandelbrot_core.v`)**:
    *   å®ç°è¿­ä»£å…¬å¼ $Z_{n+1} = Z_n^2 + C$ã€‚
    *   åŒ…å«ä¼˜åŒ–çš„å®šç‚¹æ•°ä¹˜æ³•å™¨ã€‚
4.  **å­˜å‚¨å­ç³»ç»Ÿ (`frame_buffer_dual.v`)**:
    *   å°è£… Xilinx Block RAM (BRAM) ä¸ºçœŸåŒç«¯å£ï¼ˆTrue Dual-Portï¼‰é…ç½®ã€‚
    *   æ€»å†…å­˜å ç”¨: ~480KB (å®Œå…¨é€‚é… Zynq-7020 çš„ 4.9Mb BRAM èµ„æº)ã€‚
5.  **æ˜¾ç¤ºæµæ°´çº¿ (`mandelbrot_display.v` & `lcd_driver.v`)**:
    *   ç”Ÿæˆ VGA æ—¶åºä¿¡å·ã€‚
    *   é€šè¿‡ `palette.v` å°†è¿­ä»£æ¬¡æ•°æ˜ å°„ä¸º RGB é¢œè‰²ã€‚
    *   å¤„ç†åˆ†è¾¨ç‡é€‚é…ï¼ˆå°† 600x400 å›¾åƒå±…ä¸­æ˜¾ç¤ºåœ¨ 800x600 å±å¹•ä¸Šï¼‰ã€‚

### ğŸ® æ“ä½œè¯´æ˜

ç³»ç»Ÿé‡‡ç”¨ **åŸºäºæ¨¡å¼ï¼ˆMode-Basedï¼‰** çš„æ§åˆ¶æ–¹æ¡ˆï¼Œä»…ç”¨ 3 ä¸ªæŒ‰é”®å³å¯å®ç°ä¸°å¯Œçš„åŠŸèƒ½ã€‚

| æŒ‰é”® | åŠŸèƒ½ |
| :--- | :--- |
| **Key 1 (æ¨¡å¼é”®)** | å¾ªç¯åˆ‡æ¢æ¨¡å¼ï¼š**ç¼©æ”¾ (Zoom)** $\to$ **æ°´å¹³å¹³ç§» (Pan X)** $\to$ **å‚ç›´å¹³ç§» (Pan Y)** $\to$ **è¿­ä»£æ·±åº¦ (Iter)** $\to$ **é¢œè‰² (Color)** |
| **Key 2 (å¢åŠ é”®)** | å¢åŠ æ•°å€¼ / æ”¾å¤§ / å‘å³ç§» / å‘ä¸Šç§» / ä¸‹ä¸€ä¸ªé¢œè‰² |
| **Key 3 (å‡å°‘é”®)** | å‡å°‘æ•°å€¼ / ç¼©å° / å‘å·¦ç§» / å‘ä¸‹ç§» / ä¸Šä¸€ä¸ªé¢œè‰² |

#### æ¨¡å¼è¯¦æƒ…:
1.  **Zoom Mode (ç¼©æ”¾)**: è°ƒæ•´å›¾åƒçš„æ”¾å¤§å€æ•°ã€‚
2.  **Pan X Mode (æ°´å¹³)**: å·¦å³ç§»åŠ¨è§†é‡ã€‚
3.  **Pan Y Mode (å‚ç›´)**: ä¸Šä¸‹ç§»åŠ¨è§†é‡ã€‚
4.  **Iter Mode (è¿­ä»£)**: è°ƒæ•´ `æœ€å¤§è¿­ä»£æ¬¡æ•°` (ç»†èŠ‚ç­‰çº§)ã€‚æ›´é«˜çš„è¿­ä»£æ¬¡æ•°èƒ½æ­ç¤ºè¾¹ç¼˜å¤„çš„æ›´å¤šç»†èŠ‚ï¼Œä½†ä¼šå¢åŠ æ¸²æŸ“æ—¶é—´ã€‚
5.  **Color Mode (é¢œè‰²)**: å¾ªç¯åˆ‡æ¢ `palette.v` ä¸­å®šä¹‰çš„å¤šç§é…è‰²æ–¹æ¡ˆã€‚

### ğŸ“‚ æ–‡ä»¶ç»“æ„

```text
rtl/
â”œâ”€â”€ sys_top.v                 # é¡¶å±‚æ¨¡å—
â”œâ”€â”€ switch_debounce.v         # æŒ‰é”®æ¶ˆæŠ–
â”œâ”€â”€ edge_detect.v             # æŒ‰é”®è¾¹æ²¿æ£€æµ‹
â”œâ”€â”€ operation/
â”‚   â”œâ”€â”€ mandelbrot_core.v     # æ•°å­¦è®¡ç®—æ ¸å¿ƒ
â”‚   â””â”€â”€ coord_mapper.v        # å±å¹•åæ ‡åˆ°å¤å¹³é¢åæ ‡æ˜ å°„
â”œâ”€â”€ data_buff/
â”‚   â”œâ”€â”€ mandelbrot_render_ctrl.v # å¹¶è¡Œæ¸²æŸ“è°ƒåº¦å™¨
â”‚   â””â”€â”€ frame_buffer_dual.v      # åŒç¼“å†² BRAM å°è£…
â”œâ”€â”€ display/
â”‚   â”œâ”€â”€ mandelbrot_display.v     # æ˜¾ç¤ºé€‚é…ä¸å±…ä¸­é€»è¾‘
â”‚   â””â”€â”€ lcd_driver.v             # VGA/LCD æ—¶åºå‘ç”Ÿå™¨
â””â”€â”€ color/
    â””â”€â”€ palette.v             # è¿­ä»£æ¬¡æ•°åˆ° RGB é¢œè‰²æ˜ å°„
```

### ğŸš€ æ„å»ºæŒ‡å— (Vivado)

1.  **åˆ›å»ºå·¥ç¨‹**: åœ¨ Vivado ä¸­åˆ›å»ºä¸€ä¸ªé’ˆå¯¹ XC7Z020 çš„æ–° RTL å·¥ç¨‹ã€‚
2.  **æ·»åŠ æºæ–‡ä»¶**: å°† `rtl` æ–‡ä»¶å¤¹ä¸‹çš„æ‰€æœ‰ `.v` æ–‡ä»¶æ·»åŠ åˆ°å·¥ç¨‹ä¸­ã€‚
3.  **ç”Ÿæˆ IP æ ¸**:
    *   **Clocking Wizard (`clk_wiz_0`)**:
        *   è¾“å…¥: 50MHz
        *   è¾“å‡º 1: 100MHz (`clk_core`) - ç”¨äºæ ¸å¿ƒè®¡ç®—
        *   (å¯é€‰) è¾“å‡º 2: 40MHz/50MHz - ç”¨äº VGA åƒç´ æ—¶é’Ÿ
    *   **Block Memory Generator (`blk_mem_gen_0`)**:
        *   æ¥å£ç±»å‹: Native
        *   å†…å­˜ç±»å‹: True Dual Port RAM (çœŸåŒç«¯å£ RAM)
        *   ç«¯å£ A/B ä½å®½: 8 bits
        *   ç«¯å£ A/B æ·±åº¦: 524288 (2^19) æˆ–è‡³å°‘èƒ½å®¹çº³ 480,000 å­—èŠ‚ã€‚
        *   å»ºè®®å¯ç”¨ "Common Clock" (å…¬å…±æ—¶é’Ÿ)ã€‚
        *   **é‡è¦**: ç¡®ä¿ "Primitives Output Register" æœªå‹¾é€‰ï¼ˆé™¤éä½ å¤„ç†äº†é¢å¤–çš„å»¶è¿Ÿï¼‰ï¼Œå¦åˆ™å¯èƒ½å¯¼è‡´æ˜¾ç¤ºé”™ä½ã€‚
4.  **çº¦æŸæ–‡ä»¶**: åˆ›å»º `.xdc` æ–‡ä»¶ï¼Œå°† `sys_clk`, `rst_n`, `key_*`, å’Œ `lcd_*` æ˜ å°„åˆ°å¼€å‘æ¿çš„å…·ä½“å¼•è„šã€‚
5.  **ç»¼åˆä¸å®ç°**: è¿è¡Œ Synthesis å’Œ Implementationï¼Œç”Ÿæˆ Bitstreamã€‚

## ğŸ“ License

Open Source. Feel free to use, modify, and distribute.
å¼€æºé¡¹ç›®ï¼Œæ¬¢è¿ä½¿ç”¨ã€ä¿®æ”¹å’Œåˆ†å‘ã€‚
