Reading netlist file: "E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\gwsynthesis\ae350_demo.vg"
Parsing netlist file "E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\gwsynthesis\ae350_demo.vg" completed
Processing netlist completed
Reading constraint file: "E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\src\ae350_demo.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'FLASH_SPI_CLK' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'CLK_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal 'TCK_IN_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal '\u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in ' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\pnr\ae350_demo.power.html" completed
Generate file "E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\pnr\ae350_demo.pin.html" completed
Generate file "E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\pnr\ae350_demo.rpt.html" completed
Generate file "E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\pnr\ae350_demo.rpt.txt" completed
Generate file "E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\pnr\ae350_demo.tr.html" completed
Mon Apr  7 08:58:37 2025

