# Copyright 2023 NXP
#
# SPDX-License-Identifier: BSD-3-Clause
# =================================  Trust Zone Configuration template for lpc55s3x.  ==================================

# ======================================================================================================================
#                                                 == General Options ==
# ======================================================================================================================
# ------------------------------------------===== MCU family [Required] =====-------------------------------------------
# Description: MCU family name.
# Possible options: <k32w1xx, kw45xx, lpc55s0x, lpc55s1x, lpc55s3x, lpc55s6x, mcxn9xx, nhs52s04, rt5xx, rt6xx, rw61x>
family: lpc55s3x
# -------------------------------------===== Chip silicon revision [Optional] =====-------------------------------------
# Description: If needed this could be used to specify silicon revision of device.
revision: a1
# --------------------------===== Optional name of output file for TZ binary [Required] =====---------------------------
# Description: The name of output binary file with Trust Zone data.
tzpOutputFile: C:/Work/TrustZone/tzFile.bin
# ----------------------------===== Customization of standard preset values [Required] =====----------------------------
# Description: Trust Zone preset dictionary, with trust zone configuration.
trustZonePreset:
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Start of block (tzm_magic)
  Start of block (tzm_magic): '0x4d2d5a54'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure vector table address  (cm33_vtor_addr)
  Secure vector table address  (cm33_vtor_addr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure vector table address  (cm33_vtor_ns_addr)
  Non-secure vector table address  (cm33_vtor_ns_addr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 0  (cm33_nvic_itns0)
  Interrupt target non-secure register 0  (cm33_nvic_itns0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 1  (cm33_nvic_itns1)
  Interrupt target non-secure register 1  (cm33_nvic_itns1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 2  (cm33_nvic_itns2)
  Interrupt target non-secure register 2  (cm33_nvic_itns2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Interrupt target non-secure register 3  (cm33_nvic_itns3)
  Interrupt target non-secure register 3  (cm33_nvic_itns3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Miscellaneous CM33 settings (cm33_misc_ctrl)
  Miscellaneous CM33 settings (cm33_misc_ctrl): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Non-secure Access Control Register (cm33_nsacr)
  CM33 Non-secure Access Control Register (cm33_nsacr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Coprocessor Power Control Register (cm33_cppwr)
  CM33 Coprocessor Power Control Register (cm33_cppwr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Coprocessor Access Control Register (cm33_cpacr)
  CM33 Coprocessor Access Control Register (cm33_cpacr): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Control Register (mpu_ctrl)
  MPU Control Register (mpu_ctrl): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Memory Attribute Indirection Register 0 (mpu_mair0)
  MPU Memory Attribute Indirection Register 0 (mpu_mair0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Memory Attribute Indirection Register 1 (mpu_mair1)
  MPU Memory Attribute Indirection Register 1 (mpu_mair1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 0 Base Address Register (mpu_rbar0)
  MPU Region 0 Base Address Register (mpu_rbar0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 0 Limit Address Register (mpu_rlar0)
  MPU Region 0 Limit Address Register (mpu_rlar0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 1 Base Address Register (mpu_rbar1)
  MPU Region 1 Base Address Register (mpu_rbar1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 1 Limit Address Register (mpu_rlar1)
  MPU Region 1 Limit Address Register (mpu_rlar1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 2 Base Address Register (mpu_rbar2)
  MPU Region 2 Base Address Register (mpu_rbar2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 2 Limit Address Register (mpu_rlar2)
  MPU Region 2 Limit Address Register (mpu_rlar2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 3 Base Address Register (mpu_rbar3)
  MPU Region 3 Base Address Register (mpu_rbar3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 3 Limit Address Register (mpu_rlar3)
  MPU Region 3 Limit Address Register (mpu_rlar3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 4 Base Address Register (mpu_rbar4)
  MPU Region 4 Base Address Register (mpu_rbar4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 4 Limit Address Register (mpu_rlar4)
  MPU Region 4 Limit Address Register (mpu_rlar4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 5 Base Address Register (mpu_rbar5)
  MPU Region 5 Base Address Register (mpu_rbar5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 5 Limit Address Register (mpu_rlar5)
  MPU Region 5 Limit Address Register (mpu_rlar5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 6 Base Address Register (mpu_rbar6)
  MPU Region 6 Base Address Register (mpu_rbar6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 6 Limit Address Register (mpu_rlar6)
  MPU Region 6 Limit Address Register (mpu_rlar6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 7 Base Address Register (mpu_rbar7)
  MPU Region 7 Base Address Register (mpu_rbar7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for MPU Region 7 Limit Address Register (mpu_rlar7)
  MPU Region 7 Limit Address Register (mpu_rlar7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Control Register (mpu_ctrl_ns)
  Non-secure MPU Control Register (mpu_ctrl_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Memory Attribute Indirection Register 0 (mpu_mair0_ns)
  Non-secure MPU Memory Attribute Indirection Register 0 (mpu_mair0_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Memory Attribute Indirection Register 1 (mpu_mair1_ns)
  Non-secure MPU Memory Attribute Indirection Register 1 (mpu_mair1_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 0 Base Address Register (mpu_rbar0_ns)
  Non-secure MPU Region 0 Base Address Register (mpu_rbar0_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns)
  Non-secure MPU Region 0 Limit Address Register (mpu_rlar0_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 1 Base Address Register (mpu_rbar1_ns)
  Non-secure MPU Region 1 Base Address Register (mpu_rbar1_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 1 Limit Address Register (mpu_rlar1_ns)
  Non-secure MPU Region 1 Limit Address Register (mpu_rlar1_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 2 Base Address Register (mpu_rbar2_ns)
  Non-secure MPU Region 2 Base Address Register (mpu_rbar2_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 2 Limit Address Register (mpu_rlar2_ns)
  Non-secure MPU Region 2 Limit Address Register (mpu_rlar2_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 3 Base Address Register (mpu_rbar3_ns)
  Non-secure MPU Region 3 Base Address Register (mpu_rbar3_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 3 Limit Address Register (mpu_rlar3_ns)
  Non-secure MPU Region 3 Limit Address Register (mpu_rlar3_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 4 Base Address Register (mpu_rbar4_ns)
  Non-secure MPU Region 4 Base Address Register (mpu_rbar4_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 4 Limit Address Register (mpu_rlar4_ns)
  Non-secure MPU Region 4 Limit Address Register (mpu_rlar4_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 5 Base Address Register (mpu_rbar5_ns)
  Non-secure MPU Region 5 Base Address Register (mpu_rbar5_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 5 Limit Address Register (mpu_rlar5_ns)
  Non-secure MPU Region 5 Limit Address Register (mpu_rlar5_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 6 Base Address Register (mpu_rbar6_ns)
  Non-secure MPU Region 6 Base Address Register (mpu_rbar6_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 6 Limit Address Register (mpu_rlar6_ns)
  Non-secure MPU Region 6 Limit Address Register (mpu_rlar6_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 7 Base Address Register (mpu_rbar7_ns)
  Non-secure MPU Region 7 Base Address Register (mpu_rbar7_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Non-secure MPU Region 7 Limit Address Register (mpu_rlar7_ns)
  Non-secure MPU Region 7 Limit Address Register (mpu_rlar7_ns): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Control Register (sau_ctrl)
  SAU Control Register (sau_ctrl): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 0 Base Address Register (sau_rbar0)
  SAU Region 0 Base Address Register (sau_rbar0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 0 Limit Address Register (sau_rlar0)
  SAU Region 0 Limit Address Register (sau_rlar0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 1 Base Address Register (sau_rbar1)
  SAU Region 1 Base Address Register (sau_rbar1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 1 Limit Address Register (sau_rlar1)
  SAU Region 1 Limit Address Register (sau_rlar1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 2 Base Address Register (sau_rbar2)
  SAU Region 2 Base Address Register (sau_rbar2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 2 Limit Address Register (sau_rlar2)
  SAU Region 2 Limit Address Register (sau_rlar2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 3 Base Address Register (sau_rbar3)
  SAU Region 3 Base Address Register (sau_rbar3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 3 Limit Address Register (sau_rlar3)
  SAU Region 3 Limit Address Register (sau_rlar3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 4 Base Address Register (sau_rbar4)
  SAU Region 4 Base Address Register (sau_rbar4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 4 Limit Address Register (sau_rlar4)
  SAU Region 4 Limit Address Register (sau_rlar4): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 5 Base Address Register (sau_rbar5)
  SAU Region 5 Base Address Register (sau_rbar5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 5 Limit Address Register (sau_rlar5)
  SAU Region 5 Limit Address Register (sau_rlar5): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 6 Base Address Register  (sau_rbar6)
  SAU Region 6 Base Address Register  (sau_rbar6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 6 Limit Address Register (sau_rlar6)
  SAU Region 6 Limit Address Register (sau_rlar6): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 7 Base Address Register (sau_rbar7)
  SAU Region 7 Base Address Register (sau_rbar7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for SAU Region 7 Limit Address Register (sau_rlar7)
  SAU Region 7 Limit Address Register (sau_rlar7): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH/ROM Slave Rule Register 0 (flash_rom_slave_rule)
  FLASH/ROM Slave Rule Register 0 (flash_rom_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for FLASH Memory Rule Register 0 (flash_mem_rule0)
  FLASH Memory Rule Register 0 (flash_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ROM Memory Rule Register 0 (rom_mem_rule0)
  ROM Memory Rule Register 0 (rom_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ROM Memory Rule Register 1 (rom_mem_rule1)
  ROM Memory Rule Register 1 (rom_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ROM Memory Rule Register 2 (rom_mem_rule2)
  ROM Memory Rule Register 2 (rom_mem_rule2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ROM Memory Rule Register 3 (rom_mem_rule3)
  ROM Memory Rule Register 3 (rom_mem_rule3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMX Slave Rule Register (ramx_slave_rule)
  RAMX Slave Rule Register (ramx_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAMX Memory Rule Register (ramx_mem_rule)
  RAMX Memory Rule Register (ramx_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Slave Rule Register (qspi_slave_rule)
  QSPI Slave Rule Register (qspi_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Memory Rule [0][0] Register (qspi_mem_rule00)
  QSPI Memory Rule [0][0] Register (qspi_mem_rule00): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Memory Rule [0][1] Register (qspi_mem_rule01)
  QSPI Memory Rule [0][1] Register (qspi_mem_rule01): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Memory Rule [0][2] Register (qspi_mem_rule02)
  QSPI Memory Rule [0][2] Register (qspi_mem_rule02): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Memory Rule [0][3] Register (qspi_mem_rule03)
  QSPI Memory Rule [0][3] Register (qspi_mem_rule03): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Memory Rule [1][0] Register (qspi_mem_rule10)
  QSPI Memory Rule [1][0] Register (qspi_mem_rule10): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Memory Rule [2][0] Register (qspi_mem_rule20)
  QSPI Memory Rule [2][0] Register (qspi_mem_rule20): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Memory Rule [3][0] Register (qspi_mem_rule30)
  QSPI Memory Rule [3][0] Register (qspi_mem_rule30): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for QSPI Memory Rule [4][0] Register (qspi_mem_rule40)
  QSPI Memory Rule [4][0] Register (qspi_mem_rule40): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM0 Slave Rule Register (ram0_slave_rule)
  RAM0 Slave Rule Register (ram0_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM0 Memory Rule Register (ram0_mem_rule)
  RAM0 Memory Rule Register (ram0_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM1 Slave Rule Register (ram1_slave_rule)
  RAM1 Slave Rule Register (ram1_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM1 Memory Rule Register (ram1_mem_rule)
  RAM1 Memory Rule Register (ram1_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM2 Slave Rule Register (ram2_slave_rule)
  RAM2 Slave Rule Register (ram2_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM2 Memory Rule Register (ram2_mem_rule)
  RAM2 Memory Rule Register (ram2_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM3 Slave Rule Register (ram3_slave_rule)
  RAM3 Slave Rule Register (ram3_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM3 Memory Rule Register (ram3_mem_rule)
  RAM3 Memory Rule Register (ram3_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM4 Slave Rule Register (ram4_slave_rule)
  RAM4 Slave Rule Register (ram4_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for RAM4 Memory Rule Register (ram4_mem_rule)
  RAM4 Memory Rule Register (ram4_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge  Slave Rule Register (apb_bridge_slave_rule)
  APB Bridge  Slave Rule Register (apb_bridge_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 0 Memory Control Register 0 (apb_bridge0_mem_ctrl0)
  APB Bridge 0 Memory Control Register 0 (apb_bridge0_mem_ctrl0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 0 Memory Control Register 1 (apb_bridge0_mem_ctrl1)
  APB Bridge 0 Memory Control Register 1 (apb_bridge0_mem_ctrl1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 0 Memory Control Register 2 (apb_bridge0_mem_ctrl2)
  APB Bridge 0 Memory Control Register 2 (apb_bridge0_mem_ctrl2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 0 Memory Control Register 3 (apb_bridge0_mem_ctrl3)
  APB Bridge 0 Memory Control Register 3 (apb_bridge0_mem_ctrl3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 1 Memory Control Register 0 (apb_bridge1_mem_ctrl0)
  APB Bridge 1 Memory Control Register 0 (apb_bridge1_mem_ctrl0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 1 Memory Control Register 1 (apb_bridge1_mem_ctrl1)
  APB Bridge 1 Memory Control Register 1 (apb_bridge1_mem_ctrl1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 1 Memory Control Register 2 (apb_bridge1_mem_ctrl2)
  APB Bridge 1 Memory Control Register 2 (apb_bridge1_mem_ctrl2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 1 Memory Control Register 3 (apb_bridge1_mem_ctrl3)
  APB Bridge 1 Memory Control Register 3 (apb_bridge1_mem_ctrl3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 2 Memory Control Register 0 (apb_bridge2_mem_ctrl0)
  APB Bridge 2 Memory Control Register 0 (apb_bridge2_mem_ctrl0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 2 Memory Control Register 1 (apb_bridge2_mem_ctrl1)
  APB Bridge 2 Memory Control Register 1 (apb_bridge2_mem_ctrl1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 2 Memory Control Register 2 (apb_bridge2_mem_ctrl2)
  APB Bridge 2 Memory Control Register 2 (apb_bridge2_mem_ctrl2): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for APB Bridge 2 Memory Control Register 3 (apb_bridge2_mem_ctrl3)
  APB Bridge 2 Memory Control Register 3 (apb_bridge2_mem_ctrl3): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB0 Peripherals 0 Slave Rule Register 0 (ahb0_0_slave_rule)
  AHB0 Peripherals 0 Slave Rule Register 0 (ahb0_0_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB0 Peripherals 1 Slave Rule Register 0 (ahb0_1_slave_rule)
  AHB0 Peripherals 1 Slave Rule Register 0 (ahb0_1_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB1 Peripherals 0 Slave Rule Register 0 (ahb1_0_slave_rule)
  AHB1 Peripherals 0 Slave Rule Register 0 (ahb1_0_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB2 Peripherals 0 Slave Rule Register 0 (ahb2_0_slave_rule)
  AHB2 Peripherals 0 Slave Rule Register 0 (ahb2_0_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB2 Peripherals 0 Memory Rule Register 0 (ahb2_0_mem_rule)
  AHB2 Peripherals 0 Memory Rule Register 0 (ahb2_0_mem_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB3 Peripherals 0 Slave Rule Register 0 (ahb3_0_slave_rule)
  AHB3 Peripherals 0 Slave Rule Register 0 (ahb3_0_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 0 Peripherals  Memory Rule Register 0 (aips_bridge0_mem_rule0)
  AIPS BRIDGE 0 Peripherals  Memory Rule Register 0 (aips_bridge0_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 0 Peripherals  Memory Rule Register 1 (aips_bridge0_mem_rule1)
  AIPS BRIDGE 0 Peripherals  Memory Rule Register 1 (aips_bridge0_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AHB4 Peripherals 0 Slave Rule Register 0 (ahb4_0_slave_rule)
  AHB4 Peripherals 0 Slave Rule Register 0 (ahb4_0_slave_rule): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 0 Peripherals  Memory Rule Register 0 (aips_bridge1_mem_rule0)
  AIPS BRIDGE 0 Peripherals  Memory Rule Register 0 (aips_bridge1_mem_rule0): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for AIPS BRIDGE 0 Peripherals  Memory Rule Register 1 (aips_bridge1_mem_rule1)
  AIPS BRIDGE 0 Peripherals  Memory Rule Register 1 (aips_bridge1_mem_rule1): '0x0'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure GPIO Register 0  (sec_gp_reg0)
  Secure GPIO Register 0  (sec_gp_reg0): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure GPIO Register 1  (sec_gp_reg1)
  Secure GPIO Register 1  (sec_gp_reg1): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure GPIO Register 2  (sec_gp_reg2)
  Secure GPIO Register 2  (sec_gp_reg2): '0xffffffff'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure GPIO Register 3  (sec_gp_reg3)
  Secure GPIO Register 3  (sec_gp_reg3): '0x0000007f'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure GPIO Lock Register  (sec_gp_reg_lock)
  Secure GPIO Lock Register  (sec_gp_reg_lock): '0x000000AA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Master Secure Level Register  (master_sec_reg)
  Master Secure Level Register  (master_sec_reg): '0x80000000'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Master Secure Level Anti-pole Register  (master_sec_anti_pol_reg)
  Master Secure Level Anti-pole Register  (master_sec_anti_pol_reg): '0xBFFFFFFF'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for CM33 Lock Control Register  (cm33_lock_reg)
  CM33 Lock Control Register  (cm33_lock_reg): '0x800002AA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Control Duplicate Register  (misc_ctrl_dp_reg)
  Secure Control Duplicate Register  (misc_ctrl_dp_reg): '0x00008AAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for Secure Control Register  (misc_ctrl_reg)
  Secure Control Register  (misc_ctrl_reg): '0x00008AAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC IRQ Trigger Source Selector Register 0 (itrc_irq_out0_sel0)
  ITRC IRQ Trigger Source Selector Register 0 (itrc_irq_out0_sel0): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC IRQ Trigger Source Selector Register 1 (itrc_irq_out0_sel1)
  ITRC IRQ Trigger Source Selector Register 1 (itrc_irq_out0_sel1): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CSS_RESET Trigger Source Selector Register 0 (itrc_css_reset_out1_sel0)
  ITRC CSS_RESET Trigger Source Selector Register 0 (itrc_css_reset_out1_sel0): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CSS_RESET Trigger Source Selector Register 1 (itrc_css_reset_out1_sel1)
  ITRC CSS_RESET Trigger Source Selector Register 1 (itrc_css_reset_out1_sel1): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC PUF_ZEROIZE Trigger Source Selector Register 0 (itrc_puf_zeroize_out2_sel0)
  ITRC PUF_ZEROIZE Trigger Source Selector Register 0 (itrc_puf_zeroize_out2_sel0): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC PUF_ZEROIZE Trigger Source Selector Register 1 (itrc_puf_zeroize_out2_sel1)
  ITRC PUF_ZEROIZE Trigger Source Selector Register 1 (itrc_puf_zeroize_out2_sel1): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC RAM_ZEROIZE Trigger Source Selector Register 0 (itrc_ram_zeroize_out3_sel0)
  ITRC RAM_ZEROIZE Trigger Source Selector Register 0 (itrc_ram_zeroize_out3_sel0): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC RAM_ZEROIZE Trigger Source Selector Register 1 (itrc_ram_zeroize_out3_sel1)
  ITRC RAM_ZEROIZE Trigger Source Selector Register 1 (itrc_ram_zeroize_out3_sel1): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CHIP_RESET Trigger Source Selector Register 0 (itrc_chip_reset_out4_sel0)
  ITRC CHIP_RESET Trigger Source Selector Register 0 (itrc_chip_reset_out4_sel0): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC CHIP_RESET Trigger Source Selector Register 1 (itrc_chip_reset_out4_sel1)
  ITRC CHIP_RESET Trigger Source Selector Register 1 (itrc_chip_reset_out4_sel1): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger Source Selector Register 0 (itrc_itr_out_out5_sel0)
  ITRC ITR_OUT Trigger Source Selector Register 0 (itrc_itr_out_out5_sel0): '0xA02AAAAA'
  # ------------------------------------------===== TZ Preset [Optional] =====------------------------------------------
  # Description: Preset for ITRC ITR_OUT Trigger Source Selector Register 1 (itrc_itr_out_out5_sel1)
  ITRC ITR_OUT Trigger Source Selector Register 1 (itrc_itr_out_out5_sel1): '0xA02AAAAA'
