@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: BN362 :"e:\work\controller_cpld\bld\..\src\ufm_wb_top.v":173:1:173:6|Removing sequential instance ERR of view:PrimLib.dffre(prim) in hierarchy view:work.UFM_WB_2s(verilog) because there are no references to its outputs 
