|digital_cam_top
clk_50 => clk_50.IN3
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_counter.OUTPUTSELECT
btn_resend => btn_pressed.OUTPUTSELECT
ir_rx => ir_rx.IN1
led_config_finished << ov7670_controller:camera_ctrl.config_finished
vga_hsync << vga_640:vga_inst.Hsync
vga_vsync << vsync_raw.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] << vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] << vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] << vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] << vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] << vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] << vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] << vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] << vga_r.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] << vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] << vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] << vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] << vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] << vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] << vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] << vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] << vga_g.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] << vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] << vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] << vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] << vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] << vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] << vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] << vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] << vga_b.DB_MAX_OUTPUT_PORT_TYPE
vga_blank_N << vga_640:vga_inst.Nblank
vga_sync_N << <VCC>
vga_CLK << vga_640:vga_inst.clkout
ov7670_pclk => ov7670_pclk.IN3
ov7670_xclk << ov7670_controller:camera_ctrl.xclk
ov7670_vsync => ov7670_vsync.IN1
ov7670_href => ov7670_href.IN1
ov7670_data[0] => ov7670_data[0].IN1
ov7670_data[1] => ov7670_data[1].IN1
ov7670_data[2] => ov7670_data[2].IN1
ov7670_data[3] => ov7670_data[3].IN1
ov7670_data[4] => ov7670_data[4].IN1
ov7670_data[5] => ov7670_data[5].IN1
ov7670_data[6] => ov7670_data[6].IN1
ov7670_data[7] => ov7670_data[7].IN1
ov7670_sioc << ov7670_controller:camera_ctrl.sioc
ov7670_siod <> ov7670_controller:camera_ctrl.siod
ov7670_pwdn << ov7670_controller:camera_ctrl.pwdn
ov7670_reset << ov7670_controller:camera_ctrl.reset


|digital_cam_top|IR_RECEVER:ir_inst
clk => save_data[0].CLK
clk => save_data[1].CLK
clk => save_data[2].CLK
clk => save_data[3].CLK
clk => save_data[4].CLK
clk => save_data[5].CLK
clk => save_data[6].CLK
clk => save_data[7].CLK
clk => save_data[8].CLK
clk => save_data[9].CLK
clk => save_data[10].CLK
clk => save_data[11].CLK
clk => save_data[12].CLK
clk => save_data[13].CLK
clk => save_data[14].CLK
clk => save_data[15].CLK
clk => save_data[16].CLK
clk => save_data[17].CLK
clk => save_data[18].CLK
clk => save_data[19].CLK
clk => save_data[20].CLK
clk => save_data[21].CLK
clk => save_data[22].CLK
clk => save_data[23].CLK
clk => save_data[24].CLK
clk => save_data[25].CLK
clk => save_data[26].CLK
clk => save_data[27].CLK
clk => save_data[28].CLK
clk => save_data[29].CLK
clk => save_data[30].CLK
clk => save_data[31].CLK
clk => data_valid~reg0.CLK
clk => pre_data_save[0].CLK
clk => pre_data_save[1].CLK
clk => captured_code[0]~reg0.CLK
clk => captured_code[1]~reg0.CLK
clk => captured_code[2]~reg0.CLK
clk => captured_code[3]~reg0.CLK
clk => captured_code[4]~reg0.CLK
clk => captured_code[5]~reg0.CLK
clk => captured_code[6]~reg0.CLK
clk => captured_code[7]~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => state~7.DATAIN
rst_n => data_valid~reg0.ACLR
rst_n => pre_data_save[0].PRESET
rst_n => pre_data_save[1].PRESET
rst_n => captured_code[0]~reg0.ACLR
rst_n => captured_code[1]~reg0.ACLR
rst_n => captured_code[2]~reg0.ACLR
rst_n => captured_code[3]~reg0.ACLR
rst_n => captured_code[4]~reg0.ACLR
rst_n => captured_code[5]~reg0.ACLR
rst_n => captured_code[6]~reg0.ACLR
rst_n => captured_code[7]~reg0.ACLR
rst_n => bit_counter[0].ACLR
rst_n => bit_counter[1].ACLR
rst_n => bit_counter[2].ACLR
rst_n => bit_counter[3].ACLR
rst_n => bit_counter[4].ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
rst_n => count[11].ACLR
rst_n => count[12].ACLR
rst_n => count[13].ACLR
rst_n => count[14].ACLR
rst_n => count[15].ACLR
rst_n => count[16].ACLR
rst_n => count[17].ACLR
rst_n => count[18].ACLR
rst_n => count[19].ACLR
rst_n => state~9.DATAIN
rst_n => save_data[0].ENA
rst_n => save_data[31].ENA
rst_n => save_data[30].ENA
rst_n => save_data[29].ENA
rst_n => save_data[28].ENA
rst_n => save_data[27].ENA
rst_n => save_data[26].ENA
rst_n => save_data[25].ENA
rst_n => save_data[24].ENA
rst_n => save_data[23].ENA
rst_n => save_data[22].ENA
rst_n => save_data[21].ENA
rst_n => save_data[20].ENA
rst_n => save_data[19].ENA
rst_n => save_data[18].ENA
rst_n => save_data[17].ENA
rst_n => save_data[16].ENA
rst_n => save_data[15].ENA
rst_n => save_data[14].ENA
rst_n => save_data[13].ENA
rst_n => save_data[12].ENA
rst_n => save_data[11].ENA
rst_n => save_data[10].ENA
rst_n => save_data[9].ENA
rst_n => save_data[8].ENA
rst_n => save_data[7].ENA
rst_n => save_data[6].ENA
rst_n => save_data[5].ENA
rst_n => save_data[4].ENA
rst_n => save_data[3].ENA
rst_n => save_data[2].ENA
rst_n => save_data[1].ENA
IRDA_RXD => pre_data_save[0].DATAIN
captured_code[0] <= captured_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
captured_code[1] <= captured_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
captured_code[2] <= captured_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
captured_code[3] <= captured_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
captured_code[4] <= captured_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
captured_code[5] <= captured_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
captured_code[6] <= captured_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
captured_code[7] <= captured_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|gaussian_3x3_gray8:gaussian_gray_inst
clk => line2.we_a.CLK
clk => line2.waddr_a[9].CLK
clk => line2.waddr_a[8].CLK
clk => line2.waddr_a[7].CLK
clk => line2.waddr_a[6].CLK
clk => line2.waddr_a[5].CLK
clk => line2.waddr_a[4].CLK
clk => line2.waddr_a[3].CLK
clk => line2.waddr_a[2].CLK
clk => line2.waddr_a[1].CLK
clk => line2.waddr_a[0].CLK
clk => line2.data_a[7].CLK
clk => line2.data_a[6].CLK
clk => line2.data_a[5].CLK
clk => line2.data_a[4].CLK
clk => line2.data_a[3].CLK
clk => line2.data_a[2].CLK
clk => line2.data_a[1].CLK
clk => line2.data_a[0].CLK
clk => line1.we_a.CLK
clk => line1.waddr_a[9].CLK
clk => line1.waddr_a[8].CLK
clk => line1.waddr_a[7].CLK
clk => line1.waddr_a[6].CLK
clk => line1.waddr_a[5].CLK
clk => line1.waddr_a[4].CLK
clk => line1.waddr_a[3].CLK
clk => line1.waddr_a[2].CLK
clk => line1.waddr_a[1].CLK
clk => line1.waddr_a[0].CLK
clk => line1.data_a[7].CLK
clk => line1.data_a[6].CLK
clk => line1.data_a[5].CLK
clk => line1.data_a[4].CLK
clk => line1.data_a[3].CLK
clk => line1.data_a[2].CLK
clk => line1.data_a[1].CLK
clk => line1.data_a[0].CLK
clk => filter_ready~reg0.CLK
clk => pixel_out[0]~reg0.CLK
clk => pixel_out[1]~reg0.CLK
clk => pixel_out[2]~reg0.CLK
clk => pixel_out[3]~reg0.CLK
clk => pixel_out[4]~reg0.CLK
clk => pixel_out[5]~reg0.CLK
clk => pixel_out[6]~reg0.CLK
clk => pixel_out[7]~reg0.CLK
clk => border_d1.CLK
clk => pixel_in_d1[0].CLK
clk => pixel_in_d1[1].CLK
clk => pixel_in_d1[2].CLK
clk => pixel_in_d1[3].CLK
clk => pixel_in_d1[4].CLK
clk => pixel_in_d1[5].CLK
clk => pixel_in_d1[6].CLK
clk => pixel_in_d1[7].CLK
clk => window_valid_d1.CLK
clk => active_d1.CLK
clk => sum_blur[4].CLK
clk => sum_blur[5].CLK
clk => sum_blur[6].CLK
clk => sum_blur[7].CLK
clk => sum_blur[8].CLK
clk => sum_blur[9].CLK
clk => sum_blur[10].CLK
clk => sum_blur[11].CLK
clk => l2_2[0].CLK
clk => l2_2[1].CLK
clk => l2_2[2].CLK
clk => l2_2[3].CLK
clk => l2_2[4].CLK
clk => l2_2[5].CLK
clk => l2_2[6].CLK
clk => l2_2[7].CLK
clk => l2_1[0].CLK
clk => l2_1[1].CLK
clk => l2_1[2].CLK
clk => l2_1[3].CLK
clk => l2_1[4].CLK
clk => l2_1[5].CLK
clk => l2_1[6].CLK
clk => l2_1[7].CLK
clk => l2_0[0].CLK
clk => l2_0[1].CLK
clk => l2_0[2].CLK
clk => l2_0[3].CLK
clk => l2_0[4].CLK
clk => l2_0[5].CLK
clk => l2_0[6].CLK
clk => l2_0[7].CLK
clk => l1_2[0].CLK
clk => l1_2[1].CLK
clk => l1_2[2].CLK
clk => l1_2[3].CLK
clk => l1_2[4].CLK
clk => l1_2[5].CLK
clk => l1_2[6].CLK
clk => l1_2[7].CLK
clk => l1_1[0].CLK
clk => l1_1[1].CLK
clk => l1_1[2].CLK
clk => l1_1[3].CLK
clk => l1_1[4].CLK
clk => l1_1[5].CLK
clk => l1_1[6].CLK
clk => l1_1[7].CLK
clk => l1_0[0].CLK
clk => l1_0[1].CLK
clk => l1_0[2].CLK
clk => l1_0[3].CLK
clk => l1_0[4].CLK
clk => l1_0[5].CLK
clk => l1_0[6].CLK
clk => l1_0[7].CLK
clk => cur_2[0].CLK
clk => cur_2[1].CLK
clk => cur_2[2].CLK
clk => cur_2[3].CLK
clk => cur_2[4].CLK
clk => cur_2[5].CLK
clk => cur_2[6].CLK
clk => cur_2[7].CLK
clk => cur_1[0].CLK
clk => cur_1[1].CLK
clk => cur_1[2].CLK
clk => cur_1[3].CLK
clk => cur_1[4].CLK
clk => cur_1[5].CLK
clk => cur_1[6].CLK
clk => cur_1[7].CLK
clk => cur_0[0].CLK
clk => cur_0[1].CLK
clk => cur_0[2].CLK
clk => cur_0[3].CLK
clk => cur_0[4].CLK
clk => cur_0[5].CLK
clk => cur_0[6].CLK
clk => cur_0[7].CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
clk => col[0].CLK
clk => col[1].CLK
clk => col[2].CLK
clk => col[3].CLK
clk => col[4].CLK
clk => col[5].CLK
clk => col[6].CLK
clk => col[7].CLK
clk => col[8].CLK
clk => col[9].CLK
clk => active_prev.CLK
clk => vsync_prev.CLK
clk => line1.CLK0
clk => line2.CLK0
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => col.OUTPUTSELECT
enable => cur_0.OUTPUTSELECT
enable => cur_0.OUTPUTSELECT
enable => cur_0.OUTPUTSELECT
enable => cur_0.OUTPUTSELECT
enable => cur_0.OUTPUTSELECT
enable => cur_0.OUTPUTSELECT
enable => cur_0.OUTPUTSELECT
enable => cur_0.OUTPUTSELECT
enable => cur_1.OUTPUTSELECT
enable => cur_1.OUTPUTSELECT
enable => cur_1.OUTPUTSELECT
enable => cur_1.OUTPUTSELECT
enable => cur_1.OUTPUTSELECT
enable => cur_1.OUTPUTSELECT
enable => cur_1.OUTPUTSELECT
enable => cur_1.OUTPUTSELECT
enable => cur_2.OUTPUTSELECT
enable => cur_2.OUTPUTSELECT
enable => cur_2.OUTPUTSELECT
enable => cur_2.OUTPUTSELECT
enable => cur_2.OUTPUTSELECT
enable => cur_2.OUTPUTSELECT
enable => cur_2.OUTPUTSELECT
enable => cur_2.OUTPUTSELECT
enable => l1_0.OUTPUTSELECT
enable => l1_0.OUTPUTSELECT
enable => l1_0.OUTPUTSELECT
enable => l1_0.OUTPUTSELECT
enable => l1_0.OUTPUTSELECT
enable => l1_0.OUTPUTSELECT
enable => l1_0.OUTPUTSELECT
enable => l1_0.OUTPUTSELECT
enable => l1_1.OUTPUTSELECT
enable => l1_1.OUTPUTSELECT
enable => l1_1.OUTPUTSELECT
enable => l1_1.OUTPUTSELECT
enable => l1_1.OUTPUTSELECT
enable => l1_1.OUTPUTSELECT
enable => l1_1.OUTPUTSELECT
enable => l1_1.OUTPUTSELECT
enable => l1_2.OUTPUTSELECT
enable => l1_2.OUTPUTSELECT
enable => l1_2.OUTPUTSELECT
enable => l1_2.OUTPUTSELECT
enable => l1_2.OUTPUTSELECT
enable => l1_2.OUTPUTSELECT
enable => l1_2.OUTPUTSELECT
enable => l1_2.OUTPUTSELECT
enable => l2_0.OUTPUTSELECT
enable => l2_0.OUTPUTSELECT
enable => l2_0.OUTPUTSELECT
enable => l2_0.OUTPUTSELECT
enable => l2_0.OUTPUTSELECT
enable => l2_0.OUTPUTSELECT
enable => l2_0.OUTPUTSELECT
enable => l2_0.OUTPUTSELECT
enable => l2_1.OUTPUTSELECT
enable => l2_1.OUTPUTSELECT
enable => l2_1.OUTPUTSELECT
enable => l2_1.OUTPUTSELECT
enable => l2_1.OUTPUTSELECT
enable => l2_1.OUTPUTSELECT
enable => l2_1.OUTPUTSELECT
enable => l2_1.OUTPUTSELECT
enable => l2_2.OUTPUTSELECT
enable => l2_2.OUTPUTSELECT
enable => l2_2.OUTPUTSELECT
enable => l2_2.OUTPUTSELECT
enable => l2_2.OUTPUTSELECT
enable => l2_2.OUTPUTSELECT
enable => l2_2.OUTPUTSELECT
enable => l2_2.OUTPUTSELECT
enable => sum_blur.OUTPUTSELECT
enable => sum_blur.OUTPUTSELECT
enable => sum_blur.OUTPUTSELECT
enable => sum_blur.OUTPUTSELECT
enable => sum_blur.OUTPUTSELECT
enable => sum_blur.OUTPUTSELECT
enable => sum_blur.OUTPUTSELECT
enable => sum_blur.OUTPUTSELECT
enable => line1.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => row.OUTPUTSELECT
enable => active_d1.OUTPUTSELECT
enable => window_valid_d1.OUTPUTSELECT
enable => pixel_in_d1.OUTPUTSELECT
enable => pixel_in_d1.OUTPUTSELECT
enable => pixel_in_d1.OUTPUTSELECT
enable => pixel_in_d1.OUTPUTSELECT
enable => pixel_in_d1.OUTPUTSELECT
enable => pixel_in_d1.OUTPUTSELECT
enable => pixel_in_d1.OUTPUTSELECT
enable => pixel_in_d1.OUTPUTSELECT
enable => border_d1.OUTPUTSELECT
enable => always2.IN1
pixel_in[0] => cur_0.DATAB
pixel_in[0] => pixel_in_d1.DATAB
pixel_in[0] => line1.data_a[0].DATAIN
pixel_in[0] => line1.DATAIN
pixel_in[1] => cur_0.DATAB
pixel_in[1] => pixel_in_d1.DATAB
pixel_in[1] => line1.data_a[1].DATAIN
pixel_in[1] => line1.DATAIN1
pixel_in[2] => cur_0.DATAB
pixel_in[2] => pixel_in_d1.DATAB
pixel_in[2] => line1.data_a[2].DATAIN
pixel_in[2] => line1.DATAIN2
pixel_in[3] => cur_0.DATAB
pixel_in[3] => pixel_in_d1.DATAB
pixel_in[3] => line1.data_a[3].DATAIN
pixel_in[3] => line1.DATAIN3
pixel_in[4] => cur_0.DATAB
pixel_in[4] => pixel_in_d1.DATAB
pixel_in[4] => line1.data_a[4].DATAIN
pixel_in[4] => line1.DATAIN4
pixel_in[5] => cur_0.DATAB
pixel_in[5] => pixel_in_d1.DATAB
pixel_in[5] => line1.data_a[5].DATAIN
pixel_in[5] => line1.DATAIN5
pixel_in[6] => cur_0.DATAB
pixel_in[6] => pixel_in_d1.DATAB
pixel_in[6] => line1.data_a[6].DATAIN
pixel_in[6] => line1.DATAIN6
pixel_in[7] => cur_0.DATAB
pixel_in[7] => pixel_in_d1.DATAB
pixel_in[7] => line1.data_a[7].DATAIN
pixel_in[7] => line1.DATAIN7
pixel_addr[0] => ~NO_FANOUT~
pixel_addr[1] => ~NO_FANOUT~
pixel_addr[2] => ~NO_FANOUT~
pixel_addr[3] => ~NO_FANOUT~
pixel_addr[4] => ~NO_FANOUT~
pixel_addr[5] => ~NO_FANOUT~
pixel_addr[6] => ~NO_FANOUT~
pixel_addr[7] => ~NO_FANOUT~
pixel_addr[8] => ~NO_FANOUT~
pixel_addr[9] => ~NO_FANOUT~
pixel_addr[10] => ~NO_FANOUT~
pixel_addr[11] => ~NO_FANOUT~
pixel_addr[12] => ~NO_FANOUT~
pixel_addr[13] => ~NO_FANOUT~
pixel_addr[14] => ~NO_FANOUT~
pixel_addr[15] => ~NO_FANOUT~
pixel_addr[16] => ~NO_FANOUT~
vsync => vsync_prev.DATAIN
vsync => vsync_fall.IN1
active_area => active_rise.IN1
active_area => cur_2.OUTPUTSELECT
active_area => cur_2.OUTPUTSELECT
active_area => cur_2.OUTPUTSELECT
active_area => cur_2.OUTPUTSELECT
active_area => cur_2.OUTPUTSELECT
active_area => cur_2.OUTPUTSELECT
active_area => cur_2.OUTPUTSELECT
active_area => cur_2.OUTPUTSELECT
active_area => cur_1.OUTPUTSELECT
active_area => cur_1.OUTPUTSELECT
active_area => cur_1.OUTPUTSELECT
active_area => cur_1.OUTPUTSELECT
active_area => cur_1.OUTPUTSELECT
active_area => cur_1.OUTPUTSELECT
active_area => cur_1.OUTPUTSELECT
active_area => cur_1.OUTPUTSELECT
active_area => cur_0.OUTPUTSELECT
active_area => cur_0.OUTPUTSELECT
active_area => cur_0.OUTPUTSELECT
active_area => cur_0.OUTPUTSELECT
active_area => cur_0.OUTPUTSELECT
active_area => cur_0.OUTPUTSELECT
active_area => cur_0.OUTPUTSELECT
active_area => cur_0.OUTPUTSELECT
active_area => l1_2.OUTPUTSELECT
active_area => l1_2.OUTPUTSELECT
active_area => l1_2.OUTPUTSELECT
active_area => l1_2.OUTPUTSELECT
active_area => l1_2.OUTPUTSELECT
active_area => l1_2.OUTPUTSELECT
active_area => l1_2.OUTPUTSELECT
active_area => l1_2.OUTPUTSELECT
active_area => l1_1.OUTPUTSELECT
active_area => l1_1.OUTPUTSELECT
active_area => l1_1.OUTPUTSELECT
active_area => l1_1.OUTPUTSELECT
active_area => l1_1.OUTPUTSELECT
active_area => l1_1.OUTPUTSELECT
active_area => l1_1.OUTPUTSELECT
active_area => l1_1.OUTPUTSELECT
active_area => l1_0.OUTPUTSELECT
active_area => l1_0.OUTPUTSELECT
active_area => l1_0.OUTPUTSELECT
active_area => l1_0.OUTPUTSELECT
active_area => l1_0.OUTPUTSELECT
active_area => l1_0.OUTPUTSELECT
active_area => l1_0.OUTPUTSELECT
active_area => l1_0.OUTPUTSELECT
active_area => l2_2.OUTPUTSELECT
active_area => l2_2.OUTPUTSELECT
active_area => l2_2.OUTPUTSELECT
active_area => l2_2.OUTPUTSELECT
active_area => l2_2.OUTPUTSELECT
active_area => l2_2.OUTPUTSELECT
active_area => l2_2.OUTPUTSELECT
active_area => l2_2.OUTPUTSELECT
active_area => l2_1.OUTPUTSELECT
active_area => l2_1.OUTPUTSELECT
active_area => l2_1.OUTPUTSELECT
active_area => l2_1.OUTPUTSELECT
active_area => l2_1.OUTPUTSELECT
active_area => l2_1.OUTPUTSELECT
active_area => l2_1.OUTPUTSELECT
active_area => l2_1.OUTPUTSELECT
active_area => l2_0.OUTPUTSELECT
active_area => l2_0.OUTPUTSELECT
active_area => l2_0.OUTPUTSELECT
active_area => l2_0.OUTPUTSELECT
active_area => l2_0.OUTPUTSELECT
active_area => l2_0.OUTPUTSELECT
active_area => l2_0.OUTPUTSELECT
active_area => l2_0.OUTPUTSELECT
active_area => sum_blur.OUTPUTSELECT
active_area => sum_blur.OUTPUTSELECT
active_area => sum_blur.OUTPUTSELECT
active_area => sum_blur.OUTPUTSELECT
active_area => sum_blur.OUTPUTSELECT
active_area => sum_blur.OUTPUTSELECT
active_area => sum_blur.OUTPUTSELECT
active_area => sum_blur.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => col.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => row.OUTPUTSELECT
active_area => window_valid_d1.IN1
active_area => border_d1.IN1
active_area => active_d1.DATAB
active_area => active_prev.DATAIN
active_area => line1.DATAA
active_area => active_fall.IN1
pixel_out[0] <= pixel_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1] <= pixel_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2] <= pixel_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3] <= pixel_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[4] <= pixel_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[5] <= pixel_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[6] <= pixel_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[7] <= pixel_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_ready <= filter_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|sobel_3x3_gray8:sobel_inst
clk => lb0.we_a.CLK
clk => lb0.waddr_a[9].CLK
clk => lb0.waddr_a[8].CLK
clk => lb0.waddr_a[7].CLK
clk => lb0.waddr_a[6].CLK
clk => lb0.waddr_a[5].CLK
clk => lb0.waddr_a[4].CLK
clk => lb0.waddr_a[3].CLK
clk => lb0.waddr_a[2].CLK
clk => lb0.waddr_a[1].CLK
clk => lb0.waddr_a[0].CLK
clk => lb0.data_a[7].CLK
clk => lb0.data_a[6].CLK
clk => lb0.data_a[5].CLK
clk => lb0.data_a[4].CLK
clk => lb0.data_a[3].CLK
clk => lb0.data_a[2].CLK
clk => lb0.data_a[1].CLK
clk => lb0.data_a[0].CLK
clk => lb1.we_a.CLK
clk => lb1.waddr_a[9].CLK
clk => lb1.waddr_a[8].CLK
clk => lb1.waddr_a[7].CLK
clk => lb1.waddr_a[6].CLK
clk => lb1.waddr_a[5].CLK
clk => lb1.waddr_a[4].CLK
clk => lb1.waddr_a[3].CLK
clk => lb1.waddr_a[2].CLK
clk => lb1.waddr_a[1].CLK
clk => lb1.waddr_a[0].CLK
clk => lb1.data_a[7].CLK
clk => lb1.data_a[6].CLK
clk => lb1.data_a[5].CLK
clk => lb1.data_a[4].CLK
clk => lb1.data_a[3].CLK
clk => lb1.data_a[2].CLK
clk => lb1.data_a[1].CLK
clk => lb1.data_a[0].CLK
clk => sobel_ready~reg0.CLK
clk => pixel_out[0]~reg0.CLK
clk => pixel_out[1]~reg0.CLK
clk => pixel_out[2]~reg0.CLK
clk => pixel_out[3]~reg0.CLK
clk => pixel_out[4]~reg0.CLK
clk => pixel_out[5]~reg0.CLK
clk => pixel_out[6]~reg0.CLK
clk => pixel_out[7]~reg0.CLK
clk => vpipe[0].CLK
clk => vpipe[1].CLK
clk => vpipe[2].CLK
clk => vpipe[3].CLK
clk => vpipe[4].CLK
clk => mag[0].CLK
clk => mag[1].CLK
clk => mag[2].CLK
clk => mag[3].CLK
clk => mag[4].CLK
clk => mag[5].CLK
clk => mag[6].CLK
clk => mag[7].CLK
clk => mag[8].CLK
clk => mag[9].CLK
clk => mag[10].CLK
clk => mag[11].CLK
clk => gy_abs[0].CLK
clk => gy_abs[1].CLK
clk => gy_abs[2].CLK
clk => gy_abs[3].CLK
clk => gy_abs[4].CLK
clk => gy_abs[5].CLK
clk => gy_abs[6].CLK
clk => gy_abs[7].CLK
clk => gy_abs[8].CLK
clk => gy_abs[9].CLK
clk => gy_abs[10].CLK
clk => gx_abs[0].CLK
clk => gx_abs[1].CLK
clk => gx_abs[2].CLK
clk => gx_abs[3].CLK
clk => gx_abs[4].CLK
clk => gx_abs[5].CLK
clk => gx_abs[6].CLK
clk => gx_abs[7].CLK
clk => gx_abs[8].CLK
clk => gx_abs[9].CLK
clk => gx_abs[10].CLK
clk => cur_sr1[0].CLK
clk => cur_sr1[1].CLK
clk => cur_sr1[2].CLK
clk => cur_sr1[3].CLK
clk => cur_sr1[4].CLK
clk => cur_sr1[5].CLK
clk => cur_sr1[6].CLK
clk => cur_sr1[7].CLK
clk => cur_sr0[0].CLK
clk => cur_sr0[1].CLK
clk => cur_sr0[2].CLK
clk => cur_sr0[3].CLK
clk => cur_sr0[4].CLK
clk => cur_sr0[5].CLK
clk => cur_sr0[6].CLK
clk => cur_sr0[7].CLK
clk => mid_sr1[0].CLK
clk => mid_sr1[1].CLK
clk => mid_sr1[2].CLK
clk => mid_sr1[3].CLK
clk => mid_sr1[4].CLK
clk => mid_sr1[5].CLK
clk => mid_sr1[6].CLK
clk => mid_sr1[7].CLK
clk => mid_sr0[0].CLK
clk => mid_sr0[1].CLK
clk => mid_sr0[2].CLK
clk => mid_sr0[3].CLK
clk => mid_sr0[4].CLK
clk => mid_sr0[5].CLK
clk => mid_sr0[6].CLK
clk => mid_sr0[7].CLK
clk => top_sr1[0].CLK
clk => top_sr1[1].CLK
clk => top_sr1[2].CLK
clk => top_sr1[3].CLK
clk => top_sr1[4].CLK
clk => top_sr1[5].CLK
clk => top_sr1[6].CLK
clk => top_sr1[7].CLK
clk => top_sr0[0].CLK
clk => top_sr0[1].CLK
clk => top_sr0[2].CLK
clk => top_sr0[3].CLK
clk => top_sr0[4].CLK
clk => top_sr0[5].CLK
clk => top_sr0[6].CLK
clk => top_sr0[7].CLK
clk => wr_sel.CLK
clk => y_d5[0].CLK
clk => y_d5[1].CLK
clk => y_d5[2].CLK
clk => y_d5[3].CLK
clk => y_d5[4].CLK
clk => y_d5[5].CLK
clk => y_d5[6].CLK
clk => y_d5[7].CLK
clk => y_d5[8].CLK
clk => y_d4[0].CLK
clk => y_d4[1].CLK
clk => y_d4[2].CLK
clk => y_d4[3].CLK
clk => y_d4[4].CLK
clk => y_d4[5].CLK
clk => y_d4[6].CLK
clk => y_d4[7].CLK
clk => y_d4[8].CLK
clk => y_d3[0].CLK
clk => y_d3[1].CLK
clk => y_d3[2].CLK
clk => y_d3[3].CLK
clk => y_d3[4].CLK
clk => y_d3[5].CLK
clk => y_d3[6].CLK
clk => y_d3[7].CLK
clk => y_d3[8].CLK
clk => y_d2[0].CLK
clk => y_d2[1].CLK
clk => y_d2[2].CLK
clk => y_d2[3].CLK
clk => y_d2[4].CLK
clk => y_d2[5].CLK
clk => y_d2[6].CLK
clk => y_d2[7].CLK
clk => y_d2[8].CLK
clk => y_d1[0].CLK
clk => y_d1[1].CLK
clk => y_d1[2].CLK
clk => y_d1[3].CLK
clk => y_d1[4].CLK
clk => y_d1[5].CLK
clk => y_d1[6].CLK
clk => y_d1[7].CLK
clk => y_d1[8].CLK
clk => x_d5[0].CLK
clk => x_d5[1].CLK
clk => x_d5[2].CLK
clk => x_d5[3].CLK
clk => x_d5[4].CLK
clk => x_d5[5].CLK
clk => x_d5[6].CLK
clk => x_d5[7].CLK
clk => x_d5[8].CLK
clk => x_d5[9].CLK
clk => x_d4[0].CLK
clk => x_d4[1].CLK
clk => x_d4[2].CLK
clk => x_d4[3].CLK
clk => x_d4[4].CLK
clk => x_d4[5].CLK
clk => x_d4[6].CLK
clk => x_d4[7].CLK
clk => x_d4[8].CLK
clk => x_d4[9].CLK
clk => x_d3[0].CLK
clk => x_d3[1].CLK
clk => x_d3[2].CLK
clk => x_d3[3].CLK
clk => x_d3[4].CLK
clk => x_d3[5].CLK
clk => x_d3[6].CLK
clk => x_d3[7].CLK
clk => x_d3[8].CLK
clk => x_d3[9].CLK
clk => x_d2[0].CLK
clk => x_d2[1].CLK
clk => x_d2[2].CLK
clk => x_d2[3].CLK
clk => x_d2[4].CLK
clk => x_d2[5].CLK
clk => x_d2[6].CLK
clk => x_d2[7].CLK
clk => x_d2[8].CLK
clk => x_d2[9].CLK
clk => x_d1[0].CLK
clk => x_d1[1].CLK
clk => x_d1[2].CLK
clk => x_d1[3].CLK
clk => x_d1[4].CLK
clk => x_d1[5].CLK
clk => x_d1[6].CLK
clk => x_d1[7].CLK
clk => x_d1[8].CLK
clk => x_d1[9].CLK
clk => y_coord[0].CLK
clk => y_coord[1].CLK
clk => y_coord[2].CLK
clk => y_coord[3].CLK
clk => y_coord[4].CLK
clk => y_coord[5].CLK
clk => y_coord[6].CLK
clk => y_coord[7].CLK
clk => y_coord[8].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
clk => x_coord[8].CLK
clk => x_coord[9].CLK
clk => active_prev.CLK
clk => vsync_prev.CLK
clk => lb0.CLK0
clk => lb1.CLK0
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => y_coord.OUTPUTSELECT
enable => window_valid.IN0
pixel_in[0] => g21[0].DATAB
pixel_in[0] => g20[0].DATAB
pixel_in[0] => cur_sr0.DATAB
pixel_in[0] => lb0.data_a[0].DATAIN
pixel_in[0] => lb1.data_a[0].DATAIN
pixel_in[0] => selT_x0[0].DATAB
pixel_in[0] => selM_x0[0].DATAB
pixel_in[0] => Add3.IN19
pixel_in[0] => Add9.IN19
pixel_in[0] => lb0.DATAIN
pixel_in[0] => lb1.DATAIN
pixel_in[1] => g21[1].DATAB
pixel_in[1] => g20[1].DATAB
pixel_in[1] => cur_sr0.DATAB
pixel_in[1] => lb0.data_a[1].DATAIN
pixel_in[1] => lb1.data_a[1].DATAIN
pixel_in[1] => selT_x0[1].DATAB
pixel_in[1] => selM_x0[1].DATAB
pixel_in[1] => Add3.IN18
pixel_in[1] => Add9.IN18
pixel_in[1] => lb0.DATAIN1
pixel_in[1] => lb1.DATAIN1
pixel_in[2] => g21[2].DATAB
pixel_in[2] => g20[2].DATAB
pixel_in[2] => cur_sr0.DATAB
pixel_in[2] => lb0.data_a[2].DATAIN
pixel_in[2] => lb1.data_a[2].DATAIN
pixel_in[2] => selT_x0[2].DATAB
pixel_in[2] => selM_x0[2].DATAB
pixel_in[2] => Add3.IN17
pixel_in[2] => Add9.IN17
pixel_in[2] => lb0.DATAIN2
pixel_in[2] => lb1.DATAIN2
pixel_in[3] => g21[3].DATAB
pixel_in[3] => g20[3].DATAB
pixel_in[3] => cur_sr0.DATAB
pixel_in[3] => lb0.data_a[3].DATAIN
pixel_in[3] => lb1.data_a[3].DATAIN
pixel_in[3] => selT_x0[3].DATAB
pixel_in[3] => selM_x0[3].DATAB
pixel_in[3] => Add3.IN16
pixel_in[3] => Add9.IN16
pixel_in[3] => lb0.DATAIN3
pixel_in[3] => lb1.DATAIN3
pixel_in[4] => g21[4].DATAB
pixel_in[4] => g20[4].DATAB
pixel_in[4] => cur_sr0.DATAB
pixel_in[4] => lb0.data_a[4].DATAIN
pixel_in[4] => lb1.data_a[4].DATAIN
pixel_in[4] => selT_x0[4].DATAB
pixel_in[4] => selM_x0[4].DATAB
pixel_in[4] => Add3.IN15
pixel_in[4] => Add9.IN15
pixel_in[4] => lb0.DATAIN4
pixel_in[4] => lb1.DATAIN4
pixel_in[5] => g21[5].DATAB
pixel_in[5] => g20[5].DATAB
pixel_in[5] => cur_sr0.DATAB
pixel_in[5] => lb0.data_a[5].DATAIN
pixel_in[5] => lb1.data_a[5].DATAIN
pixel_in[5] => selT_x0[5].DATAB
pixel_in[5] => selM_x0[5].DATAB
pixel_in[5] => Add3.IN14
pixel_in[5] => Add9.IN14
pixel_in[5] => lb0.DATAIN5
pixel_in[5] => lb1.DATAIN5
pixel_in[6] => g21[6].DATAB
pixel_in[6] => g20[6].DATAB
pixel_in[6] => cur_sr0.DATAB
pixel_in[6] => lb0.data_a[6].DATAIN
pixel_in[6] => lb1.data_a[6].DATAIN
pixel_in[6] => selT_x0[6].DATAB
pixel_in[6] => selM_x0[6].DATAB
pixel_in[6] => Add3.IN13
pixel_in[6] => Add9.IN13
pixel_in[6] => lb0.DATAIN6
pixel_in[6] => lb1.DATAIN6
pixel_in[7] => g21[7].DATAB
pixel_in[7] => g20[7].DATAB
pixel_in[7] => cur_sr0.DATAB
pixel_in[7] => lb0.data_a[7].DATAIN
pixel_in[7] => lb1.data_a[7].DATAIN
pixel_in[7] => selT_x0[7].DATAB
pixel_in[7] => selM_x0[7].DATAB
pixel_in[7] => Add3.IN12
pixel_in[7] => Add9.IN12
pixel_in[7] => lb0.DATAIN7
pixel_in[7] => lb1.DATAIN7
pixel_addr[0] => ~NO_FANOUT~
pixel_addr[1] => ~NO_FANOUT~
pixel_addr[2] => ~NO_FANOUT~
pixel_addr[3] => ~NO_FANOUT~
pixel_addr[4] => ~NO_FANOUT~
pixel_addr[5] => ~NO_FANOUT~
pixel_addr[6] => ~NO_FANOUT~
pixel_addr[7] => ~NO_FANOUT~
pixel_addr[8] => ~NO_FANOUT~
pixel_addr[9] => ~NO_FANOUT~
pixel_addr[10] => ~NO_FANOUT~
pixel_addr[11] => ~NO_FANOUT~
pixel_addr[12] => ~NO_FANOUT~
pixel_addr[13] => ~NO_FANOUT~
pixel_addr[14] => ~NO_FANOUT~
pixel_addr[15] => ~NO_FANOUT~
pixel_addr[16] => ~NO_FANOUT~
vsync => vsync_prev.DATAIN
vsync => vsync_fall.IN1
active_area => active_rise.IN1
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => x_coord.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => comb.OUTPUTSELECT
active_area => window_valid.IN1
active_area => active_prev.DATAIN
active_area => active_fall.IN1
threshold[0] => LessThan6.IN16
threshold[1] => LessThan6.IN15
threshold[2] => LessThan6.IN14
threshold[3] => LessThan6.IN13
threshold[4] => LessThan6.IN12
threshold[5] => LessThan6.IN11
threshold[6] => LessThan6.IN10
threshold[7] => LessThan6.IN9
pixel_out[0] <= pixel_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1] <= pixel_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2] <= pixel_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3] <= pixel_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[4] <= pixel_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[5] <= pixel_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[6] <= pixel_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[7] <= pixel_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_ready <= sobel_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|canny_3x3_gray8:canny_inst
clk => line2.we_a.CLK
clk => line2.waddr_a[9].CLK
clk => line2.waddr_a[8].CLK
clk => line2.waddr_a[7].CLK
clk => line2.waddr_a[6].CLK
clk => line2.waddr_a[5].CLK
clk => line2.waddr_a[4].CLK
clk => line2.waddr_a[3].CLK
clk => line2.waddr_a[2].CLK
clk => line2.waddr_a[1].CLK
clk => line2.waddr_a[0].CLK
clk => line2.data_a[7].CLK
clk => line2.data_a[6].CLK
clk => line2.data_a[5].CLK
clk => line2.data_a[4].CLK
clk => line2.data_a[3].CLK
clk => line2.data_a[2].CLK
clk => line2.data_a[1].CLK
clk => line2.data_a[0].CLK
clk => line1.we_a.CLK
clk => line1.waddr_a[9].CLK
clk => line1.waddr_a[8].CLK
clk => line1.waddr_a[7].CLK
clk => line1.waddr_a[6].CLK
clk => line1.waddr_a[5].CLK
clk => line1.waddr_a[4].CLK
clk => line1.waddr_a[3].CLK
clk => line1.waddr_a[2].CLK
clk => line1.waddr_a[1].CLK
clk => line1.waddr_a[0].CLK
clk => line1.data_a[7].CLK
clk => line1.data_a[6].CLK
clk => line1.data_a[5].CLK
clk => line1.data_a[4].CLK
clk => line1.data_a[3].CLK
clk => line1.data_a[2].CLK
clk => line1.data_a[1].CLK
clk => line1.data_a[0].CLK
clk => mag_line2.we_a.CLK
clk => mag_line2.waddr_a[9].CLK
clk => mag_line2.waddr_a[8].CLK
clk => mag_line2.waddr_a[7].CLK
clk => mag_line2.waddr_a[6].CLK
clk => mag_line2.waddr_a[5].CLK
clk => mag_line2.waddr_a[4].CLK
clk => mag_line2.waddr_a[3].CLK
clk => mag_line2.waddr_a[2].CLK
clk => mag_line2.waddr_a[1].CLK
clk => mag_line2.waddr_a[0].CLK
clk => mag_line2.data_a[7].CLK
clk => mag_line2.data_a[6].CLK
clk => mag_line2.data_a[5].CLK
clk => mag_line2.data_a[4].CLK
clk => mag_line2.data_a[3].CLK
clk => mag_line2.data_a[2].CLK
clk => mag_line2.data_a[1].CLK
clk => mag_line2.data_a[0].CLK
clk => mag_line1.we_a.CLK
clk => mag_line1.waddr_a[9].CLK
clk => mag_line1.waddr_a[8].CLK
clk => mag_line1.waddr_a[7].CLK
clk => mag_line1.waddr_a[6].CLK
clk => mag_line1.waddr_a[5].CLK
clk => mag_line1.waddr_a[4].CLK
clk => mag_line1.waddr_a[3].CLK
clk => mag_line1.waddr_a[2].CLK
clk => mag_line1.waddr_a[1].CLK
clk => mag_line1.waddr_a[0].CLK
clk => mag_line1.data_a[7].CLK
clk => mag_line1.data_a[6].CLK
clk => mag_line1.data_a[5].CLK
clk => mag_line1.data_a[4].CLK
clk => mag_line1.data_a[3].CLK
clk => mag_line1.data_a[2].CLK
clk => mag_line1.data_a[1].CLK
clk => mag_line1.data_a[0].CLK
clk => dir_line1.we_a.CLK
clk => dir_line1.waddr_a[9].CLK
clk => dir_line1.waddr_a[8].CLK
clk => dir_line1.waddr_a[7].CLK
clk => dir_line1.waddr_a[6].CLK
clk => dir_line1.waddr_a[5].CLK
clk => dir_line1.waddr_a[4].CLK
clk => dir_line1.waddr_a[3].CLK
clk => dir_line1.waddr_a[2].CLK
clk => dir_line1.waddr_a[1].CLK
clk => dir_line1.waddr_a[0].CLK
clk => dir_line1.data_a[1].CLK
clk => dir_line1.data_a[0].CLK
clk => canny_ready~reg0.CLK
clk => pixel_out[0]~reg0.CLK
clk => pixel_out[1]~reg0.CLK
clk => pixel_out[2]~reg0.CLK
clk => pixel_out[3]~reg0.CLK
clk => pixel_out[4]~reg0.CLK
clk => pixel_out[5]~reg0.CLK
clk => pixel_out[6]~reg0.CLK
clk => pixel_out[7]~reg0.CLK
clk => border_s3.CLK
clk => window_valid_s3.CLK
clk => active_s3.CLK
clk => dir_mid1[0].CLK
clk => dir_mid1[1].CLK
clk => dir_mid0[0].CLK
clk => dir_mid0[1].CLK
clk => mag_l2_2[0].CLK
clk => mag_l2_2[1].CLK
clk => mag_l2_2[2].CLK
clk => mag_l2_2[3].CLK
clk => mag_l2_2[4].CLK
clk => mag_l2_2[5].CLK
clk => mag_l2_2[6].CLK
clk => mag_l2_2[7].CLK
clk => mag_l2_1[0].CLK
clk => mag_l2_1[1].CLK
clk => mag_l2_1[2].CLK
clk => mag_l2_1[3].CLK
clk => mag_l2_1[4].CLK
clk => mag_l2_1[5].CLK
clk => mag_l2_1[6].CLK
clk => mag_l2_1[7].CLK
clk => mag_l2_0[0].CLK
clk => mag_l2_0[1].CLK
clk => mag_l2_0[2].CLK
clk => mag_l2_0[3].CLK
clk => mag_l2_0[4].CLK
clk => mag_l2_0[5].CLK
clk => mag_l2_0[6].CLK
clk => mag_l2_0[7].CLK
clk => mag_l1_2[0].CLK
clk => mag_l1_2[1].CLK
clk => mag_l1_2[2].CLK
clk => mag_l1_2[3].CLK
clk => mag_l1_2[4].CLK
clk => mag_l1_2[5].CLK
clk => mag_l1_2[6].CLK
clk => mag_l1_2[7].CLK
clk => mag_l1_1[0].CLK
clk => mag_l1_1[1].CLK
clk => mag_l1_1[2].CLK
clk => mag_l1_1[3].CLK
clk => mag_l1_1[4].CLK
clk => mag_l1_1[5].CLK
clk => mag_l1_1[6].CLK
clk => mag_l1_1[7].CLK
clk => mag_l1_0[0].CLK
clk => mag_l1_0[1].CLK
clk => mag_l1_0[2].CLK
clk => mag_l1_0[3].CLK
clk => mag_l1_0[4].CLK
clk => mag_l1_0[5].CLK
clk => mag_l1_0[6].CLK
clk => mag_l1_0[7].CLK
clk => mag_cur2[0].CLK
clk => mag_cur2[1].CLK
clk => mag_cur2[2].CLK
clk => mag_cur2[3].CLK
clk => mag_cur2[4].CLK
clk => mag_cur2[5].CLK
clk => mag_cur2[6].CLK
clk => mag_cur2[7].CLK
clk => mag_cur1[0].CLK
clk => mag_cur1[1].CLK
clk => mag_cur1[2].CLK
clk => mag_cur1[3].CLK
clk => mag_cur1[4].CLK
clk => mag_cur1[5].CLK
clk => mag_cur1[6].CLK
clk => mag_cur1[7].CLK
clk => mag_cur0[0].CLK
clk => mag_cur0[1].CLK
clk => mag_cur0[2].CLK
clk => mag_cur0[3].CLK
clk => mag_cur0[4].CLK
clk => mag_cur0[5].CLK
clk => mag_cur0[6].CLK
clk => mag_cur0[7].CLK
clk => dir_s2[0].CLK
clk => dir_s2[1].CLK
clk => mag_s2[0].CLK
clk => mag_s2[1].CLK
clk => mag_s2[2].CLK
clk => mag_s2[3].CLK
clk => mag_s2[4].CLK
clk => mag_s2[5].CLK
clk => mag_s2[6].CLK
clk => mag_s2[7].CLK
clk => border_s2.CLK
clk => window_valid_s2.CLK
clk => active_s2.CLK
clk => col_s2[0].CLK
clk => col_s2[1].CLK
clk => col_s2[2].CLK
clk => col_s2[3].CLK
clk => col_s2[4].CLK
clk => col_s2[5].CLK
clk => col_s2[6].CLK
clk => col_s2[7].CLK
clk => col_s2[8].CLK
clk => col_s2[9].CLK
clk => dir_raw_s1[0].CLK
clk => dir_raw_s1[1].CLK
clk => mag_sum_s1[0].CLK
clk => mag_sum_s1[1].CLK
clk => mag_sum_s1[2].CLK
clk => mag_sum_s1[3].CLK
clk => mag_sum_s1[4].CLK
clk => mag_sum_s1[5].CLK
clk => mag_sum_s1[6].CLK
clk => mag_sum_s1[7].CLK
clk => mag_sum_s1[8].CLK
clk => mag_sum_s1[9].CLK
clk => mag_sum_s1[10].CLK
clk => mag_sum_s1[11].CLK
clk => border_s1.CLK
clk => window_valid_s1.CLK
clk => active_s1.CLK
clk => col_s1[0].CLK
clk => col_s1[1].CLK
clk => col_s1[2].CLK
clk => col_s1[3].CLK
clk => col_s1[4].CLK
clk => col_s1[5].CLK
clk => col_s1[6].CLK
clk => col_s1[7].CLK
clk => col_s1[8].CLK
clk => col_s1[9].CLK
clk => l2_2[0].CLK
clk => l2_2[1].CLK
clk => l2_2[2].CLK
clk => l2_2[3].CLK
clk => l2_2[4].CLK
clk => l2_2[5].CLK
clk => l2_2[6].CLK
clk => l2_2[7].CLK
clk => l2_1[0].CLK
clk => l2_1[1].CLK
clk => l2_1[2].CLK
clk => l2_1[3].CLK
clk => l2_1[4].CLK
clk => l2_1[5].CLK
clk => l2_1[6].CLK
clk => l2_1[7].CLK
clk => l2_0[0].CLK
clk => l2_0[1].CLK
clk => l2_0[2].CLK
clk => l2_0[3].CLK
clk => l2_0[4].CLK
clk => l2_0[5].CLK
clk => l2_0[6].CLK
clk => l2_0[7].CLK
clk => l1_2[0].CLK
clk => l1_2[1].CLK
clk => l1_2[2].CLK
clk => l1_2[3].CLK
clk => l1_2[4].CLK
clk => l1_2[5].CLK
clk => l1_2[6].CLK
clk => l1_2[7].CLK
clk => l1_1[0].CLK
clk => l1_1[1].CLK
clk => l1_1[2].CLK
clk => l1_1[3].CLK
clk => l1_1[4].CLK
clk => l1_1[5].CLK
clk => l1_1[6].CLK
clk => l1_1[7].CLK
clk => l1_0[0].CLK
clk => l1_0[1].CLK
clk => l1_0[2].CLK
clk => l1_0[3].CLK
clk => l1_0[4].CLK
clk => l1_0[5].CLK
clk => l1_0[6].CLK
clk => l1_0[7].CLK
clk => cur_2[0].CLK
clk => cur_2[1].CLK
clk => cur_2[2].CLK
clk => cur_2[3].CLK
clk => cur_2[4].CLK
clk => cur_2[5].CLK
clk => cur_2[6].CLK
clk => cur_2[7].CLK
clk => cur_1[0].CLK
clk => cur_1[1].CLK
clk => cur_1[2].CLK
clk => cur_1[3].CLK
clk => cur_1[4].CLK
clk => cur_1[5].CLK
clk => cur_1[6].CLK
clk => cur_1[7].CLK
clk => cur_0[0].CLK
clk => cur_0[1].CLK
clk => cur_0[2].CLK
clk => cur_0[3].CLK
clk => cur_0[4].CLK
clk => cur_0[5].CLK
clk => cur_0[6].CLK
clk => cur_0[7].CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
clk => row[9].CLK
clk => col[0].CLK
clk => col[1].CLK
clk => col[2].CLK
clk => col[3].CLK
clk => col[4].CLK
clk => col[5].CLK
clk => col[6].CLK
clk => col[7].CLK
clk => col[8].CLK
clk => col[9].CLK
clk => active_prev.CLK
clk => vsync_prev.CLK
clk => line1.CLK0
clk => line2.CLK0
clk => mag_line1.CLK0
clk => mag_line2.CLK0
clk => dir_line1.CLK0
enable => pixel_valid.IN0
pixel_in[0] => cur_0.DATAB
pixel_in[0] => line1.data_a[0].DATAIN
pixel_in[0] => line1.DATAIN
pixel_in[1] => cur_0.DATAB
pixel_in[1] => line1.data_a[1].DATAIN
pixel_in[1] => line1.DATAIN1
pixel_in[2] => cur_0.DATAB
pixel_in[2] => line1.data_a[2].DATAIN
pixel_in[2] => line1.DATAIN2
pixel_in[3] => cur_0.DATAB
pixel_in[3] => line1.data_a[3].DATAIN
pixel_in[3] => line1.DATAIN3
pixel_in[4] => cur_0.DATAB
pixel_in[4] => line1.data_a[4].DATAIN
pixel_in[4] => line1.DATAIN4
pixel_in[5] => cur_0.DATAB
pixel_in[5] => line1.data_a[5].DATAIN
pixel_in[5] => line1.DATAIN5
pixel_in[6] => cur_0.DATAB
pixel_in[6] => line1.data_a[6].DATAIN
pixel_in[6] => line1.DATAIN6
pixel_in[7] => cur_0.DATAB
pixel_in[7] => line1.data_a[7].DATAIN
pixel_in[7] => line1.DATAIN7
pixel_addr[0] => ~NO_FANOUT~
pixel_addr[1] => ~NO_FANOUT~
pixel_addr[2] => ~NO_FANOUT~
pixel_addr[3] => ~NO_FANOUT~
pixel_addr[4] => ~NO_FANOUT~
pixel_addr[5] => ~NO_FANOUT~
pixel_addr[6] => ~NO_FANOUT~
pixel_addr[7] => ~NO_FANOUT~
pixel_addr[8] => ~NO_FANOUT~
pixel_addr[9] => ~NO_FANOUT~
pixel_addr[10] => ~NO_FANOUT~
pixel_addr[11] => ~NO_FANOUT~
pixel_addr[12] => ~NO_FANOUT~
pixel_addr[13] => ~NO_FANOUT~
pixel_addr[14] => ~NO_FANOUT~
pixel_addr[15] => ~NO_FANOUT~
pixel_addr[16] => ~NO_FANOUT~
vsync => vsync_prev.DATAIN
vsync => frame_reset.IN1
active_area => line_start.IN1
active_area => pixel_valid.IN1
active_area => active_prev.DATAIN
active_area => line_end.IN1
threshold_low[0] => LessThan13.IN8
threshold_low[1] => LessThan13.IN7
threshold_low[2] => LessThan13.IN6
threshold_low[3] => LessThan13.IN5
threshold_low[4] => LessThan13.IN4
threshold_low[5] => LessThan13.IN3
threshold_low[6] => LessThan13.IN2
threshold_low[7] => LessThan13.IN1
threshold_high[0] => LessThan12.IN8
threshold_high[0] => LessThan14.IN8
threshold_high[0] => LessThan15.IN8
threshold_high[0] => LessThan16.IN8
threshold_high[0] => LessThan17.IN8
threshold_high[0] => LessThan18.IN8
threshold_high[0] => LessThan19.IN8
threshold_high[0] => LessThan20.IN8
threshold_high[0] => LessThan21.IN8
threshold_high[1] => LessThan12.IN7
threshold_high[1] => LessThan14.IN7
threshold_high[1] => LessThan15.IN7
threshold_high[1] => LessThan16.IN7
threshold_high[1] => LessThan17.IN7
threshold_high[1] => LessThan18.IN7
threshold_high[1] => LessThan19.IN7
threshold_high[1] => LessThan20.IN7
threshold_high[1] => LessThan21.IN7
threshold_high[2] => LessThan12.IN6
threshold_high[2] => LessThan14.IN6
threshold_high[2] => LessThan15.IN6
threshold_high[2] => LessThan16.IN6
threshold_high[2] => LessThan17.IN6
threshold_high[2] => LessThan18.IN6
threshold_high[2] => LessThan19.IN6
threshold_high[2] => LessThan20.IN6
threshold_high[2] => LessThan21.IN6
threshold_high[3] => LessThan12.IN5
threshold_high[3] => LessThan14.IN5
threshold_high[3] => LessThan15.IN5
threshold_high[3] => LessThan16.IN5
threshold_high[3] => LessThan17.IN5
threshold_high[3] => LessThan18.IN5
threshold_high[3] => LessThan19.IN5
threshold_high[3] => LessThan20.IN5
threshold_high[3] => LessThan21.IN5
threshold_high[4] => LessThan12.IN4
threshold_high[4] => LessThan14.IN4
threshold_high[4] => LessThan15.IN4
threshold_high[4] => LessThan16.IN4
threshold_high[4] => LessThan17.IN4
threshold_high[4] => LessThan18.IN4
threshold_high[4] => LessThan19.IN4
threshold_high[4] => LessThan20.IN4
threshold_high[4] => LessThan21.IN4
threshold_high[5] => LessThan12.IN3
threshold_high[5] => LessThan14.IN3
threshold_high[5] => LessThan15.IN3
threshold_high[5] => LessThan16.IN3
threshold_high[5] => LessThan17.IN3
threshold_high[5] => LessThan18.IN3
threshold_high[5] => LessThan19.IN3
threshold_high[5] => LessThan20.IN3
threshold_high[5] => LessThan21.IN3
threshold_high[6] => LessThan12.IN2
threshold_high[6] => LessThan14.IN2
threshold_high[6] => LessThan15.IN2
threshold_high[6] => LessThan16.IN2
threshold_high[6] => LessThan17.IN2
threshold_high[6] => LessThan18.IN2
threshold_high[6] => LessThan19.IN2
threshold_high[6] => LessThan20.IN2
threshold_high[6] => LessThan21.IN2
threshold_high[7] => LessThan12.IN1
threshold_high[7] => LessThan14.IN1
threshold_high[7] => LessThan15.IN1
threshold_high[7] => LessThan16.IN1
threshold_high[7] => LessThan17.IN1
threshold_high[7] => LessThan18.IN1
threshold_high[7] => LessThan19.IN1
threshold_high[7] => LessThan20.IN1
threshold_high[7] => LessThan21.IN1
pixel_out[0] <= pixel_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[1] <= pixel_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[2] <= pixel_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[3] <= pixel_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[4] <= pixel_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[5] <= pixel_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[6] <= pixel_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out[7] <= pixel_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny_ready <= canny_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|rgb_to_hsv:rgb_to_hsv_inst
clk => v_out[0]~reg0.CLK
clk => v_out[1]~reg0.CLK
clk => v_out[2]~reg0.CLK
clk => v_out[3]~reg0.CLK
clk => v_out[4]~reg0.CLK
clk => v_out[5]~reg0.CLK
clk => v_out[6]~reg0.CLK
clk => v_out[7]~reg0.CLK
clk => s_out[0]~reg0.CLK
clk => s_out[1]~reg0.CLK
clk => s_out[2]~reg0.CLK
clk => s_out[3]~reg0.CLK
clk => s_out[4]~reg0.CLK
clk => s_out[5]~reg0.CLK
clk => s_out[6]~reg0.CLK
clk => s_out[7]~reg0.CLK
clk => h_out[0]~reg0.CLK
clk => h_out[1]~reg0.CLK
clk => h_out[2]~reg0.CLK
clk => h_out[3]~reg0.CLK
clk => h_out[4]~reg0.CLK
clk => h_out[5]~reg0.CLK
clk => h_out[6]~reg0.CLK
clk => h_out[7]~reg0.CLK
clk => valid_out~reg0.CLK
clk => cmax_is_g_s5.CLK
clk => cmax_is_r_s5.CLK
clk => h_div_res[0].CLK
clk => h_div_res[1].CLK
clk => h_div_res[2].CLK
clk => h_div_res[3].CLK
clk => h_div_res[4].CLK
clk => h_div_res[5].CLK
clk => h_div_res[6].CLK
clk => h_div_res[7].CLK
clk => h_div_res[8].CLK
clk => v_s5[0].CLK
clk => v_s5[1].CLK
clk => v_s5[2].CLK
clk => v_s5[3].CLK
clk => v_s5[4].CLK
clk => v_s5[5].CLK
clk => v_s5[6].CLK
clk => v_s5[7].CLK
clk => s_s5[0].CLK
clk => s_s5[1].CLK
clk => s_s5[2].CLK
clk => s_s5[3].CLK
clk => s_s5[4].CLK
clk => s_s5[5].CLK
clk => s_s5[6].CLK
clk => s_s5[7].CLK
clk => valid_s5.CLK
clk => cmax_is_g_s4.CLK
clk => cmax_is_r_s4.CLK
clk => h_den[0].CLK
clk => h_den[1].CLK
clk => h_den[2].CLK
clk => h_den[3].CLK
clk => h_den[4].CLK
clk => h_den[5].CLK
clk => h_den[6].CLK
clk => h_den[7].CLK
clk => h_den[8].CLK
clk => h_den[9].CLK
clk => h_den[10].CLK
clk => h_num[0].CLK
clk => h_num[1].CLK
clk => h_num[2].CLK
clk => h_num[3].CLK
clk => h_num[4].CLK
clk => h_num[5].CLK
clk => h_num[6].CLK
clk => h_num[7].CLK
clk => h_num[8].CLK
clk => h_num[9].CLK
clk => h_num[10].CLK
clk => h_num[11].CLK
clk => h_num[12].CLK
clk => h_num[13].CLK
clk => h_num[14].CLK
clk => h_num[15].CLK
clk => v_s4[0].CLK
clk => v_s4[1].CLK
clk => v_s4[2].CLK
clk => v_s4[3].CLK
clk => v_s4[4].CLK
clk => v_s4[5].CLK
clk => v_s4[6].CLK
clk => v_s4[7].CLK
clk => s_s4[0].CLK
clk => s_s4[1].CLK
clk => s_s4[2].CLK
clk => s_s4[3].CLK
clk => s_s4[4].CLK
clk => s_s4[5].CLK
clk => s_s4[6].CLK
clk => s_s4[7].CLK
clk => valid_s4.CLK
clk => cmax_is_g_s3.CLK
clk => cmax_is_r_s3.CLK
clk => b_m_r_s3[0].CLK
clk => b_m_r_s3[1].CLK
clk => b_m_r_s3[2].CLK
clk => b_m_r_s3[3].CLK
clk => b_m_r_s3[4].CLK
clk => b_m_r_s3[5].CLK
clk => b_m_r_s3[6].CLK
clk => b_m_r_s3[7].CLK
clk => b_m_r_s3[8].CLK
clk => g_m_b_s3[0].CLK
clk => g_m_b_s3[1].CLK
clk => g_m_b_s3[2].CLK
clk => g_m_b_s3[3].CLK
clk => g_m_b_s3[4].CLK
clk => g_m_b_s3[5].CLK
clk => g_m_b_s3[6].CLK
clk => g_m_b_s3[7].CLK
clk => g_m_b_s3[8].CLK
clk => r_m_g_s3[0].CLK
clk => r_m_g_s3[1].CLK
clk => r_m_g_s3[2].CLK
clk => r_m_g_s3[3].CLK
clk => r_m_g_s3[4].CLK
clk => r_m_g_s3[5].CLK
clk => r_m_g_s3[6].CLK
clk => r_m_g_s3[7].CLK
clk => r_m_g_s3[8].CLK
clk => delta_s3[0].CLK
clk => delta_s3[1].CLK
clk => delta_s3[2].CLK
clk => delta_s3[3].CLK
clk => delta_s3[4].CLK
clk => delta_s3[5].CLK
clk => delta_s3[6].CLK
clk => delta_s3[7].CLK
clk => v_s3[0].CLK
clk => v_s3[1].CLK
clk => v_s3[2].CLK
clk => v_s3[3].CLK
clk => v_s3[4].CLK
clk => v_s3[5].CLK
clk => v_s3[6].CLK
clk => v_s3[7].CLK
clk => s_s3[0].CLK
clk => s_s3[1].CLK
clk => s_s3[2].CLK
clk => s_s3[3].CLK
clk => s_s3[4].CLK
clk => s_s3[5].CLK
clk => s_s3[6].CLK
clk => s_s3[7].CLK
clk => valid_s3.CLK
clk => b_s2[0].CLK
clk => b_s2[1].CLK
clk => b_s2[2].CLK
clk => b_s2[3].CLK
clk => b_s2[4].CLK
clk => b_s2[5].CLK
clk => b_s2[6].CLK
clk => b_s2[7].CLK
clk => g_s2[0].CLK
clk => g_s2[1].CLK
clk => g_s2[2].CLK
clk => g_s2[3].CLK
clk => g_s2[4].CLK
clk => g_s2[5].CLK
clk => g_s2[6].CLK
clk => g_s2[7].CLK
clk => r_s2[0].CLK
clk => r_s2[1].CLK
clk => r_s2[2].CLK
clk => r_s2[3].CLK
clk => r_s2[4].CLK
clk => r_s2[5].CLK
clk => r_s2[6].CLK
clk => r_s2[7].CLK
clk => delta_s2[0].CLK
clk => delta_s2[1].CLK
clk => delta_s2[2].CLK
clk => delta_s2[3].CLK
clk => delta_s2[4].CLK
clk => delta_s2[5].CLK
clk => delta_s2[6].CLK
clk => delta_s2[7].CLK
clk => cmax_s2[0].CLK
clk => cmax_s2[1].CLK
clk => cmax_s2[2].CLK
clk => cmax_s2[3].CLK
clk => cmax_s2[4].CLK
clk => cmax_s2[5].CLK
clk => cmax_s2[6].CLK
clk => cmax_s2[7].CLK
clk => v_s2[0].CLK
clk => v_s2[1].CLK
clk => v_s2[2].CLK
clk => v_s2[3].CLK
clk => v_s2[4].CLK
clk => v_s2[5].CLK
clk => v_s2[6].CLK
clk => v_s2[7].CLK
clk => s_s2[0].CLK
clk => s_s2[1].CLK
clk => s_s2[2].CLK
clk => s_s2[3].CLK
clk => s_s2[4].CLK
clk => s_s2[5].CLK
clk => s_s2[6].CLK
clk => s_s2[7].CLK
clk => valid_s2.CLK
clk => b_s1[0].CLK
clk => b_s1[1].CLK
clk => b_s1[2].CLK
clk => b_s1[3].CLK
clk => b_s1[4].CLK
clk => b_s1[5].CLK
clk => b_s1[6].CLK
clk => b_s1[7].CLK
clk => g_s1[0].CLK
clk => g_s1[1].CLK
clk => g_s1[2].CLK
clk => g_s1[3].CLK
clk => g_s1[4].CLK
clk => g_s1[5].CLK
clk => g_s1[6].CLK
clk => g_s1[7].CLK
clk => r_s1[0].CLK
clk => r_s1[1].CLK
clk => r_s1[2].CLK
clk => r_s1[3].CLK
clk => r_s1[4].CLK
clk => r_s1[5].CLK
clk => r_s1[6].CLK
clk => r_s1[7].CLK
clk => v_s1[0].CLK
clk => v_s1[1].CLK
clk => v_s1[2].CLK
clk => v_s1[3].CLK
clk => v_s1[4].CLK
clk => v_s1[5].CLK
clk => v_s1[6].CLK
clk => v_s1[7].CLK
clk => delta_s1[0].CLK
clk => delta_s1[1].CLK
clk => delta_s1[2].CLK
clk => delta_s1[3].CLK
clk => delta_s1[4].CLK
clk => delta_s1[5].CLK
clk => delta_s1[6].CLK
clk => delta_s1[7].CLK
clk => cmin_s1[0].CLK
clk => cmin_s1[1].CLK
clk => cmin_s1[2].CLK
clk => cmin_s1[3].CLK
clk => cmin_s1[4].CLK
clk => cmin_s1[5].CLK
clk => cmin_s1[6].CLK
clk => cmin_s1[7].CLK
clk => cmax_s1[0].CLK
clk => cmax_s1[1].CLK
clk => cmax_s1[2].CLK
clk => cmax_s1[3].CLK
clk => cmax_s1[4].CLK
clk => cmax_s1[5].CLK
clk => cmax_s1[6].CLK
clk => cmax_s1[7].CLK
clk => valid_s1.CLK
clk => b_s0[0].CLK
clk => b_s0[1].CLK
clk => b_s0[2].CLK
clk => b_s0[3].CLK
clk => b_s0[4].CLK
clk => b_s0[5].CLK
clk => b_s0[6].CLK
clk => b_s0[7].CLK
clk => g_s0[0].CLK
clk => g_s0[1].CLK
clk => g_s0[2].CLK
clk => g_s0[3].CLK
clk => g_s0[4].CLK
clk => g_s0[5].CLK
clk => g_s0[6].CLK
clk => g_s0[7].CLK
clk => r_s0[0].CLK
clk => r_s0[1].CLK
clk => r_s0[2].CLK
clk => r_s0[3].CLK
clk => r_s0[4].CLK
clk => r_s0[5].CLK
clk => r_s0[6].CLK
clk => r_s0[7].CLK
clk => valid_s0.CLK
rst_n => v_out[0]~reg0.ACLR
rst_n => v_out[1]~reg0.ACLR
rst_n => v_out[2]~reg0.ACLR
rst_n => v_out[3]~reg0.ACLR
rst_n => v_out[4]~reg0.ACLR
rst_n => v_out[5]~reg0.ACLR
rst_n => v_out[6]~reg0.ACLR
rst_n => v_out[7]~reg0.ACLR
rst_n => s_out[0]~reg0.ACLR
rst_n => s_out[1]~reg0.ACLR
rst_n => s_out[2]~reg0.ACLR
rst_n => s_out[3]~reg0.ACLR
rst_n => s_out[4]~reg0.ACLR
rst_n => s_out[5]~reg0.ACLR
rst_n => s_out[6]~reg0.ACLR
rst_n => s_out[7]~reg0.ACLR
rst_n => h_out[0]~reg0.ACLR
rst_n => h_out[1]~reg0.ACLR
rst_n => h_out[2]~reg0.ACLR
rst_n => h_out[3]~reg0.ACLR
rst_n => h_out[4]~reg0.ACLR
rst_n => h_out[5]~reg0.ACLR
rst_n => h_out[6]~reg0.ACLR
rst_n => h_out[7]~reg0.ACLR
rst_n => valid_out~reg0.ACLR
rst_n => cmax_is_g_s5.ACLR
rst_n => cmax_is_r_s5.ACLR
rst_n => h_div_res[0].ACLR
rst_n => h_div_res[1].ACLR
rst_n => h_div_res[2].ACLR
rst_n => h_div_res[3].ACLR
rst_n => h_div_res[4].ACLR
rst_n => h_div_res[5].ACLR
rst_n => h_div_res[6].ACLR
rst_n => h_div_res[7].ACLR
rst_n => h_div_res[8].ACLR
rst_n => v_s5[0].ACLR
rst_n => v_s5[1].ACLR
rst_n => v_s5[2].ACLR
rst_n => v_s5[3].ACLR
rst_n => v_s5[4].ACLR
rst_n => v_s5[5].ACLR
rst_n => v_s5[6].ACLR
rst_n => v_s5[7].ACLR
rst_n => s_s5[0].ACLR
rst_n => s_s5[1].ACLR
rst_n => s_s5[2].ACLR
rst_n => s_s5[3].ACLR
rst_n => s_s5[4].ACLR
rst_n => s_s5[5].ACLR
rst_n => s_s5[6].ACLR
rst_n => s_s5[7].ACLR
rst_n => valid_s5.ACLR
rst_n => b_s0[0].ACLR
rst_n => b_s0[1].ACLR
rst_n => b_s0[2].ACLR
rst_n => b_s0[3].ACLR
rst_n => b_s0[4].ACLR
rst_n => b_s0[5].ACLR
rst_n => b_s0[6].ACLR
rst_n => b_s0[7].ACLR
rst_n => g_s0[0].ACLR
rst_n => g_s0[1].ACLR
rst_n => g_s0[2].ACLR
rst_n => g_s0[3].ACLR
rst_n => g_s0[4].ACLR
rst_n => g_s0[5].ACLR
rst_n => g_s0[6].ACLR
rst_n => g_s0[7].ACLR
rst_n => r_s0[0].ACLR
rst_n => r_s0[1].ACLR
rst_n => r_s0[2].ACLR
rst_n => r_s0[3].ACLR
rst_n => r_s0[4].ACLR
rst_n => r_s0[5].ACLR
rst_n => r_s0[6].ACLR
rst_n => r_s0[7].ACLR
rst_n => valid_s0.ACLR
rst_n => b_s1[0].ACLR
rst_n => b_s1[1].ACLR
rst_n => b_s1[2].ACLR
rst_n => b_s1[3].ACLR
rst_n => b_s1[4].ACLR
rst_n => b_s1[5].ACLR
rst_n => b_s1[6].ACLR
rst_n => b_s1[7].ACLR
rst_n => g_s1[0].ACLR
rst_n => g_s1[1].ACLR
rst_n => g_s1[2].ACLR
rst_n => g_s1[3].ACLR
rst_n => g_s1[4].ACLR
rst_n => g_s1[5].ACLR
rst_n => g_s1[6].ACLR
rst_n => g_s1[7].ACLR
rst_n => r_s1[0].ACLR
rst_n => r_s1[1].ACLR
rst_n => r_s1[2].ACLR
rst_n => r_s1[3].ACLR
rst_n => r_s1[4].ACLR
rst_n => r_s1[5].ACLR
rst_n => r_s1[6].ACLR
rst_n => r_s1[7].ACLR
rst_n => v_s1[0].ACLR
rst_n => v_s1[1].ACLR
rst_n => v_s1[2].ACLR
rst_n => v_s1[3].ACLR
rst_n => v_s1[4].ACLR
rst_n => v_s1[5].ACLR
rst_n => v_s1[6].ACLR
rst_n => v_s1[7].ACLR
rst_n => delta_s1[0].ACLR
rst_n => delta_s1[1].ACLR
rst_n => delta_s1[2].ACLR
rst_n => delta_s1[3].ACLR
rst_n => delta_s1[4].ACLR
rst_n => delta_s1[5].ACLR
rst_n => delta_s1[6].ACLR
rst_n => delta_s1[7].ACLR
rst_n => cmin_s1[0].ACLR
rst_n => cmin_s1[1].ACLR
rst_n => cmin_s1[2].ACLR
rst_n => cmin_s1[3].ACLR
rst_n => cmin_s1[4].ACLR
rst_n => cmin_s1[5].ACLR
rst_n => cmin_s1[6].ACLR
rst_n => cmin_s1[7].ACLR
rst_n => cmax_s1[0].ACLR
rst_n => cmax_s1[1].ACLR
rst_n => cmax_s1[2].ACLR
rst_n => cmax_s1[3].ACLR
rst_n => cmax_s1[4].ACLR
rst_n => cmax_s1[5].ACLR
rst_n => cmax_s1[6].ACLR
rst_n => cmax_s1[7].ACLR
rst_n => valid_s1.ACLR
rst_n => b_s2[0].ACLR
rst_n => b_s2[1].ACLR
rst_n => b_s2[2].ACLR
rst_n => b_s2[3].ACLR
rst_n => b_s2[4].ACLR
rst_n => b_s2[5].ACLR
rst_n => b_s2[6].ACLR
rst_n => b_s2[7].ACLR
rst_n => g_s2[0].ACLR
rst_n => g_s2[1].ACLR
rst_n => g_s2[2].ACLR
rst_n => g_s2[3].ACLR
rst_n => g_s2[4].ACLR
rst_n => g_s2[5].ACLR
rst_n => g_s2[6].ACLR
rst_n => g_s2[7].ACLR
rst_n => r_s2[0].ACLR
rst_n => r_s2[1].ACLR
rst_n => r_s2[2].ACLR
rst_n => r_s2[3].ACLR
rst_n => r_s2[4].ACLR
rst_n => r_s2[5].ACLR
rst_n => r_s2[6].ACLR
rst_n => r_s2[7].ACLR
rst_n => delta_s2[0].ACLR
rst_n => delta_s2[1].ACLR
rst_n => delta_s2[2].ACLR
rst_n => delta_s2[3].ACLR
rst_n => delta_s2[4].ACLR
rst_n => delta_s2[5].ACLR
rst_n => delta_s2[6].ACLR
rst_n => delta_s2[7].ACLR
rst_n => cmax_s2[0].ACLR
rst_n => cmax_s2[1].ACLR
rst_n => cmax_s2[2].ACLR
rst_n => cmax_s2[3].ACLR
rst_n => cmax_s2[4].ACLR
rst_n => cmax_s2[5].ACLR
rst_n => cmax_s2[6].ACLR
rst_n => cmax_s2[7].ACLR
rst_n => v_s2[0].ACLR
rst_n => v_s2[1].ACLR
rst_n => v_s2[2].ACLR
rst_n => v_s2[3].ACLR
rst_n => v_s2[4].ACLR
rst_n => v_s2[5].ACLR
rst_n => v_s2[6].ACLR
rst_n => v_s2[7].ACLR
rst_n => s_s2[0].ACLR
rst_n => s_s2[1].ACLR
rst_n => s_s2[2].ACLR
rst_n => s_s2[3].ACLR
rst_n => s_s2[4].ACLR
rst_n => s_s2[5].ACLR
rst_n => s_s2[6].ACLR
rst_n => s_s2[7].ACLR
rst_n => valid_s2.ACLR
rst_n => cmax_is_g_s3.ACLR
rst_n => cmax_is_r_s3.ACLR
rst_n => b_m_r_s3[0].ACLR
rst_n => b_m_r_s3[1].ACLR
rst_n => b_m_r_s3[2].ACLR
rst_n => b_m_r_s3[3].ACLR
rst_n => b_m_r_s3[4].ACLR
rst_n => b_m_r_s3[5].ACLR
rst_n => b_m_r_s3[6].ACLR
rst_n => b_m_r_s3[7].ACLR
rst_n => b_m_r_s3[8].ACLR
rst_n => g_m_b_s3[0].ACLR
rst_n => g_m_b_s3[1].ACLR
rst_n => g_m_b_s3[2].ACLR
rst_n => g_m_b_s3[3].ACLR
rst_n => g_m_b_s3[4].ACLR
rst_n => g_m_b_s3[5].ACLR
rst_n => g_m_b_s3[6].ACLR
rst_n => g_m_b_s3[7].ACLR
rst_n => g_m_b_s3[8].ACLR
rst_n => r_m_g_s3[0].ACLR
rst_n => r_m_g_s3[1].ACLR
rst_n => r_m_g_s3[2].ACLR
rst_n => r_m_g_s3[3].ACLR
rst_n => r_m_g_s3[4].ACLR
rst_n => r_m_g_s3[5].ACLR
rst_n => r_m_g_s3[6].ACLR
rst_n => r_m_g_s3[7].ACLR
rst_n => r_m_g_s3[8].ACLR
rst_n => delta_s3[0].ACLR
rst_n => delta_s3[1].ACLR
rst_n => delta_s3[2].ACLR
rst_n => delta_s3[3].ACLR
rst_n => delta_s3[4].ACLR
rst_n => delta_s3[5].ACLR
rst_n => delta_s3[6].ACLR
rst_n => delta_s3[7].ACLR
rst_n => v_s3[0].ACLR
rst_n => v_s3[1].ACLR
rst_n => v_s3[2].ACLR
rst_n => v_s3[3].ACLR
rst_n => v_s3[4].ACLR
rst_n => v_s3[5].ACLR
rst_n => v_s3[6].ACLR
rst_n => v_s3[7].ACLR
rst_n => s_s3[0].ACLR
rst_n => s_s3[1].ACLR
rst_n => s_s3[2].ACLR
rst_n => s_s3[3].ACLR
rst_n => s_s3[4].ACLR
rst_n => s_s3[5].ACLR
rst_n => s_s3[6].ACLR
rst_n => s_s3[7].ACLR
rst_n => valid_s3.ACLR
rst_n => cmax_is_g_s4.ACLR
rst_n => cmax_is_r_s4.ACLR
rst_n => h_den[0].ACLR
rst_n => h_den[1].ACLR
rst_n => h_den[2].ACLR
rst_n => h_den[3].ACLR
rst_n => h_den[4].ACLR
rst_n => h_den[5].ACLR
rst_n => h_den[6].ACLR
rst_n => h_den[7].ACLR
rst_n => h_den[8].ACLR
rst_n => h_den[9].ACLR
rst_n => h_den[10].ACLR
rst_n => h_num[0].ACLR
rst_n => h_num[1].ACLR
rst_n => h_num[2].ACLR
rst_n => h_num[3].ACLR
rst_n => h_num[4].ACLR
rst_n => h_num[5].ACLR
rst_n => h_num[6].ACLR
rst_n => h_num[7].ACLR
rst_n => h_num[8].ACLR
rst_n => h_num[9].ACLR
rst_n => h_num[10].ACLR
rst_n => h_num[11].ACLR
rst_n => h_num[12].ACLR
rst_n => h_num[13].ACLR
rst_n => h_num[14].ACLR
rst_n => h_num[15].ACLR
rst_n => v_s4[0].ACLR
rst_n => v_s4[1].ACLR
rst_n => v_s4[2].ACLR
rst_n => v_s4[3].ACLR
rst_n => v_s4[4].ACLR
rst_n => v_s4[5].ACLR
rst_n => v_s4[6].ACLR
rst_n => v_s4[7].ACLR
rst_n => s_s4[0].ACLR
rst_n => s_s4[1].ACLR
rst_n => s_s4[2].ACLR
rst_n => s_s4[3].ACLR
rst_n => s_s4[4].ACLR
rst_n => s_s4[5].ACLR
rst_n => s_s4[6].ACLR
rst_n => s_s4[7].ACLR
rst_n => valid_s4.ACLR
valid_in => valid_s0.DATAIN
valid_in => r_s0[7].ENA
valid_in => r_s0[6].ENA
valid_in => r_s0[5].ENA
valid_in => r_s0[4].ENA
valid_in => r_s0[3].ENA
valid_in => r_s0[2].ENA
valid_in => r_s0[1].ENA
valid_in => r_s0[0].ENA
valid_in => g_s0[7].ENA
valid_in => g_s0[6].ENA
valid_in => g_s0[5].ENA
valid_in => g_s0[4].ENA
valid_in => g_s0[3].ENA
valid_in => g_s0[2].ENA
valid_in => g_s0[1].ENA
valid_in => g_s0[0].ENA
valid_in => b_s0[7].ENA
valid_in => b_s0[6].ENA
valid_in => b_s0[5].ENA
valid_in => b_s0[4].ENA
valid_in => b_s0[3].ENA
valid_in => b_s0[2].ENA
valid_in => b_s0[1].ENA
valid_in => b_s0[0].ENA
r_in[0] => r_s0[0].DATAIN
r_in[1] => r_s0[1].DATAIN
r_in[2] => r_s0[2].DATAIN
r_in[3] => r_s0[3].DATAIN
r_in[4] => r_s0[4].DATAIN
r_in[5] => r_s0[5].DATAIN
r_in[6] => r_s0[6].DATAIN
r_in[7] => r_s0[7].DATAIN
g_in[0] => g_s0[0].DATAIN
g_in[1] => g_s0[1].DATAIN
g_in[2] => g_s0[2].DATAIN
g_in[3] => g_s0[3].DATAIN
g_in[4] => g_s0[4].DATAIN
g_in[5] => g_s0[5].DATAIN
g_in[6] => g_s0[6].DATAIN
g_in[7] => g_s0[7].DATAIN
b_in[0] => b_s0[0].DATAIN
b_in[1] => b_s0[1].DATAIN
b_in[2] => b_s0[2].DATAIN
b_in[3] => b_s0[3].DATAIN
b_in[4] => b_s0[4].DATAIN
b_in[5] => b_s0[5].DATAIN
b_in[6] => b_s0[6].DATAIN
b_in[7] => b_s0[7].DATAIN
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_out[0] <= h_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_out[1] <= h_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_out[2] <= h_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_out[3] <= h_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_out[4] <= h_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_out[5] <= h_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_out[6] <= h_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_out[7] <= h_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_out[0] <= v_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_out[1] <= v_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_out[2] <= v_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_out[3] <= v_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_out[4] <= v_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_out[5] <= v_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_out[6] <= v_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_out[7] <= v_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|color_tracker:color_tracker_inst
clk => is_target_out~reg0.CLK
clk => valid_out~reg0.CLK
clk => v_match_s1.CLK
clk => s_match_s1.CLK
clk => h_match_s1.CLK
clk => valid_in_s1.CLK
clk => use_wrap_around.CLK
clk => v_min[0].CLK
clk => v_min[1].CLK
clk => v_min[2].CLK
clk => v_min[3].CLK
clk => v_min[4].CLK
clk => v_min[5].CLK
clk => v_min[6].CLK
clk => v_min[7].CLK
clk => s_min[0].CLK
clk => s_min[1].CLK
clk => s_min[2].CLK
clk => s_min[3].CLK
clk => s_min[4].CLK
clk => s_min[5].CLK
clk => s_min[6].CLK
clk => s_min[7].CLK
clk => h_max2[0].CLK
clk => h_max2[1].CLK
clk => h_max2[2].CLK
clk => h_max2[3].CLK
clk => h_max2[4].CLK
clk => h_max2[5].CLK
clk => h_max2[6].CLK
clk => h_max2[7].CLK
clk => h_min2[0].CLK
clk => h_min2[1].CLK
clk => h_min2[2].CLK
clk => h_min2[3].CLK
clk => h_min2[4].CLK
clk => h_min2[5].CLK
clk => h_min2[6].CLK
clk => h_min2[7].CLK
clk => h_max1[0].CLK
clk => h_max1[1].CLK
clk => h_max1[2].CLK
clk => h_max1[3].CLK
clk => h_max1[4].CLK
clk => h_max1[5].CLK
clk => h_max1[6].CLK
clk => h_max1[7].CLK
clk => h_min1[0].CLK
clk => h_min1[1].CLK
clk => h_min1[2].CLK
clk => h_min1[3].CLK
clk => h_min1[4].CLK
clk => h_min1[5].CLK
clk => h_min1[6].CLK
clk => h_min1[7].CLK
rst_n => use_wrap_around.PRESET
rst_n => v_min[0].ACLR
rst_n => v_min[1].PRESET
rst_n => v_min[2].ACLR
rst_n => v_min[3].PRESET
rst_n => v_min[4].PRESET
rst_n => v_min[5].ACLR
rst_n => v_min[6].PRESET
rst_n => v_min[7].ACLR
rst_n => s_min[0].ACLR
rst_n => s_min[1].ACLR
rst_n => s_min[2].PRESET
rst_n => s_min[3].PRESET
rst_n => s_min[4].ACLR
rst_n => s_min[5].ACLR
rst_n => s_min[6].ACLR
rst_n => s_min[7].PRESET
rst_n => h_max2[0].PRESET
rst_n => h_max2[1].PRESET
rst_n => h_max2[2].PRESET
rst_n => h_max2[3].PRESET
rst_n => h_max2[4].PRESET
rst_n => h_max2[5].PRESET
rst_n => h_max2[6].PRESET
rst_n => h_max2[7].PRESET
rst_n => h_min2[0].ACLR
rst_n => h_min2[1].ACLR
rst_n => h_min2[2].ACLR
rst_n => h_min2[3].ACLR
rst_n => h_min2[4].PRESET
rst_n => h_min2[5].PRESET
rst_n => h_min2[6].PRESET
rst_n => h_min2[7].PRESET
rst_n => h_max1[0].PRESET
rst_n => h_max1[1].PRESET
rst_n => h_max1[2].PRESET
rst_n => h_max1[3].PRESET
rst_n => h_max1[4].ACLR
rst_n => h_max1[5].ACLR
rst_n => h_max1[6].ACLR
rst_n => h_max1[7].ACLR
rst_n => h_min1[0].ACLR
rst_n => h_min1[1].ACLR
rst_n => h_min1[2].ACLR
rst_n => h_min1[3].ACLR
rst_n => h_min1[4].ACLR
rst_n => h_min1[5].ACLR
rst_n => h_min1[6].ACLR
rst_n => h_min1[7].ACLR
rst_n => is_target_out~reg0.ACLR
rst_n => valid_out~reg0.ACLR
rst_n => v_match_s1.ACLR
rst_n => s_match_s1.ACLR
rst_n => h_match_s1.ACLR
rst_n => valid_in_s1.ACLR
valid_in => h_match_s1.OUTPUTSELECT
valid_in => s_match_s1.OUTPUTSELECT
valid_in => v_match_s1.OUTPUTSELECT
valid_in => valid_in_s1.DATAIN
color_select[0] => Decoder0.IN1
color_select[1] => Decoder0.IN0
h_in[0] => LessThan0.IN8
h_in[0] => LessThan1.IN8
h_in[0] => LessThan2.IN8
h_in[0] => LessThan3.IN8
h_in[1] => LessThan0.IN7
h_in[1] => LessThan1.IN7
h_in[1] => LessThan2.IN7
h_in[1] => LessThan3.IN7
h_in[2] => LessThan0.IN6
h_in[2] => LessThan1.IN6
h_in[2] => LessThan2.IN6
h_in[2] => LessThan3.IN6
h_in[3] => LessThan0.IN5
h_in[3] => LessThan1.IN5
h_in[3] => LessThan2.IN5
h_in[3] => LessThan3.IN5
h_in[4] => LessThan0.IN4
h_in[4] => LessThan1.IN4
h_in[4] => LessThan2.IN4
h_in[4] => LessThan3.IN4
h_in[5] => LessThan0.IN3
h_in[5] => LessThan1.IN3
h_in[5] => LessThan2.IN3
h_in[5] => LessThan3.IN3
h_in[6] => LessThan0.IN2
h_in[6] => LessThan1.IN2
h_in[6] => LessThan2.IN2
h_in[6] => LessThan3.IN2
h_in[7] => LessThan0.IN1
h_in[7] => LessThan1.IN1
h_in[7] => LessThan2.IN1
h_in[7] => LessThan3.IN1
s_in[0] => LessThan4.IN8
s_in[1] => LessThan4.IN7
s_in[2] => LessThan4.IN6
s_in[3] => LessThan4.IN5
s_in[4] => LessThan4.IN4
s_in[5] => LessThan4.IN3
s_in[6] => LessThan4.IN2
s_in[7] => LessThan4.IN1
v_in[0] => LessThan5.IN8
v_in[1] => LessThan5.IN7
v_in[2] => LessThan5.IN6
v_in[3] => LessThan5.IN5
v_in[4] => LessThan5.IN4
v_in[5] => LessThan5.IN3
v_in[6] => LessThan5.IN2
v_in[7] => LessThan5.IN1
valid_out <= valid_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_target_out <= is_target_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|adaptive_background:adaptive_bg_inst
clk => new_bg_pixel_p3[0].CLK
clk => new_bg_pixel_p3[1].CLK
clk => new_bg_pixel_p3[2].CLK
clk => new_bg_pixel_p3[3].CLK
clk => new_bg_pixel_p3[4].CLK
clk => new_bg_pixel_p3[5].CLK
clk => new_bg_pixel_p3[6].CLK
clk => new_bg_pixel_p3[7].CLK
clk => foreground_p3.CLK
clk => load_frame_p3.CLK
clk => active_p3.CLK
clk => live_pixel_p3[0].CLK
clk => live_pixel_p3[1].CLK
clk => live_pixel_p3[2].CLK
clk => live_pixel_p3[3].CLK
clk => live_pixel_p3[4].CLK
clk => live_pixel_p3[5].CLK
clk => live_pixel_p3[6].CLK
clk => live_pixel_p3[7].CLK
clk => addr_p3[0].CLK
clk => addr_p3[1].CLK
clk => addr_p3[2].CLK
clk => addr_p3[3].CLK
clk => addr_p3[4].CLK
clk => addr_p3[5].CLK
clk => addr_p3[6].CLK
clk => addr_p3[7].CLK
clk => addr_p3[8].CLK
clk => addr_p3[9].CLK
clk => addr_p3[10].CLK
clk => addr_p3[11].CLK
clk => addr_p3[12].CLK
clk => addr_p3[13].CLK
clk => addr_p3[14].CLK
clk => addr_p3[15].CLK
clk => addr_p3[16].CLK
clk => diff_p2[4].CLK
clk => diff_p2[5].CLK
clk => diff_p2[6].CLK
clk => diff_p2[7].CLK
clk => diff_p2[8].CLK
clk => foreground_p2.CLK
clk => load_frame_p2.CLK
clk => active_p2.CLK
clk => bg_pixel_p2[0].CLK
clk => bg_pixel_p2[1].CLK
clk => bg_pixel_p2[2].CLK
clk => bg_pixel_p2[3].CLK
clk => bg_pixel_p2[4].CLK
clk => bg_pixel_p2[5].CLK
clk => bg_pixel_p2[6].CLK
clk => bg_pixel_p2[7].CLK
clk => live_pixel_p2[0].CLK
clk => live_pixel_p2[1].CLK
clk => live_pixel_p2[2].CLK
clk => live_pixel_p2[3].CLK
clk => live_pixel_p2[4].CLK
clk => live_pixel_p2[5].CLK
clk => live_pixel_p2[6].CLK
clk => live_pixel_p2[7].CLK
clk => addr_p2[0].CLK
clk => addr_p2[1].CLK
clk => addr_p2[2].CLK
clk => addr_p2[3].CLK
clk => addr_p2[4].CLK
clk => addr_p2[5].CLK
clk => addr_p2[6].CLK
clk => addr_p2[7].CLK
clk => addr_p2[8].CLK
clk => addr_p2[9].CLK
clk => addr_p2[10].CLK
clk => addr_p2[11].CLK
clk => addr_p2[12].CLK
clk => addr_p2[13].CLK
clk => addr_p2[14].CLK
clk => addr_p2[15].CLK
clk => addr_p2[16].CLK
clk => threshold_p1[0].CLK
clk => threshold_p1[1].CLK
clk => threshold_p1[2].CLK
clk => threshold_p1[3].CLK
clk => threshold_p1[4].CLK
clk => threshold_p1[5].CLK
clk => threshold_p1[6].CLK
clk => threshold_p1[7].CLK
clk => threshold_p1[8].CLK
clk => load_frame_p1.CLK
clk => active_p1.CLK
clk => bg_pixel_p1[0].CLK
clk => bg_pixel_p1[1].CLK
clk => bg_pixel_p1[2].CLK
clk => bg_pixel_p1[3].CLK
clk => bg_pixel_p1[4].CLK
clk => bg_pixel_p1[5].CLK
clk => bg_pixel_p1[6].CLK
clk => bg_pixel_p1[7].CLK
clk => live_pixel_p1[0].CLK
clk => live_pixel_p1[1].CLK
clk => live_pixel_p1[2].CLK
clk => live_pixel_p1[3].CLK
clk => live_pixel_p1[4].CLK
clk => live_pixel_p1[5].CLK
clk => live_pixel_p1[6].CLK
clk => live_pixel_p1[7].CLK
clk => addr_p1[0].CLK
clk => addr_p1[1].CLK
clk => addr_p1[2].CLK
clk => addr_p1[3].CLK
clk => addr_p1[4].CLK
clk => addr_p1[5].CLK
clk => addr_p1[6].CLK
clk => addr_p1[7].CLK
clk => addr_p1[8].CLK
clk => addr_p1[9].CLK
clk => addr_p1[10].CLK
clk => addr_p1[11].CLK
clk => addr_p1[12].CLK
clk => addr_p1[13].CLK
clk => addr_p1[14].CLK
clk => addr_p1[15].CLK
clk => addr_p1[16].CLK
rst => new_bg_pixel_p3[2].ENA
rst => new_bg_pixel_p3[1].ENA
rst => new_bg_pixel_p3[0].ENA
rst => new_bg_pixel_p3[3].ENA
rst => new_bg_pixel_p3[4].ENA
rst => new_bg_pixel_p3[5].ENA
rst => new_bg_pixel_p3[6].ENA
rst => new_bg_pixel_p3[7].ENA
rst => foreground_p3.ENA
rst => load_frame_p3.ENA
rst => active_p3.ENA
rst => live_pixel_p3[0].ENA
rst => live_pixel_p3[1].ENA
rst => live_pixel_p3[2].ENA
rst => live_pixel_p3[3].ENA
rst => live_pixel_p3[4].ENA
rst => live_pixel_p3[5].ENA
rst => live_pixel_p3[6].ENA
rst => live_pixel_p3[7].ENA
rst => addr_p3[0].ENA
rst => addr_p3[1].ENA
rst => addr_p3[2].ENA
rst => addr_p3[3].ENA
rst => addr_p3[4].ENA
rst => addr_p3[5].ENA
rst => addr_p3[6].ENA
rst => addr_p3[7].ENA
rst => addr_p3[8].ENA
rst => addr_p3[9].ENA
rst => addr_p3[10].ENA
rst => addr_p3[11].ENA
rst => addr_p3[12].ENA
rst => addr_p3[13].ENA
rst => addr_p3[14].ENA
rst => addr_p3[15].ENA
rst => addr_p3[16].ENA
rst => diff_p2[4].ENA
rst => diff_p2[5].ENA
rst => diff_p2[6].ENA
rst => diff_p2[7].ENA
rst => diff_p2[8].ENA
rst => foreground_p2.ENA
rst => load_frame_p2.ENA
rst => active_p2.ENA
rst => bg_pixel_p2[0].ENA
rst => bg_pixel_p2[1].ENA
rst => bg_pixel_p2[2].ENA
rst => bg_pixel_p2[3].ENA
rst => bg_pixel_p2[4].ENA
rst => bg_pixel_p2[5].ENA
rst => bg_pixel_p2[6].ENA
rst => bg_pixel_p2[7].ENA
rst => live_pixel_p2[0].ENA
rst => live_pixel_p2[1].ENA
rst => live_pixel_p2[2].ENA
rst => live_pixel_p2[3].ENA
rst => live_pixel_p2[4].ENA
rst => live_pixel_p2[5].ENA
rst => live_pixel_p2[6].ENA
rst => live_pixel_p2[7].ENA
rst => addr_p2[0].ENA
rst => addr_p2[1].ENA
rst => addr_p2[2].ENA
rst => addr_p2[3].ENA
rst => addr_p2[4].ENA
rst => addr_p2[5].ENA
rst => addr_p2[6].ENA
rst => addr_p2[7].ENA
rst => addr_p2[8].ENA
rst => addr_p2[9].ENA
rst => addr_p2[10].ENA
rst => addr_p2[11].ENA
rst => addr_p2[12].ENA
rst => addr_p2[13].ENA
rst => addr_p2[14].ENA
rst => addr_p2[15].ENA
rst => addr_p2[16].ENA
rst => threshold_p1[0].ENA
rst => threshold_p1[1].ENA
rst => threshold_p1[2].ENA
rst => threshold_p1[3].ENA
rst => threshold_p1[4].ENA
rst => threshold_p1[5].ENA
rst => threshold_p1[6].ENA
rst => threshold_p1[7].ENA
rst => threshold_p1[8].ENA
rst => load_frame_p1.ENA
rst => active_p1.ENA
rst => bg_pixel_p1[0].ENA
rst => bg_pixel_p1[1].ENA
rst => bg_pixel_p1[2].ENA
rst => bg_pixel_p1[3].ENA
rst => bg_pixel_p1[4].ENA
rst => bg_pixel_p1[5].ENA
rst => bg_pixel_p1[6].ENA
rst => bg_pixel_p1[7].ENA
rst => live_pixel_p1[0].ENA
rst => live_pixel_p1[1].ENA
rst => live_pixel_p1[2].ENA
rst => live_pixel_p1[3].ENA
rst => live_pixel_p1[4].ENA
rst => live_pixel_p1[5].ENA
rst => live_pixel_p1[6].ENA
rst => live_pixel_p1[7].ENA
rst => addr_p1[0].ENA
rst => addr_p1[1].ENA
rst => addr_p1[2].ENA
rst => addr_p1[3].ENA
rst => addr_p1[4].ENA
rst => addr_p1[5].ENA
rst => addr_p1[6].ENA
rst => addr_p1[7].ENA
rst => addr_p1[8].ENA
rst => addr_p1[9].ENA
rst => addr_p1[10].ENA
rst => addr_p1[11].ENA
rst => addr_p1[12].ENA
rst => addr_p1[13].ENA
rst => addr_p1[14].ENA
rst => addr_p1[15].ENA
rst => addr_p1[16].ENA
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => addr_p1.OUTPUTSELECT
enable => live_pixel_p1.OUTPUTSELECT
enable => live_pixel_p1.OUTPUTSELECT
enable => live_pixel_p1.OUTPUTSELECT
enable => live_pixel_p1.OUTPUTSELECT
enable => live_pixel_p1.OUTPUTSELECT
enable => live_pixel_p1.OUTPUTSELECT
enable => live_pixel_p1.OUTPUTSELECT
enable => live_pixel_p1.OUTPUTSELECT
enable => bg_pixel_p1.OUTPUTSELECT
enable => bg_pixel_p1.OUTPUTSELECT
enable => bg_pixel_p1.OUTPUTSELECT
enable => bg_pixel_p1.OUTPUTSELECT
enable => bg_pixel_p1.OUTPUTSELECT
enable => bg_pixel_p1.OUTPUTSELECT
enable => bg_pixel_p1.OUTPUTSELECT
enable => bg_pixel_p1.OUTPUTSELECT
enable => active_p1.OUTPUTSELECT
enable => load_frame_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => threshold_p1.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => addr_p2.OUTPUTSELECT
enable => live_pixel_p2.OUTPUTSELECT
enable => live_pixel_p2.OUTPUTSELECT
enable => live_pixel_p2.OUTPUTSELECT
enable => live_pixel_p2.OUTPUTSELECT
enable => live_pixel_p2.OUTPUTSELECT
enable => live_pixel_p2.OUTPUTSELECT
enable => live_pixel_p2.OUTPUTSELECT
enable => live_pixel_p2.OUTPUTSELECT
enable => bg_pixel_p2.OUTPUTSELECT
enable => bg_pixel_p2.OUTPUTSELECT
enable => bg_pixel_p2.OUTPUTSELECT
enable => bg_pixel_p2.OUTPUTSELECT
enable => bg_pixel_p2.OUTPUTSELECT
enable => bg_pixel_p2.OUTPUTSELECT
enable => bg_pixel_p2.OUTPUTSELECT
enable => bg_pixel_p2.OUTPUTSELECT
enable => active_p2.OUTPUTSELECT
enable => load_frame_p2.OUTPUTSELECT
enable => foreground_p2.OUTPUTSELECT
enable => diff_p2.OUTPUTSELECT
enable => diff_p2.OUTPUTSELECT
enable => diff_p2.OUTPUTSELECT
enable => diff_p2.OUTPUTSELECT
enable => diff_p2.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => addr_p3.OUTPUTSELECT
enable => live_pixel_p3.OUTPUTSELECT
enable => live_pixel_p3.OUTPUTSELECT
enable => live_pixel_p3.OUTPUTSELECT
enable => live_pixel_p3.OUTPUTSELECT
enable => live_pixel_p3.OUTPUTSELECT
enable => live_pixel_p3.OUTPUTSELECT
enable => live_pixel_p3.OUTPUTSELECT
enable => live_pixel_p3.OUTPUTSELECT
enable => active_p3.OUTPUTSELECT
enable => load_frame_p3.OUTPUTSELECT
enable => foreground_p3.OUTPUTSELECT
enable => new_bg_pixel_p3.OUTPUTSELECT
enable => new_bg_pixel_p3.OUTPUTSELECT
enable => new_bg_pixel_p3.OUTPUTSELECT
enable => new_bg_pixel_p3.OUTPUTSELECT
enable => new_bg_pixel_p3.OUTPUTSELECT
enable => new_bg_pixel_p3.OUTPUTSELECT
enable => new_bg_pixel_p3.OUTPUTSELECT
enable => new_bg_pixel_p3.OUTPUTSELECT
addr_in[0] => addr_p1.DATAB
addr_in[1] => addr_p1.DATAB
addr_in[2] => addr_p1.DATAB
addr_in[3] => addr_p1.DATAB
addr_in[4] => addr_p1.DATAB
addr_in[5] => addr_p1.DATAB
addr_in[6] => addr_p1.DATAB
addr_in[7] => addr_p1.DATAB
addr_in[8] => addr_p1.DATAB
addr_in[9] => addr_p1.DATAB
addr_in[10] => addr_p1.DATAB
addr_in[11] => addr_p1.DATAB
addr_in[12] => addr_p1.DATAB
addr_in[13] => addr_p1.DATAB
addr_in[14] => addr_p1.DATAB
addr_in[15] => addr_p1.DATAB
addr_in[16] => addr_p1.DATAB
live_pixel_in[0] => live_pixel_p1.DATAB
live_pixel_in[1] => live_pixel_p1.DATAB
live_pixel_in[2] => live_pixel_p1.DATAB
live_pixel_in[3] => live_pixel_p1.DATAB
live_pixel_in[4] => live_pixel_p1.DATAB
live_pixel_in[5] => live_pixel_p1.DATAB
live_pixel_in[6] => live_pixel_p1.DATAB
live_pixel_in[7] => live_pixel_p1.DATAB
bg_pixel_in[0] => bg_pixel_p1.DATAB
bg_pixel_in[1] => bg_pixel_p1.DATAB
bg_pixel_in[2] => bg_pixel_p1.DATAB
bg_pixel_in[3] => bg_pixel_p1.DATAB
bg_pixel_in[4] => bg_pixel_p1.DATAB
bg_pixel_in[5] => bg_pixel_p1.DATAB
bg_pixel_in[6] => bg_pixel_p1.DATAB
bg_pixel_in[7] => bg_pixel_p1.DATAB
active_in => active_p1.DATAB
load_frame => load_frame_p1.DATAB
threshold_in[0] => threshold_p1.DATAB
threshold_in[1] => threshold_p1.DATAB
threshold_in[2] => threshold_p1.DATAB
threshold_in[3] => threshold_p1.DATAB
threshold_in[4] => threshold_p1.DATAB
threshold_in[5] => threshold_p1.DATAB
threshold_in[6] => threshold_p1.DATAB
threshold_in[7] => threshold_p1.DATAB
threshold_in[8] => threshold_p1.DATAB
bg_wr_addr[0] <= addr_p3[0].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[1] <= addr_p3[1].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[2] <= addr_p3[2].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[3] <= addr_p3[3].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[4] <= addr_p3[4].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[5] <= addr_p3[5].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[6] <= addr_p3[6].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[7] <= addr_p3[7].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[8] <= addr_p3[8].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[9] <= addr_p3[9].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[10] <= addr_p3[10].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[11] <= addr_p3[11].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[12] <= addr_p3[12].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[13] <= addr_p3[13].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[14] <= addr_p3[14].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[15] <= addr_p3[15].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_addr[16] <= addr_p3[16].DB_MAX_OUTPUT_PORT_TYPE
bg_wr_data[0] <= bg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
bg_wr_data[1] <= bg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
bg_wr_data[2] <= bg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
bg_wr_data[3] <= bg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
bg_wr_data[4] <= bg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
bg_wr_data[5] <= bg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
bg_wr_data[6] <= bg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
bg_wr_data[7] <= bg_wr_data.DB_MAX_OUTPUT_PORT_TYPE
bg_wr_en <= always1.DB_MAX_OUTPUT_PORT_TYPE
fg_pixel_out[0] <= fg_pixel_out.DB_MAX_OUTPUT_PORT_TYPE
fg_pixel_out[1] <= fg_pixel_out.DB_MAX_OUTPUT_PORT_TYPE
fg_pixel_out[2] <= fg_pixel_out.DB_MAX_OUTPUT_PORT_TYPE
fg_pixel_out[3] <= fg_pixel_out.DB_MAX_OUTPUT_PORT_TYPE
fg_pixel_out[4] <= fg_pixel_out.DB_MAX_OUTPUT_PORT_TYPE
fg_pixel_out[5] <= fg_pixel_out.DB_MAX_OUTPUT_PORT_TYPE
fg_pixel_out[6] <= fg_pixel_out.DB_MAX_OUTPUT_PORT_TYPE
fg_pixel_out[7] <= fg_pixel_out.DB_MAX_OUTPUT_PORT_TYPE
foreground_flag <= foreground_p3.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|my_altpll:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|digital_cam_top|my_altpll:pll_inst|altpll:altpll_component
inclk[0] => my_altpll_altpll:auto_generated.inclk[0]
inclk[1] => my_altpll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => my_altpll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= my_altpll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|digital_cam_top|my_altpll:pll_inst|altpll:altpll_component|my_altpll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|vga_640:vga_inst
CLK25 => pixel_address[0]~reg0.CLK
CLK25 => pixel_address[1]~reg0.CLK
CLK25 => pixel_address[2]~reg0.CLK
CLK25 => pixel_address[3]~reg0.CLK
CLK25 => pixel_address[4]~reg0.CLK
CLK25 => pixel_address[5]~reg0.CLK
CLK25 => pixel_address[6]~reg0.CLK
CLK25 => pixel_address[7]~reg0.CLK
CLK25 => pixel_address[8]~reg0.CLK
CLK25 => pixel_address[9]~reg0.CLK
CLK25 => pixel_address[10]~reg0.CLK
CLK25 => pixel_address[11]~reg0.CLK
CLK25 => pixel_address[12]~reg0.CLK
CLK25 => pixel_address[13]~reg0.CLK
CLK25 => pixel_address[14]~reg0.CLK
CLK25 => pixel_address[15]~reg0.CLK
CLK25 => pixel_address[16]~reg0.CLK
CLK25 => activeArea~reg0.CLK
CLK25 => Vsync~reg0.CLK
CLK25 => Hsync~reg0.CLK
CLK25 => Vcnt[0].CLK
CLK25 => Vcnt[1].CLK
CLK25 => Vcnt[2].CLK
CLK25 => Vcnt[3].CLK
CLK25 => Vcnt[4].CLK
CLK25 => Vcnt[5].CLK
CLK25 => Vcnt[6].CLK
CLK25 => Vcnt[7].CLK
CLK25 => Vcnt[8].CLK
CLK25 => Vcnt[9].CLK
CLK25 => Hcnt[0].CLK
CLK25 => Hcnt[1].CLK
CLK25 => Hcnt[2].CLK
CLK25 => Hcnt[3].CLK
CLK25 => Hcnt[4].CLK
CLK25 => Hcnt[5].CLK
CLK25 => Hcnt[6].CLK
CLK25 => Hcnt[7].CLK
CLK25 => Hcnt[8].CLK
CLK25 => Hcnt[9].CLK
CLK25 => clkout.DATAIN
clkout <= CLK25.DB_MAX_OUTPUT_PORT_TYPE
Hsync <= Hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vsync <= Vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
Nblank <= comb.DB_MAX_OUTPUT_PORT_TYPE
activeArea <= activeArea~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[0] <= pixel_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[1] <= pixel_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[2] <= pixel_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[3] <= pixel_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[4] <= pixel_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[5] <= pixel_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[6] <= pixel_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[7] <= pixel_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[8] <= pixel_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[9] <= pixel_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[10] <= pixel_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[11] <= pixel_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[12] <= pixel_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[13] <= pixel_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[14] <= pixel_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[15] <= pixel_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_address[16] <= pixel_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|ov7670_controller:camera_ctrl
clk_50 => clk_50.IN2
clk_24 => xclk.DATAIN
resend => resend.IN1
config_finished <= ov7670_registers:reg_inst.finished
sioc <= i2c_sender:i2c_inst.sioc
siod <> i2c_sender:i2c_inst.siod
reset <= <VCC>
pwdn <= <GND>
xclk <= clk_24.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|ov7670_controller:camera_ctrl|i2c_sender:i2c_inst
clk_50 => divider[0].CLK
clk_50 => divider[1].CLK
clk_50 => divider[2].CLK
clk_50 => divider[3].CLK
clk_50 => divider[4].CLK
clk_50 => divider[5].CLK
clk_50 => divider[6].CLK
clk_50 => divider[7].CLK
clk_50 => busy_sr[0].CLK
clk_50 => busy_sr[1].CLK
clk_50 => busy_sr[2].CLK
clk_50 => busy_sr[3].CLK
clk_50 => busy_sr[4].CLK
clk_50 => busy_sr[5].CLK
clk_50 => busy_sr[6].CLK
clk_50 => busy_sr[7].CLK
clk_50 => busy_sr[8].CLK
clk_50 => busy_sr[9].CLK
clk_50 => busy_sr[10].CLK
clk_50 => busy_sr[11].CLK
clk_50 => busy_sr[12].CLK
clk_50 => busy_sr[13].CLK
clk_50 => busy_sr[14].CLK
clk_50 => busy_sr[15].CLK
clk_50 => busy_sr[16].CLK
clk_50 => busy_sr[17].CLK
clk_50 => busy_sr[18].CLK
clk_50 => busy_sr[19].CLK
clk_50 => busy_sr[20].CLK
clk_50 => busy_sr[21].CLK
clk_50 => busy_sr[22].CLK
clk_50 => busy_sr[23].CLK
clk_50 => busy_sr[24].CLK
clk_50 => busy_sr[25].CLK
clk_50 => busy_sr[26].CLK
clk_50 => busy_sr[27].CLK
clk_50 => busy_sr[28].CLK
clk_50 => busy_sr[29].CLK
clk_50 => busy_sr[30].CLK
clk_50 => busy_sr[31].CLK
clk_50 => data_sr[0].CLK
clk_50 => data_sr[1].CLK
clk_50 => data_sr[2].CLK
clk_50 => data_sr[3].CLK
clk_50 => data_sr[4].CLK
clk_50 => data_sr[5].CLK
clk_50 => data_sr[6].CLK
clk_50 => data_sr[7].CLK
clk_50 => data_sr[8].CLK
clk_50 => data_sr[9].CLK
clk_50 => data_sr[10].CLK
clk_50 => data_sr[11].CLK
clk_50 => data_sr[12].CLK
clk_50 => data_sr[13].CLK
clk_50 => data_sr[14].CLK
clk_50 => data_sr[15].CLK
clk_50 => data_sr[16].CLK
clk_50 => data_sr[17].CLK
clk_50 => data_sr[18].CLK
clk_50 => data_sr[19].CLK
clk_50 => data_sr[20].CLK
clk_50 => data_sr[21].CLK
clk_50 => data_sr[22].CLK
clk_50 => data_sr[23].CLK
clk_50 => data_sr[24].CLK
clk_50 => data_sr[25].CLK
clk_50 => data_sr[26].CLK
clk_50 => data_sr[27].CLK
clk_50 => data_sr[28].CLK
clk_50 => data_sr[29].CLK
clk_50 => data_sr[30].CLK
clk_50 => data_sr[31].CLK
clk_50 => sioc~reg0.CLK
clk_50 => taken~reg0.CLK
siod <> siod
sioc <= sioc~reg0.DB_MAX_OUTPUT_PORT_TYPE
taken <= taken~reg0.DB_MAX_OUTPUT_PORT_TYPE
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => data_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => busy_sr.OUTPUTSELECT
send => taken.OUTPUTSELECT
send => divider.OUTPUTSELECT
send => divider.OUTPUTSELECT
send => divider.OUTPUTSELECT
send => divider.OUTPUTSELECT
send => divider.OUTPUTSELECT
send => divider.OUTPUTSELECT
send => divider.OUTPUTSELECT
send => divider.OUTPUTSELECT
id[0] => data_sr.DATAB
id[1] => data_sr.DATAB
id[2] => data_sr.DATAB
id[3] => data_sr.DATAB
id[4] => data_sr.DATAB
id[5] => data_sr.DATAB
id[6] => data_sr.DATAB
id[7] => data_sr.DATAB
data[0] => data_sr.DATAB
data[1] => data_sr.DATAB
data[2] => data_sr.DATAB
data[3] => data_sr.DATAB
data[4] => data_sr.DATAB
data[5] => data_sr.DATAB
data[6] => data_sr.DATAB
data[7] => data_sr.DATAB
value[0] => data_sr.DATAB
value[1] => data_sr.DATAB
value[2] => data_sr.DATAB
value[3] => data_sr.DATAB
value[4] => data_sr.DATAB
value[5] => data_sr.DATAB
value[6] => data_sr.DATAB
value[7] => data_sr.DATAB


|digital_cam_top|ov7670_controller:camera_ctrl|ov7670_registers:reg_inst
clk_50 => command[0]~reg0.CLK
clk_50 => command[1]~reg0.CLK
clk_50 => command[2]~reg0.CLK
clk_50 => command[3]~reg0.CLK
clk_50 => command[4]~reg0.CLK
clk_50 => command[5]~reg0.CLK
clk_50 => command[6]~reg0.CLK
clk_50 => command[7]~reg0.CLK
clk_50 => command[8]~reg0.CLK
clk_50 => command[9]~reg0.CLK
clk_50 => command[10]~reg0.CLK
clk_50 => command[11]~reg0.CLK
clk_50 => command[12]~reg0.CLK
clk_50 => command[13]~reg0.CLK
clk_50 => command[14]~reg0.CLK
clk_50 => command[15]~reg0.CLK
clk_50 => address[0].CLK
clk_50 => address[1].CLK
clk_50 => address[2].CLK
clk_50 => address[3].CLK
clk_50 => address[4].CLK
clk_50 => address[5].CLK
clk_50 => address[6].CLK
clk_50 => address[7].CLK
resend => address.OUTPUTSELECT
resend => address.OUTPUTSELECT
resend => address.OUTPUTSELECT
resend => address.OUTPUTSELECT
resend => address.OUTPUTSELECT
resend => address.OUTPUTSELECT
resend => address.OUTPUTSELECT
resend => address.OUTPUTSELECT
advance => address.OUTPUTSELECT
advance => address.OUTPUTSELECT
advance => address.OUTPUTSELECT
advance => address.OUTPUTSELECT
advance => address.OUTPUTSELECT
advance => address.OUTPUTSELECT
advance => address.OUTPUTSELECT
advance => address.OUTPUTSELECT
command[0] <= command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[1] <= command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[2] <= command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[3] <= command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[4] <= command[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[5] <= command[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[6] <= command[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[7] <= command[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[8] <= command[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[9] <= command[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[10] <= command[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[11] <= command[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[12] <= command[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[13] <= command[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[14] <= command[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[15] <= command[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finished <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|ov7670_capture:capture_inst
pclk => hpair_sum_prev.we_a.CLK
pclk => hpair_sum_prev.waddr_a[8].CLK
pclk => hpair_sum_prev.waddr_a[7].CLK
pclk => hpair_sum_prev.waddr_a[6].CLK
pclk => hpair_sum_prev.waddr_a[5].CLK
pclk => hpair_sum_prev.waddr_a[4].CLK
pclk => hpair_sum_prev.waddr_a[3].CLK
pclk => hpair_sum_prev.waddr_a[2].CLK
pclk => hpair_sum_prev.waddr_a[1].CLK
pclk => hpair_sum_prev.waddr_a[0].CLK
pclk => hpair_sum_prev.data_a[18].CLK
pclk => hpair_sum_prev.data_a[17].CLK
pclk => hpair_sum_prev.data_a[16].CLK
pclk => hpair_sum_prev.data_a[15].CLK
pclk => hpair_sum_prev.data_a[14].CLK
pclk => hpair_sum_prev.data_a[13].CLK
pclk => hpair_sum_prev.data_a[12].CLK
pclk => hpair_sum_prev.data_a[11].CLK
pclk => hpair_sum_prev.data_a[10].CLK
pclk => hpair_sum_prev.data_a[9].CLK
pclk => hpair_sum_prev.data_a[8].CLK
pclk => hpair_sum_prev.data_a[7].CLK
pclk => hpair_sum_prev.data_a[6].CLK
pclk => hpair_sum_prev.data_a[5].CLK
pclk => hpair_sum_prev.data_a[4].CLK
pclk => hpair_sum_prev.data_a[3].CLK
pclk => hpair_sum_prev.data_a[2].CLK
pclk => hpair_sum_prev.data_a[1].CLK
pclk => hpair_sum_prev.data_a[0].CLK
pclk => out_pix[0].CLK
pclk => out_pix[1].CLK
pclk => out_pix[2].CLK
pclk => out_pix[3].CLK
pclk => out_pix[4].CLK
pclk => out_pix[5].CLK
pclk => out_pix[6].CLK
pclk => out_pix[7].CLK
pclk => out_pix[8].CLK
pclk => out_pix[9].CLK
pclk => out_pix[10].CLK
pclk => out_pix[11].CLK
pclk => out_pix[12].CLK
pclk => out_pix[13].CLK
pclk => out_pix[14].CLK
pclk => out_pix[15].CLK
pclk => b5_p0[0].CLK
pclk => b5_p0[1].CLK
pclk => b5_p0[2].CLK
pclk => b5_p0[3].CLK
pclk => b5_p0[4].CLK
pclk => g6_p0[0].CLK
pclk => g6_p0[1].CLK
pclk => g6_p0[2].CLK
pclk => g6_p0[3].CLK
pclk => g6_p0[4].CLK
pclk => g6_p0[5].CLK
pclk => r5_p0[0].CLK
pclk => r5_p0[1].CLK
pclk => r5_p0[2].CLK
pclk => r5_p0[3].CLK
pclk => r5_p0[4].CLK
pclk => pix16[0].CLK
pclk => pix16[1].CLK
pclk => pix16[2].CLK
pclk => pix16[3].CLK
pclk => pix16[4].CLK
pclk => pix16[5].CLK
pclk => pix16[6].CLK
pclk => pix16[7].CLK
pclk => pix16[8].CLK
pclk => pix16[9].CLK
pclk => pix16[10].CLK
pclk => pix16[11].CLK
pclk => pix16[12].CLK
pclk => pix16[13].CLK
pclk => pix16[14].CLK
pclk => pix16[15].CLK
pclk => first_byte[0].CLK
pclk => first_byte[1].CLK
pclk => first_byte[2].CLK
pclk => first_byte[3].CLK
pclk => first_byte[4].CLK
pclk => first_byte[5].CLK
pclk => first_byte[6].CLK
pclk => first_byte[7].CLK
pclk => wr_addr[0].CLK
pclk => wr_addr[1].CLK
pclk => wr_addr[2].CLK
pclk => wr_addr[3].CLK
pclk => wr_addr[4].CLK
pclk => wr_addr[5].CLK
pclk => wr_addr[6].CLK
pclk => wr_addr[7].CLK
pclk => wr_addr[8].CLK
pclk => wr_addr[9].CLK
pclk => wr_addr[10].CLK
pclk => wr_addr[11].CLK
pclk => wr_addr[12].CLK
pclk => wr_addr[13].CLK
pclk => wr_addr[14].CLK
pclk => wr_addr[15].CLK
pclk => wr_addr[16].CLK
pclk => we~reg0.CLK
pclk => have_p0.CLK
pclk => decim_v[0].CLK
pclk => decim_v[1].CLK
pclk => decim_v[2].CLK
pclk => decim_v[3].CLK
pclk => decim_v[4].CLK
pclk => decim_v[5].CLK
pclk => decim_v[6].CLK
pclk => decim_v[7].CLK
pclk => decim_h[0].CLK
pclk => decim_h[1].CLK
pclk => decim_h[2].CLK
pclk => decim_h[3].CLK
pclk => decim_h[4].CLK
pclk => decim_h[5].CLK
pclk => decim_h[6].CLK
pclk => decim_h[7].CLK
pclk => decim_h[8].CLK
pclk => line_parity.CLK
pclk => src_v[0].CLK
pclk => src_v[1].CLK
pclk => src_v[2].CLK
pclk => src_v[3].CLK
pclk => src_v[4].CLK
pclk => src_v[5].CLK
pclk => src_v[6].CLK
pclk => src_v[7].CLK
pclk => src_v[8].CLK
pclk => src_h[0].CLK
pclk => src_h[1].CLK
pclk => src_h[2].CLK
pclk => src_h[3].CLK
pclk => src_h[4].CLK
pclk => src_h[5].CLK
pclk => src_h[6].CLK
pclk => src_h[7].CLK
pclk => src_h[8].CLK
pclk => src_h[9].CLK
pclk => pix_valid.CLK
pclk => byte_phase.CLK
pclk => href_d.CLK
pclk => vsync_d.CLK
pclk => hpair_sum_prev.CLK0
vsync => vsync_rise.IN1
vsync => vsync_d.DATAIN
href => href_rise.IN1
href => first_byte.OUTPUTSELECT
href => first_byte.OUTPUTSELECT
href => first_byte.OUTPUTSELECT
href => first_byte.OUTPUTSELECT
href => first_byte.OUTPUTSELECT
href => first_byte.OUTPUTSELECT
href => first_byte.OUTPUTSELECT
href => first_byte.OUTPUTSELECT
href => byte_phase.OUTPUTSELECT
href => pix_valid.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => pix16.OUTPUTSELECT
href => href_d.DATAIN
href => href_fall.IN1
d[0] => first_byte.DATAB
d[0] => pix16.DATAA
d[1] => first_byte.DATAB
d[1] => pix16.DATAA
d[2] => first_byte.DATAB
d[2] => pix16.DATAA
d[3] => first_byte.DATAB
d[3] => pix16.DATAA
d[4] => first_byte.DATAB
d[4] => pix16.DATAA
d[5] => first_byte.DATAB
d[5] => pix16.DATAA
d[6] => first_byte.DATAB
d[6] => pix16.DATAA
d[7] => first_byte.DATAB
d[7] => pix16.DATAA
addr[0] <= wr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= wr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= wr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= wr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= wr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= wr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= wr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= wr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= wr_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= wr_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= wr_addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= wr_addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= wr_addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= wr_addr[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= wr_addr[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= wr_addr[15].DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= wr_addr[16].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= out_pix[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= out_pix[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= out_pix[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= out_pix[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= out_pix[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= out_pix[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= out_pix[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= out_pix[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= out_pix[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= out_pix[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= out_pix[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= out_pix[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= out_pix[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= out_pix[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= out_pix[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= out_pix[15].DB_MAX_OUTPUT_PORT_TYPE
we <= we~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram:buffer_ram1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdaddress[15] => rdaddress[15].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component
wren_a => altsyncram_2sj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2sj1:auto_generated.data_a[0]
data_a[1] => altsyncram_2sj1:auto_generated.data_a[1]
data_a[2] => altsyncram_2sj1:auto_generated.data_a[2]
data_a[3] => altsyncram_2sj1:auto_generated.data_a[3]
data_a[4] => altsyncram_2sj1:auto_generated.data_a[4]
data_a[5] => altsyncram_2sj1:auto_generated.data_a[5]
data_a[6] => altsyncram_2sj1:auto_generated.data_a[6]
data_a[7] => altsyncram_2sj1:auto_generated.data_a[7]
data_a[8] => altsyncram_2sj1:auto_generated.data_a[8]
data_a[9] => altsyncram_2sj1:auto_generated.data_a[9]
data_a[10] => altsyncram_2sj1:auto_generated.data_a[10]
data_a[11] => altsyncram_2sj1:auto_generated.data_a[11]
data_a[12] => altsyncram_2sj1:auto_generated.data_a[12]
data_a[13] => altsyncram_2sj1:auto_generated.data_a[13]
data_a[14] => altsyncram_2sj1:auto_generated.data_a[14]
data_a[15] => altsyncram_2sj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_2sj1:auto_generated.address_a[0]
address_a[1] => altsyncram_2sj1:auto_generated.address_a[1]
address_a[2] => altsyncram_2sj1:auto_generated.address_a[2]
address_a[3] => altsyncram_2sj1:auto_generated.address_a[3]
address_a[4] => altsyncram_2sj1:auto_generated.address_a[4]
address_a[5] => altsyncram_2sj1:auto_generated.address_a[5]
address_a[6] => altsyncram_2sj1:auto_generated.address_a[6]
address_a[7] => altsyncram_2sj1:auto_generated.address_a[7]
address_a[8] => altsyncram_2sj1:auto_generated.address_a[8]
address_a[9] => altsyncram_2sj1:auto_generated.address_a[9]
address_a[10] => altsyncram_2sj1:auto_generated.address_a[10]
address_a[11] => altsyncram_2sj1:auto_generated.address_a[11]
address_a[12] => altsyncram_2sj1:auto_generated.address_a[12]
address_a[13] => altsyncram_2sj1:auto_generated.address_a[13]
address_a[14] => altsyncram_2sj1:auto_generated.address_a[14]
address_a[15] => altsyncram_2sj1:auto_generated.address_a[15]
address_b[0] => altsyncram_2sj1:auto_generated.address_b[0]
address_b[1] => altsyncram_2sj1:auto_generated.address_b[1]
address_b[2] => altsyncram_2sj1:auto_generated.address_b[2]
address_b[3] => altsyncram_2sj1:auto_generated.address_b[3]
address_b[4] => altsyncram_2sj1:auto_generated.address_b[4]
address_b[5] => altsyncram_2sj1:auto_generated.address_b[5]
address_b[6] => altsyncram_2sj1:auto_generated.address_b[6]
address_b[7] => altsyncram_2sj1:auto_generated.address_b[7]
address_b[8] => altsyncram_2sj1:auto_generated.address_b[8]
address_b[9] => altsyncram_2sj1:auto_generated.address_b[9]
address_b[10] => altsyncram_2sj1:auto_generated.address_b[10]
address_b[11] => altsyncram_2sj1:auto_generated.address_b[11]
address_b[12] => altsyncram_2sj1:auto_generated.address_b[12]
address_b[13] => altsyncram_2sj1:auto_generated.address_b[13]
address_b[14] => altsyncram_2sj1:auto_generated.address_b[14]
address_b[15] => altsyncram_2sj1:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2sj1:auto_generated.clock0
clock1 => altsyncram_2sj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_2sj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2sj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2sj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2sj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2sj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2sj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2sj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2sj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2sj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2sj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2sj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2sj1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2sj1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2sj1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2sj1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2sj1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[13] => decode_rsa:decode2.data[0]
address_a[13] => decode_rsa:wren_decode_a.data[0]
address_a[14] => decode_rsa:decode2.data[1]
address_a[14] => decode_rsa:wren_decode_a.data[1]
address_a[15] => decode_rsa:decode2.data[2]
address_a[15] => decode_rsa:wren_decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[4] => ram_block1a120.PORTBADDR4
address_b[4] => ram_block1a121.PORTBADDR4
address_b[4] => ram_block1a122.PORTBADDR4
address_b[4] => ram_block1a123.PORTBADDR4
address_b[4] => ram_block1a124.PORTBADDR4
address_b[4] => ram_block1a125.PORTBADDR4
address_b[4] => ram_block1a126.PORTBADDR4
address_b[4] => ram_block1a127.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
address_b[5] => ram_block1a99.PORTBADDR5
address_b[5] => ram_block1a100.PORTBADDR5
address_b[5] => ram_block1a101.PORTBADDR5
address_b[5] => ram_block1a102.PORTBADDR5
address_b[5] => ram_block1a103.PORTBADDR5
address_b[5] => ram_block1a104.PORTBADDR5
address_b[5] => ram_block1a105.PORTBADDR5
address_b[5] => ram_block1a106.PORTBADDR5
address_b[5] => ram_block1a107.PORTBADDR5
address_b[5] => ram_block1a108.PORTBADDR5
address_b[5] => ram_block1a109.PORTBADDR5
address_b[5] => ram_block1a110.PORTBADDR5
address_b[5] => ram_block1a111.PORTBADDR5
address_b[5] => ram_block1a112.PORTBADDR5
address_b[5] => ram_block1a113.PORTBADDR5
address_b[5] => ram_block1a114.PORTBADDR5
address_b[5] => ram_block1a115.PORTBADDR5
address_b[5] => ram_block1a116.PORTBADDR5
address_b[5] => ram_block1a117.PORTBADDR5
address_b[5] => ram_block1a118.PORTBADDR5
address_b[5] => ram_block1a119.PORTBADDR5
address_b[5] => ram_block1a120.PORTBADDR5
address_b[5] => ram_block1a121.PORTBADDR5
address_b[5] => ram_block1a122.PORTBADDR5
address_b[5] => ram_block1a123.PORTBADDR5
address_b[5] => ram_block1a124.PORTBADDR5
address_b[5] => ram_block1a125.PORTBADDR5
address_b[5] => ram_block1a126.PORTBADDR5
address_b[5] => ram_block1a127.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[6] => ram_block1a96.PORTBADDR6
address_b[6] => ram_block1a97.PORTBADDR6
address_b[6] => ram_block1a98.PORTBADDR6
address_b[6] => ram_block1a99.PORTBADDR6
address_b[6] => ram_block1a100.PORTBADDR6
address_b[6] => ram_block1a101.PORTBADDR6
address_b[6] => ram_block1a102.PORTBADDR6
address_b[6] => ram_block1a103.PORTBADDR6
address_b[6] => ram_block1a104.PORTBADDR6
address_b[6] => ram_block1a105.PORTBADDR6
address_b[6] => ram_block1a106.PORTBADDR6
address_b[6] => ram_block1a107.PORTBADDR6
address_b[6] => ram_block1a108.PORTBADDR6
address_b[6] => ram_block1a109.PORTBADDR6
address_b[6] => ram_block1a110.PORTBADDR6
address_b[6] => ram_block1a111.PORTBADDR6
address_b[6] => ram_block1a112.PORTBADDR6
address_b[6] => ram_block1a113.PORTBADDR6
address_b[6] => ram_block1a114.PORTBADDR6
address_b[6] => ram_block1a115.PORTBADDR6
address_b[6] => ram_block1a116.PORTBADDR6
address_b[6] => ram_block1a117.PORTBADDR6
address_b[6] => ram_block1a118.PORTBADDR6
address_b[6] => ram_block1a119.PORTBADDR6
address_b[6] => ram_block1a120.PORTBADDR6
address_b[6] => ram_block1a121.PORTBADDR6
address_b[6] => ram_block1a122.PORTBADDR6
address_b[6] => ram_block1a123.PORTBADDR6
address_b[6] => ram_block1a124.PORTBADDR6
address_b[6] => ram_block1a125.PORTBADDR6
address_b[6] => ram_block1a126.PORTBADDR6
address_b[6] => ram_block1a127.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[7] => ram_block1a96.PORTBADDR7
address_b[7] => ram_block1a97.PORTBADDR7
address_b[7] => ram_block1a98.PORTBADDR7
address_b[7] => ram_block1a99.PORTBADDR7
address_b[7] => ram_block1a100.PORTBADDR7
address_b[7] => ram_block1a101.PORTBADDR7
address_b[7] => ram_block1a102.PORTBADDR7
address_b[7] => ram_block1a103.PORTBADDR7
address_b[7] => ram_block1a104.PORTBADDR7
address_b[7] => ram_block1a105.PORTBADDR7
address_b[7] => ram_block1a106.PORTBADDR7
address_b[7] => ram_block1a107.PORTBADDR7
address_b[7] => ram_block1a108.PORTBADDR7
address_b[7] => ram_block1a109.PORTBADDR7
address_b[7] => ram_block1a110.PORTBADDR7
address_b[7] => ram_block1a111.PORTBADDR7
address_b[7] => ram_block1a112.PORTBADDR7
address_b[7] => ram_block1a113.PORTBADDR7
address_b[7] => ram_block1a114.PORTBADDR7
address_b[7] => ram_block1a115.PORTBADDR7
address_b[7] => ram_block1a116.PORTBADDR7
address_b[7] => ram_block1a117.PORTBADDR7
address_b[7] => ram_block1a118.PORTBADDR7
address_b[7] => ram_block1a119.PORTBADDR7
address_b[7] => ram_block1a120.PORTBADDR7
address_b[7] => ram_block1a121.PORTBADDR7
address_b[7] => ram_block1a122.PORTBADDR7
address_b[7] => ram_block1a123.PORTBADDR7
address_b[7] => ram_block1a124.PORTBADDR7
address_b[7] => ram_block1a125.PORTBADDR7
address_b[7] => ram_block1a126.PORTBADDR7
address_b[7] => ram_block1a127.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[8] => ram_block1a96.PORTBADDR8
address_b[8] => ram_block1a97.PORTBADDR8
address_b[8] => ram_block1a98.PORTBADDR8
address_b[8] => ram_block1a99.PORTBADDR8
address_b[8] => ram_block1a100.PORTBADDR8
address_b[8] => ram_block1a101.PORTBADDR8
address_b[8] => ram_block1a102.PORTBADDR8
address_b[8] => ram_block1a103.PORTBADDR8
address_b[8] => ram_block1a104.PORTBADDR8
address_b[8] => ram_block1a105.PORTBADDR8
address_b[8] => ram_block1a106.PORTBADDR8
address_b[8] => ram_block1a107.PORTBADDR8
address_b[8] => ram_block1a108.PORTBADDR8
address_b[8] => ram_block1a109.PORTBADDR8
address_b[8] => ram_block1a110.PORTBADDR8
address_b[8] => ram_block1a111.PORTBADDR8
address_b[8] => ram_block1a112.PORTBADDR8
address_b[8] => ram_block1a113.PORTBADDR8
address_b[8] => ram_block1a114.PORTBADDR8
address_b[8] => ram_block1a115.PORTBADDR8
address_b[8] => ram_block1a116.PORTBADDR8
address_b[8] => ram_block1a117.PORTBADDR8
address_b[8] => ram_block1a118.PORTBADDR8
address_b[8] => ram_block1a119.PORTBADDR8
address_b[8] => ram_block1a120.PORTBADDR8
address_b[8] => ram_block1a121.PORTBADDR8
address_b[8] => ram_block1a122.PORTBADDR8
address_b[8] => ram_block1a123.PORTBADDR8
address_b[8] => ram_block1a124.PORTBADDR8
address_b[8] => ram_block1a125.PORTBADDR8
address_b[8] => ram_block1a126.PORTBADDR8
address_b[8] => ram_block1a127.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[9] => ram_block1a96.PORTBADDR9
address_b[9] => ram_block1a97.PORTBADDR9
address_b[9] => ram_block1a98.PORTBADDR9
address_b[9] => ram_block1a99.PORTBADDR9
address_b[9] => ram_block1a100.PORTBADDR9
address_b[9] => ram_block1a101.PORTBADDR9
address_b[9] => ram_block1a102.PORTBADDR9
address_b[9] => ram_block1a103.PORTBADDR9
address_b[9] => ram_block1a104.PORTBADDR9
address_b[9] => ram_block1a105.PORTBADDR9
address_b[9] => ram_block1a106.PORTBADDR9
address_b[9] => ram_block1a107.PORTBADDR9
address_b[9] => ram_block1a108.PORTBADDR9
address_b[9] => ram_block1a109.PORTBADDR9
address_b[9] => ram_block1a110.PORTBADDR9
address_b[9] => ram_block1a111.PORTBADDR9
address_b[9] => ram_block1a112.PORTBADDR9
address_b[9] => ram_block1a113.PORTBADDR9
address_b[9] => ram_block1a114.PORTBADDR9
address_b[9] => ram_block1a115.PORTBADDR9
address_b[9] => ram_block1a116.PORTBADDR9
address_b[9] => ram_block1a117.PORTBADDR9
address_b[9] => ram_block1a118.PORTBADDR9
address_b[9] => ram_block1a119.PORTBADDR9
address_b[9] => ram_block1a120.PORTBADDR9
address_b[9] => ram_block1a121.PORTBADDR9
address_b[9] => ram_block1a122.PORTBADDR9
address_b[9] => ram_block1a123.PORTBADDR9
address_b[9] => ram_block1a124.PORTBADDR9
address_b[9] => ram_block1a125.PORTBADDR9
address_b[9] => ram_block1a126.PORTBADDR9
address_b[9] => ram_block1a127.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[10] => ram_block1a96.PORTBADDR10
address_b[10] => ram_block1a97.PORTBADDR10
address_b[10] => ram_block1a98.PORTBADDR10
address_b[10] => ram_block1a99.PORTBADDR10
address_b[10] => ram_block1a100.PORTBADDR10
address_b[10] => ram_block1a101.PORTBADDR10
address_b[10] => ram_block1a102.PORTBADDR10
address_b[10] => ram_block1a103.PORTBADDR10
address_b[10] => ram_block1a104.PORTBADDR10
address_b[10] => ram_block1a105.PORTBADDR10
address_b[10] => ram_block1a106.PORTBADDR10
address_b[10] => ram_block1a107.PORTBADDR10
address_b[10] => ram_block1a108.PORTBADDR10
address_b[10] => ram_block1a109.PORTBADDR10
address_b[10] => ram_block1a110.PORTBADDR10
address_b[10] => ram_block1a111.PORTBADDR10
address_b[10] => ram_block1a112.PORTBADDR10
address_b[10] => ram_block1a113.PORTBADDR10
address_b[10] => ram_block1a114.PORTBADDR10
address_b[10] => ram_block1a115.PORTBADDR10
address_b[10] => ram_block1a116.PORTBADDR10
address_b[10] => ram_block1a117.PORTBADDR10
address_b[10] => ram_block1a118.PORTBADDR10
address_b[10] => ram_block1a119.PORTBADDR10
address_b[10] => ram_block1a120.PORTBADDR10
address_b[10] => ram_block1a121.PORTBADDR10
address_b[10] => ram_block1a122.PORTBADDR10
address_b[10] => ram_block1a123.PORTBADDR10
address_b[10] => ram_block1a124.PORTBADDR10
address_b[10] => ram_block1a125.PORTBADDR10
address_b[10] => ram_block1a126.PORTBADDR10
address_b[10] => ram_block1a127.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[11] => ram_block1a96.PORTBADDR11
address_b[11] => ram_block1a97.PORTBADDR11
address_b[11] => ram_block1a98.PORTBADDR11
address_b[11] => ram_block1a99.PORTBADDR11
address_b[11] => ram_block1a100.PORTBADDR11
address_b[11] => ram_block1a101.PORTBADDR11
address_b[11] => ram_block1a102.PORTBADDR11
address_b[11] => ram_block1a103.PORTBADDR11
address_b[11] => ram_block1a104.PORTBADDR11
address_b[11] => ram_block1a105.PORTBADDR11
address_b[11] => ram_block1a106.PORTBADDR11
address_b[11] => ram_block1a107.PORTBADDR11
address_b[11] => ram_block1a108.PORTBADDR11
address_b[11] => ram_block1a109.PORTBADDR11
address_b[11] => ram_block1a110.PORTBADDR11
address_b[11] => ram_block1a111.PORTBADDR11
address_b[11] => ram_block1a112.PORTBADDR11
address_b[11] => ram_block1a113.PORTBADDR11
address_b[11] => ram_block1a114.PORTBADDR11
address_b[11] => ram_block1a115.PORTBADDR11
address_b[11] => ram_block1a116.PORTBADDR11
address_b[11] => ram_block1a117.PORTBADDR11
address_b[11] => ram_block1a118.PORTBADDR11
address_b[11] => ram_block1a119.PORTBADDR11
address_b[11] => ram_block1a120.PORTBADDR11
address_b[11] => ram_block1a121.PORTBADDR11
address_b[11] => ram_block1a122.PORTBADDR11
address_b[11] => ram_block1a123.PORTBADDR11
address_b[11] => ram_block1a124.PORTBADDR11
address_b[11] => ram_block1a125.PORTBADDR11
address_b[11] => ram_block1a126.PORTBADDR11
address_b[11] => ram_block1a127.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[12] => ram_block1a64.PORTBADDR12
address_b[12] => ram_block1a65.PORTBADDR12
address_b[12] => ram_block1a66.PORTBADDR12
address_b[12] => ram_block1a67.PORTBADDR12
address_b[12] => ram_block1a68.PORTBADDR12
address_b[12] => ram_block1a69.PORTBADDR12
address_b[12] => ram_block1a70.PORTBADDR12
address_b[12] => ram_block1a71.PORTBADDR12
address_b[12] => ram_block1a72.PORTBADDR12
address_b[12] => ram_block1a73.PORTBADDR12
address_b[12] => ram_block1a74.PORTBADDR12
address_b[12] => ram_block1a75.PORTBADDR12
address_b[12] => ram_block1a76.PORTBADDR12
address_b[12] => ram_block1a77.PORTBADDR12
address_b[12] => ram_block1a78.PORTBADDR12
address_b[12] => ram_block1a79.PORTBADDR12
address_b[12] => ram_block1a80.PORTBADDR12
address_b[12] => ram_block1a81.PORTBADDR12
address_b[12] => ram_block1a82.PORTBADDR12
address_b[12] => ram_block1a83.PORTBADDR12
address_b[12] => ram_block1a84.PORTBADDR12
address_b[12] => ram_block1a85.PORTBADDR12
address_b[12] => ram_block1a86.PORTBADDR12
address_b[12] => ram_block1a87.PORTBADDR12
address_b[12] => ram_block1a88.PORTBADDR12
address_b[12] => ram_block1a89.PORTBADDR12
address_b[12] => ram_block1a90.PORTBADDR12
address_b[12] => ram_block1a91.PORTBADDR12
address_b[12] => ram_block1a92.PORTBADDR12
address_b[12] => ram_block1a93.PORTBADDR12
address_b[12] => ram_block1a94.PORTBADDR12
address_b[12] => ram_block1a95.PORTBADDR12
address_b[12] => ram_block1a96.PORTBADDR12
address_b[12] => ram_block1a97.PORTBADDR12
address_b[12] => ram_block1a98.PORTBADDR12
address_b[12] => ram_block1a99.PORTBADDR12
address_b[12] => ram_block1a100.PORTBADDR12
address_b[12] => ram_block1a101.PORTBADDR12
address_b[12] => ram_block1a102.PORTBADDR12
address_b[12] => ram_block1a103.PORTBADDR12
address_b[12] => ram_block1a104.PORTBADDR12
address_b[12] => ram_block1a105.PORTBADDR12
address_b[12] => ram_block1a106.PORTBADDR12
address_b[12] => ram_block1a107.PORTBADDR12
address_b[12] => ram_block1a108.PORTBADDR12
address_b[12] => ram_block1a109.PORTBADDR12
address_b[12] => ram_block1a110.PORTBADDR12
address_b[12] => ram_block1a111.PORTBADDR12
address_b[12] => ram_block1a112.PORTBADDR12
address_b[12] => ram_block1a113.PORTBADDR12
address_b[12] => ram_block1a114.PORTBADDR12
address_b[12] => ram_block1a115.PORTBADDR12
address_b[12] => ram_block1a116.PORTBADDR12
address_b[12] => ram_block1a117.PORTBADDR12
address_b[12] => ram_block1a118.PORTBADDR12
address_b[12] => ram_block1a119.PORTBADDR12
address_b[12] => ram_block1a120.PORTBADDR12
address_b[12] => ram_block1a121.PORTBADDR12
address_b[12] => ram_block1a122.PORTBADDR12
address_b[12] => ram_block1a123.PORTBADDR12
address_b[12] => ram_block1a124.PORTBADDR12
address_b[12] => ram_block1a125.PORTBADDR12
address_b[12] => ram_block1a126.PORTBADDR12
address_b[12] => ram_block1a127.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_k8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_k8a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_k8a:rden_decode_b.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clock1 => ram_block1a104.CLK1
clock1 => ram_block1a105.CLK1
clock1 => ram_block1a106.CLK1
clock1 => ram_block1a107.CLK1
clock1 => ram_block1a108.CLK1
clock1 => ram_block1a109.CLK1
clock1 => ram_block1a110.CLK1
clock1 => ram_block1a111.CLK1
clock1 => ram_block1a112.CLK1
clock1 => ram_block1a113.CLK1
clock1 => ram_block1a114.CLK1
clock1 => ram_block1a115.CLK1
clock1 => ram_block1a116.CLK1
clock1 => ram_block1a117.CLK1
clock1 => ram_block1a118.CLK1
clock1 => ram_block1a119.CLK1
clock1 => ram_block1a120.CLK1
clock1 => ram_block1a121.CLK1
clock1 => ram_block1a122.CLK1
clock1 => ram_block1a123.CLK1
clock1 => ram_block1a124.CLK1
clock1 => ram_block1a125.CLK1
clock1 => ram_block1a126.CLK1
clock1 => ram_block1a127.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a88.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a120.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a89.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a121.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a90.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a122.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a91.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a123.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a92.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a124.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a93.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a125.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a94.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a126.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a95.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a127.PORTADATAIN
q_b[0] <= mux_qob:mux3.result[0]
q_b[1] <= mux_qob:mux3.result[1]
q_b[2] <= mux_qob:mux3.result[2]
q_b[3] <= mux_qob:mux3.result[3]
q_b[4] <= mux_qob:mux3.result[4]
q_b[5] <= mux_qob:mux3.result[5]
q_b[6] <= mux_qob:mux3.result[6]
q_b[7] <= mux_qob:mux3.result[7]
q_b[8] <= mux_qob:mux3.result[8]
q_b[9] <= mux_qob:mux3.result[9]
q_b[10] <= mux_qob:mux3.result[10]
q_b[11] <= mux_qob:mux3.result[11]
q_b[12] <= mux_qob:mux3.result[12]
q_b[13] <= mux_qob:mux3.result[13]
q_b[14] <= mux_qob:mux3.result[14]
q_b[15] <= mux_qob:mux3.result[15]
wren_a => decode_rsa:decode2.enable
wren_a => decode_rsa:wren_decode_a.enable


|digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|decode_rsa:decode2
data[0] => w_anode838w[1].IN0
data[0] => w_anode855w[1].IN1
data[0] => w_anode865w[1].IN0
data[0] => w_anode875w[1].IN1
data[0] => w_anode885w[1].IN0
data[0] => w_anode895w[1].IN1
data[0] => w_anode905w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode838w[2].IN0
data[1] => w_anode855w[2].IN0
data[1] => w_anode865w[2].IN1
data[1] => w_anode875w[2].IN1
data[1] => w_anode885w[2].IN0
data[1] => w_anode895w[2].IN0
data[1] => w_anode905w[2].IN1
data[1] => w_anode915w[2].IN1
data[2] => w_anode838w[3].IN0
data[2] => w_anode855w[3].IN0
data[2] => w_anode865w[3].IN0
data[2] => w_anode875w[3].IN0
data[2] => w_anode885w[3].IN1
data[2] => w_anode895w[3].IN1
data[2] => w_anode905w[3].IN1
data[2] => w_anode915w[3].IN1
enable => w_anode838w[1].IN0
enable => w_anode855w[1].IN0
enable => w_anode865w[1].IN0
enable => w_anode875w[1].IN0
enable => w_anode885w[1].IN0
enable => w_anode895w[1].IN0
enable => w_anode905w[1].IN0
enable => w_anode915w[1].IN0
eq[0] <= w_anode838w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode855w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode865w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode875w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode885w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode895w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode905w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode915w[3].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|decode_k8a:rden_decode_b
data[0] => w_anode1010w[1].IN1
data[0] => w_anode926w[1].IN0
data[0] => w_anode944w[1].IN1
data[0] => w_anode955w[1].IN0
data[0] => w_anode966w[1].IN1
data[0] => w_anode977w[1].IN0
data[0] => w_anode988w[1].IN1
data[0] => w_anode999w[1].IN0
data[1] => w_anode1010w[2].IN1
data[1] => w_anode926w[2].IN0
data[1] => w_anode944w[2].IN0
data[1] => w_anode955w[2].IN1
data[1] => w_anode966w[2].IN1
data[1] => w_anode977w[2].IN0
data[1] => w_anode988w[2].IN0
data[1] => w_anode999w[2].IN1
data[2] => w_anode1010w[3].IN1
data[2] => w_anode926w[3].IN0
data[2] => w_anode944w[3].IN0
data[2] => w_anode955w[3].IN0
data[2] => w_anode966w[3].IN0
data[2] => w_anode977w[3].IN1
data[2] => w_anode988w[3].IN1
data[2] => w_anode999w[3].IN1
eq[0] <= w_anode926w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode944w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode955w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode966w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode977w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode988w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode999w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1010w[3].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|decode_rsa:wren_decode_a
data[0] => w_anode838w[1].IN0
data[0] => w_anode855w[1].IN1
data[0] => w_anode865w[1].IN0
data[0] => w_anode875w[1].IN1
data[0] => w_anode885w[1].IN0
data[0] => w_anode895w[1].IN1
data[0] => w_anode905w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode838w[2].IN0
data[1] => w_anode855w[2].IN0
data[1] => w_anode865w[2].IN1
data[1] => w_anode875w[2].IN1
data[1] => w_anode885w[2].IN0
data[1] => w_anode895w[2].IN0
data[1] => w_anode905w[2].IN1
data[1] => w_anode915w[2].IN1
data[2] => w_anode838w[3].IN0
data[2] => w_anode855w[3].IN0
data[2] => w_anode865w[3].IN0
data[2] => w_anode875w[3].IN0
data[2] => w_anode885w[3].IN1
data[2] => w_anode895w[3].IN1
data[2] => w_anode905w[3].IN1
data[2] => w_anode915w[3].IN1
enable => w_anode838w[1].IN0
enable => w_anode855w[1].IN0
enable => w_anode865w[1].IN0
enable => w_anode875w[1].IN0
enable => w_anode885w[1].IN0
enable => w_anode895w[1].IN0
enable => w_anode905w[1].IN0
enable => w_anode915w[1].IN0
eq[0] <= w_anode838w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode855w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode865w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode875w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode885w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode895w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode905w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode915w[3].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram:buffer_ram1|altsyncram:altsyncram_component|altsyncram_2sj1:auto_generated|mux_qob:mux3
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[15].IN0
sel[2] => _.IN0
sel[2] => result_node[14].IN0
sel[2] => _.IN0
sel[2] => result_node[13].IN0
sel[2] => _.IN0
sel[2] => result_node[12].IN0
sel[2] => _.IN0
sel[2] => result_node[11].IN0
sel[2] => _.IN0
sel[2] => result_node[10].IN0
sel[2] => _.IN0
sel[2] => result_node[9].IN0
sel[2] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|digital_cam_top|frame_buffer_ram_11k:buffer_ram2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component
wren_a => altsyncram_orj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_orj1:auto_generated.data_a[0]
data_a[1] => altsyncram_orj1:auto_generated.data_a[1]
data_a[2] => altsyncram_orj1:auto_generated.data_a[2]
data_a[3] => altsyncram_orj1:auto_generated.data_a[3]
data_a[4] => altsyncram_orj1:auto_generated.data_a[4]
data_a[5] => altsyncram_orj1:auto_generated.data_a[5]
data_a[6] => altsyncram_orj1:auto_generated.data_a[6]
data_a[7] => altsyncram_orj1:auto_generated.data_a[7]
data_a[8] => altsyncram_orj1:auto_generated.data_a[8]
data_a[9] => altsyncram_orj1:auto_generated.data_a[9]
data_a[10] => altsyncram_orj1:auto_generated.data_a[10]
data_a[11] => altsyncram_orj1:auto_generated.data_a[11]
data_a[12] => altsyncram_orj1:auto_generated.data_a[12]
data_a[13] => altsyncram_orj1:auto_generated.data_a[13]
data_a[14] => altsyncram_orj1:auto_generated.data_a[14]
data_a[15] => altsyncram_orj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_orj1:auto_generated.address_a[0]
address_a[1] => altsyncram_orj1:auto_generated.address_a[1]
address_a[2] => altsyncram_orj1:auto_generated.address_a[2]
address_a[3] => altsyncram_orj1:auto_generated.address_a[3]
address_a[4] => altsyncram_orj1:auto_generated.address_a[4]
address_a[5] => altsyncram_orj1:auto_generated.address_a[5]
address_a[6] => altsyncram_orj1:auto_generated.address_a[6]
address_a[7] => altsyncram_orj1:auto_generated.address_a[7]
address_a[8] => altsyncram_orj1:auto_generated.address_a[8]
address_a[9] => altsyncram_orj1:auto_generated.address_a[9]
address_a[10] => altsyncram_orj1:auto_generated.address_a[10]
address_a[11] => altsyncram_orj1:auto_generated.address_a[11]
address_a[12] => altsyncram_orj1:auto_generated.address_a[12]
address_a[13] => altsyncram_orj1:auto_generated.address_a[13]
address_b[0] => altsyncram_orj1:auto_generated.address_b[0]
address_b[1] => altsyncram_orj1:auto_generated.address_b[1]
address_b[2] => altsyncram_orj1:auto_generated.address_b[2]
address_b[3] => altsyncram_orj1:auto_generated.address_b[3]
address_b[4] => altsyncram_orj1:auto_generated.address_b[4]
address_b[5] => altsyncram_orj1:auto_generated.address_b[5]
address_b[6] => altsyncram_orj1:auto_generated.address_b[6]
address_b[7] => altsyncram_orj1:auto_generated.address_b[7]
address_b[8] => altsyncram_orj1:auto_generated.address_b[8]
address_b[9] => altsyncram_orj1:auto_generated.address_b[9]
address_b[10] => altsyncram_orj1:auto_generated.address_b[10]
address_b[11] => altsyncram_orj1:auto_generated.address_b[11]
address_b[12] => altsyncram_orj1:auto_generated.address_b[12]
address_b[13] => altsyncram_orj1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_orj1:auto_generated.clock0
clock1 => altsyncram_orj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_orj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_orj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_orj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_orj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_orj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_orj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_orj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_orj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_orj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_orj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_orj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_orj1:auto_generated.q_b[11]
q_b[12] <= altsyncram_orj1:auto_generated.q_b[12]
q_b[13] <= altsyncram_orj1:auto_generated.q_b[13]
q_b[14] <= altsyncram_orj1:auto_generated.q_b[14]
q_b[15] <= altsyncram_orj1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => decode_jsa:decode2.data[0]
address_a[13] => decode_jsa:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_c8a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_b[0] <= mux_iob:mux3.result[0]
q_b[1] <= mux_iob:mux3.result[1]
q_b[2] <= mux_iob:mux3.result[2]
q_b[3] <= mux_iob:mux3.result[3]
q_b[4] <= mux_iob:mux3.result[4]
q_b[5] <= mux_iob:mux3.result[5]
q_b[6] <= mux_iob:mux3.result[6]
q_b[7] <= mux_iob:mux3.result[7]
q_b[8] <= mux_iob:mux3.result[8]
q_b[9] <= mux_iob:mux3.result[9]
q_b[10] <= mux_iob:mux3.result[10]
q_b[11] <= mux_iob:mux3.result[11]
q_b[12] <= mux_iob:mux3.result[12]
q_b[13] <= mux_iob:mux3.result[13]
q_b[14] <= mux_iob:mux3.result[14]
q_b[15] <= mux_iob:mux3.result[15]
wren_a => decode_jsa:decode2.enable
wren_a => decode_jsa:wren_decode_a.enable


|digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|decode_c8a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|decode_jsa:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_11k:buffer_ram2|altsyncram:altsyncram_component|altsyncram_orj1:auto_generated|mux_iob:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdaddress[15] => rdaddress[15].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component
wren_a => altsyncram_4pj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4pj1:auto_generated.data_a[0]
data_a[1] => altsyncram_4pj1:auto_generated.data_a[1]
data_a[2] => altsyncram_4pj1:auto_generated.data_a[2]
data_a[3] => altsyncram_4pj1:auto_generated.data_a[3]
data_a[4] => altsyncram_4pj1:auto_generated.data_a[4]
data_a[5] => altsyncram_4pj1:auto_generated.data_a[5]
data_a[6] => altsyncram_4pj1:auto_generated.data_a[6]
data_a[7] => altsyncram_4pj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4pj1:auto_generated.address_a[0]
address_a[1] => altsyncram_4pj1:auto_generated.address_a[1]
address_a[2] => altsyncram_4pj1:auto_generated.address_a[2]
address_a[3] => altsyncram_4pj1:auto_generated.address_a[3]
address_a[4] => altsyncram_4pj1:auto_generated.address_a[4]
address_a[5] => altsyncram_4pj1:auto_generated.address_a[5]
address_a[6] => altsyncram_4pj1:auto_generated.address_a[6]
address_a[7] => altsyncram_4pj1:auto_generated.address_a[7]
address_a[8] => altsyncram_4pj1:auto_generated.address_a[8]
address_a[9] => altsyncram_4pj1:auto_generated.address_a[9]
address_a[10] => altsyncram_4pj1:auto_generated.address_a[10]
address_a[11] => altsyncram_4pj1:auto_generated.address_a[11]
address_a[12] => altsyncram_4pj1:auto_generated.address_a[12]
address_a[13] => altsyncram_4pj1:auto_generated.address_a[13]
address_a[14] => altsyncram_4pj1:auto_generated.address_a[14]
address_a[15] => altsyncram_4pj1:auto_generated.address_a[15]
address_b[0] => altsyncram_4pj1:auto_generated.address_b[0]
address_b[1] => altsyncram_4pj1:auto_generated.address_b[1]
address_b[2] => altsyncram_4pj1:auto_generated.address_b[2]
address_b[3] => altsyncram_4pj1:auto_generated.address_b[3]
address_b[4] => altsyncram_4pj1:auto_generated.address_b[4]
address_b[5] => altsyncram_4pj1:auto_generated.address_b[5]
address_b[6] => altsyncram_4pj1:auto_generated.address_b[6]
address_b[7] => altsyncram_4pj1:auto_generated.address_b[7]
address_b[8] => altsyncram_4pj1:auto_generated.address_b[8]
address_b[9] => altsyncram_4pj1:auto_generated.address_b[9]
address_b[10] => altsyncram_4pj1:auto_generated.address_b[10]
address_b[11] => altsyncram_4pj1:auto_generated.address_b[11]
address_b[12] => altsyncram_4pj1:auto_generated.address_b[12]
address_b[13] => altsyncram_4pj1:auto_generated.address_b[13]
address_b[14] => altsyncram_4pj1:auto_generated.address_b[14]
address_b[15] => altsyncram_4pj1:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4pj1:auto_generated.clock0
clock1 => altsyncram_4pj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4pj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4pj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4pj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4pj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4pj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4pj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4pj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4pj1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => decode_rsa:decode2.data[0]
address_a[13] => decode_rsa:wren_decode_a.data[0]
address_a[14] => decode_rsa:decode2.data[1]
address_a[14] => decode_rsa:wren_decode_a.data[1]
address_a[15] => decode_rsa:decode2.data[2]
address_a[15] => decode_rsa:wren_decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_k8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_k8a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_k8a:rden_decode_b.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
q_b[0] <= mux_bnb:mux3.result[0]
q_b[1] <= mux_bnb:mux3.result[1]
q_b[2] <= mux_bnb:mux3.result[2]
q_b[3] <= mux_bnb:mux3.result[3]
q_b[4] <= mux_bnb:mux3.result[4]
q_b[5] <= mux_bnb:mux3.result[5]
q_b[6] <= mux_bnb:mux3.result[6]
q_b[7] <= mux_bnb:mux3.result[7]
wren_a => decode_rsa:decode2.enable
wren_a => decode_rsa:wren_decode_a.enable


|digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|decode_rsa:decode2
data[0] => w_anode838w[1].IN0
data[0] => w_anode855w[1].IN1
data[0] => w_anode865w[1].IN0
data[0] => w_anode875w[1].IN1
data[0] => w_anode885w[1].IN0
data[0] => w_anode895w[1].IN1
data[0] => w_anode905w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode838w[2].IN0
data[1] => w_anode855w[2].IN0
data[1] => w_anode865w[2].IN1
data[1] => w_anode875w[2].IN1
data[1] => w_anode885w[2].IN0
data[1] => w_anode895w[2].IN0
data[1] => w_anode905w[2].IN1
data[1] => w_anode915w[2].IN1
data[2] => w_anode838w[3].IN0
data[2] => w_anode855w[3].IN0
data[2] => w_anode865w[3].IN0
data[2] => w_anode875w[3].IN0
data[2] => w_anode885w[3].IN1
data[2] => w_anode895w[3].IN1
data[2] => w_anode905w[3].IN1
data[2] => w_anode915w[3].IN1
enable => w_anode838w[1].IN0
enable => w_anode855w[1].IN0
enable => w_anode865w[1].IN0
enable => w_anode875w[1].IN0
enable => w_anode885w[1].IN0
enable => w_anode895w[1].IN0
enable => w_anode905w[1].IN0
enable => w_anode915w[1].IN0
eq[0] <= w_anode838w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode855w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode865w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode875w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode885w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode895w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode905w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode915w[3].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|decode_k8a:rden_decode_b
data[0] => w_anode1010w[1].IN1
data[0] => w_anode926w[1].IN0
data[0] => w_anode944w[1].IN1
data[0] => w_anode955w[1].IN0
data[0] => w_anode966w[1].IN1
data[0] => w_anode977w[1].IN0
data[0] => w_anode988w[1].IN1
data[0] => w_anode999w[1].IN0
data[1] => w_anode1010w[2].IN1
data[1] => w_anode926w[2].IN0
data[1] => w_anode944w[2].IN0
data[1] => w_anode955w[2].IN1
data[1] => w_anode966w[2].IN1
data[1] => w_anode977w[2].IN0
data[1] => w_anode988w[2].IN0
data[1] => w_anode999w[2].IN1
data[2] => w_anode1010w[3].IN1
data[2] => w_anode926w[3].IN0
data[2] => w_anode944w[3].IN0
data[2] => w_anode955w[3].IN0
data[2] => w_anode966w[3].IN0
data[2] => w_anode977w[3].IN1
data[2] => w_anode988w[3].IN1
data[2] => w_anode999w[3].IN1
eq[0] <= w_anode926w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode944w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode955w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode966w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode977w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode988w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode999w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1010w[3].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|decode_rsa:wren_decode_a
data[0] => w_anode838w[1].IN0
data[0] => w_anode855w[1].IN1
data[0] => w_anode865w[1].IN0
data[0] => w_anode875w[1].IN1
data[0] => w_anode885w[1].IN0
data[0] => w_anode895w[1].IN1
data[0] => w_anode905w[1].IN0
data[0] => w_anode915w[1].IN1
data[1] => w_anode838w[2].IN0
data[1] => w_anode855w[2].IN0
data[1] => w_anode865w[2].IN1
data[1] => w_anode875w[2].IN1
data[1] => w_anode885w[2].IN0
data[1] => w_anode895w[2].IN0
data[1] => w_anode905w[2].IN1
data[1] => w_anode915w[2].IN1
data[2] => w_anode838w[3].IN0
data[2] => w_anode855w[3].IN0
data[2] => w_anode865w[3].IN0
data[2] => w_anode875w[3].IN0
data[2] => w_anode885w[3].IN1
data[2] => w_anode895w[3].IN1
data[2] => w_anode905w[3].IN1
data[2] => w_anode915w[3].IN1
enable => w_anode838w[1].IN0
enable => w_anode855w[1].IN0
enable => w_anode865w[1].IN0
enable => w_anode875w[1].IN0
enable => w_anode885w[1].IN0
enable => w_anode895w[1].IN0
enable => w_anode905w[1].IN0
enable => w_anode915w[1].IN0
eq[0] <= w_anode838w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode855w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode865w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode875w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode885w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode895w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode905w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode915w[3].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_8bit:bg_buffer_ram1|altsyncram:altsyncram_component|altsyncram_4pj1:auto_generated|mux_bnb:mux3
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component
wren_a => altsyncram_aoj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aoj1:auto_generated.data_a[0]
data_a[1] => altsyncram_aoj1:auto_generated.data_a[1]
data_a[2] => altsyncram_aoj1:auto_generated.data_a[2]
data_a[3] => altsyncram_aoj1:auto_generated.data_a[3]
data_a[4] => altsyncram_aoj1:auto_generated.data_a[4]
data_a[5] => altsyncram_aoj1:auto_generated.data_a[5]
data_a[6] => altsyncram_aoj1:auto_generated.data_a[6]
data_a[7] => altsyncram_aoj1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_aoj1:auto_generated.address_a[0]
address_a[1] => altsyncram_aoj1:auto_generated.address_a[1]
address_a[2] => altsyncram_aoj1:auto_generated.address_a[2]
address_a[3] => altsyncram_aoj1:auto_generated.address_a[3]
address_a[4] => altsyncram_aoj1:auto_generated.address_a[4]
address_a[5] => altsyncram_aoj1:auto_generated.address_a[5]
address_a[6] => altsyncram_aoj1:auto_generated.address_a[6]
address_a[7] => altsyncram_aoj1:auto_generated.address_a[7]
address_a[8] => altsyncram_aoj1:auto_generated.address_a[8]
address_a[9] => altsyncram_aoj1:auto_generated.address_a[9]
address_a[10] => altsyncram_aoj1:auto_generated.address_a[10]
address_a[11] => altsyncram_aoj1:auto_generated.address_a[11]
address_a[12] => altsyncram_aoj1:auto_generated.address_a[12]
address_a[13] => altsyncram_aoj1:auto_generated.address_a[13]
address_b[0] => altsyncram_aoj1:auto_generated.address_b[0]
address_b[1] => altsyncram_aoj1:auto_generated.address_b[1]
address_b[2] => altsyncram_aoj1:auto_generated.address_b[2]
address_b[3] => altsyncram_aoj1:auto_generated.address_b[3]
address_b[4] => altsyncram_aoj1:auto_generated.address_b[4]
address_b[5] => altsyncram_aoj1:auto_generated.address_b[5]
address_b[6] => altsyncram_aoj1:auto_generated.address_b[6]
address_b[7] => altsyncram_aoj1:auto_generated.address_b[7]
address_b[8] => altsyncram_aoj1:auto_generated.address_b[8]
address_b[9] => altsyncram_aoj1:auto_generated.address_b[9]
address_b[10] => altsyncram_aoj1:auto_generated.address_b[10]
address_b[11] => altsyncram_aoj1:auto_generated.address_b[11]
address_b[12] => altsyncram_aoj1:auto_generated.address_b[12]
address_b[13] => altsyncram_aoj1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aoj1:auto_generated.clock0
clock1 => altsyncram_aoj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_aoj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_aoj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_aoj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_aoj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_aoj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_aoj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_aoj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_aoj1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => decode_jsa:decode2.data[0]
address_a[13] => decode_jsa:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_c8a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_b[0] <= mux_3nb:mux3.result[0]
q_b[1] <= mux_3nb:mux3.result[1]
q_b[2] <= mux_3nb:mux3.result[2]
q_b[3] <= mux_3nb:mux3.result[3]
q_b[4] <= mux_3nb:mux3.result[4]
q_b[5] <= mux_3nb:mux3.result[5]
q_b[6] <= mux_3nb:mux3.result[6]
q_b[7] <= mux_3nb:mux3.result[7]
wren_a => decode_jsa:decode2.enable
wren_a => decode_jsa:wren_decode_a.enable


|digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_c8a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_jsa:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|digital_cam_top|frame_buffer_ram_11k_8bit:bg_buffer_ram2|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|mux_3nb:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


