

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_0'
================================================================
* Date:           Tue Mar 16 17:38:42 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12433|    12433|  0.124 ms|  0.124 ms|  12434|  12434|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1           |     4097|     4097|         3|          1|          1|  4096|       yes|
        |- VITIS_LOOP_52_1  |     4096|     4096|         2|          1|          1|  4096|       yes|
        |- Loop 3           |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      583|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|     -|     1559|     1817|    -|
|Memory               |       32|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      955|    -|
|Register             |        -|     -|     1868|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       62|     0|     3427|     3355|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |A_m_axi_U        |A_m_axi        |       30|   0|  1415|  1585|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|   144|   232|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |       30|   0|  1559|  1817|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_input_buffer_U   |A_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |A_output_buffer_U  |A_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    +-------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                |       32|  0|   0|    0| 16384|   64|     2|       524288|
    +-------------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |A_output_buffer_d0                 |         +|   0|  0|   39|          32|           1|
    |add_ln52_fu_320_p2                 |         +|   0|  0|   20|          13|           1|
    |empty_22_fu_273_p2                 |         +|   0|  0|   20|          13|           1|
    |empty_30_fu_344_p2                 |         +|   0|  0|   20|          13|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|    2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|    2|           1|           1|
    |ap_block_state73_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state81_io                |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op246_read_state73    |       and|   0|  0|    2|           1|           1|
    |empty_25_fu_289_p2                 |      icmp|   0|  0|    9|           4|           1|
    |empty_33_fu_365_p2                 |      icmp|   0|  0|    9|           4|           2|
    |exitcond2_fu_350_p2                |      icmp|   0|  0|   12|          13|          14|
    |exitcond64_fu_279_p2               |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln52_fu_326_p2                |      icmp|   0|  0|   12|          13|          14|
    |empty_34_fu_396_p3                 |    select|   0|  0|  408|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|    2|           2|           1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0|  583|         133|          64|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |A_blk_n_AR                            |    9|          2|    1|          2|
    |A_blk_n_AW                            |    9|          2|    1|          2|
    |A_blk_n_B                             |    9|          2|    1|          2|
    |A_blk_n_R                             |    9|          2|    1|          2|
    |A_blk_n_W                             |    9|          2|    1|          2|
    |A_input_buffer_address0               |   14|          3|   13|         39|
    |A_output_buffer_address0              |   14|          3|   13|         39|
    |ap_NS_fsm                             |  764|        145|    1|        145|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2               |    9|          2|    1|          2|
    |ap_phi_mux_empty_26_phi_fu_213_p4     |   14|          3|  512|       1536|
    |ap_phi_mux_loop_index4_phi_fu_190_p4  |    9|          2|   13|         26|
    |i_reg_219                             |    9|          2|   13|         26|
    |loop_index4_reg_186                   |    9|          2|   13|         26|
    |loop_index_reg_230                    |    9|          2|   13|         26|
    |shiftreg9_reg_198                     |    9|          2|  480|        960|
    |shiftreg_reg_241                      |    9|          2|  480|        960|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  955|        187| 1561|       3804|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |A_addr_read_reg_428                |  512|   0|  512|          0|
    |A_addr_reg_408                     |   64|   0|   64|          0|
    |A_output_buffer_load_reg_476       |   32|   0|   32|          0|
    |ap_CS_fsm                          |  144|   0|  144|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |    1|   0|    1|          0|
    |ap_rst_n_inv                       |    1|   0|    1|          0|
    |ap_rst_reg_1                       |    1|   0|    1|          0|
    |ap_rst_reg_2                       |    1|   0|    1|          0|
    |empty_22_reg_415                   |   13|   0|   13|          0|
    |empty_25_reg_424                   |    1|   0|    1|          0|
    |empty_25_reg_424_pp0_iter1_reg     |    1|   0|    1|          0|
    |empty_33_reg_471                   |    1|   0|    1|          0|
    |empty_33_reg_471_pp2_iter1_reg     |    1|   0|    1|          0|
    |exitcond2_reg_462                  |    1|   0|    1|          0|
    |exitcond2_reg_462_pp2_iter1_reg    |    1|   0|    1|          0|
    |exitcond64_reg_420                 |    1|   0|    1|          0|
    |exitcond64_reg_420_pp0_iter1_reg   |    1|   0|    1|          0|
    |i_cast_reg_447                     |   13|   0|   64|         51|
    |i_reg_219                          |   13|   0|   13|          0|
    |icmp_ln52_reg_443                  |    1|   0|    1|          0|
    |loop_index4_reg_186                |   13|   0|   13|          0|
    |loop_index4_reg_186_pp0_iter1_reg  |   13|   0|   13|          0|
    |loop_index_reg_230                 |   13|   0|   13|          0|
    |shiftreg9_reg_198                  |  480|   0|  480|          0|
    |shiftreg_reg_241                   |  480|   0|  480|          0|
    |trunc_ln_reg_403                   |   58|   0|   58|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1868|   0| 1919|         51|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|                    A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|                    A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|                    A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|                    A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|                    A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|                    A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|                    A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|                    A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|                    A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_WDATA          |  out|  512|       m_axi|                    A|       pointer|
|m_axi_A_WSTRB          |  out|   64|       m_axi|                    A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|                    A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|                    A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|                    A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|                    A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|                    A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|                    A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|                    A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|                    A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|                    A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_RDATA          |   in|  512|       m_axi|                    A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|                    A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|                    A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|                    A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|                    A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|                    A|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

