
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 20 2022 09:19:42 CET (Dec 20 2022 08:19:42 UTC)

// Verification Directory fv/main_fsm 

module main_fsm(clk, reset, data_in, count15k_in, handshake_in,
     bit11_reg_rst, cntReset15k, actBit, send_reset, x_out, y_out,
     buttons, x_flipflop, y_flipflop, btn_flipflop, handshake_out);
  input clk, reset, handshake_in;
  input [10:0] data_in;
  input [3:0] count15k_in;
  output bit11_reg_rst, cntReset15k, actBit, send_reset, x_flipflop,
       y_flipflop, btn_flipflop, handshake_out;
  output [2:0] x_out, y_out;
  output [4:0] buttons;
  wire clk, reset, handshake_in;
  wire [10:0] data_in;
  wire [3:0] count15k_in;
  wire bit11_reg_rst, cntReset15k, actBit, send_reset, x_flipflop,
       y_flipflop, btn_flipflop, handshake_out;
  wire [2:0] x_out, y_out;
  wire [4:0] buttons;
  wire [4:0] state;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, n_1, n_2, n_3, n_4, n_5;
  wire n_6, n_7, n_8, n_9, n_10, n_13, n_14, n_19;
  wire n_20, n_21, n_22, n_24, n_25, n_32, n_33, n_34;
  wire n_35, n_36, n_37, n_38, n_40, n_42, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  OAI32D1BWP7T g2493(.A1 (state[1]), .A2 (state[2]), .A3 (n_65), .B1
       (reset), .B2 (n_67), .ZN (n_68));
  AOI211XD0BWP7T g2497(.A1 (n_7), .A2 (n_48), .B (n_58), .C (n_47), .ZN
       (n_67));
  OAI31D0BWP7T g2498(.A1 (n_46), .A2 (n_53), .A3 (n_65), .B (n_61), .ZN
       (n_66));
  OAI31D0BWP7T g2499(.A1 (handshake_in), .A2 (n_36), .A3 (n_60), .B
       (n_59), .ZN (n_64));
  OAI221D0BWP7T g2501(.A1 (n_49), .A2 (n_19), .B1 (n_57), .B2 (n_40),
       .C (n_8), .ZN (n_63));
  OA32D1BWP7T g2502(.A1 (n_10), .A2 (n_60), .A3 (n_37), .B1 (reset),
       .B2 (n_51), .Z (n_61));
  AOI31D0BWP7T g2503(.A1 (n_52), .A2 (n_6), .A3 (n_62), .B (n_56), .ZN
       (n_59));
  OAI22D0BWP7T g2504(.A1 (n_42), .A2 (n_57), .B1 (n_50), .B2 (n_32),
       .ZN (n_58));
  AOI21D0BWP7T g2506(.A1 (n_54), .A2 (state[2]), .B (n_25), .ZN (n_56));
  MOAI22D0BWP7T g2507(.A1 (n_54), .A2 (n_53), .B1 (n_52), .B2 (n_53),
       .ZN (n_55));
  AOI211XD0BWP7T g2505(.A1 (n_34), .A2 (n_50), .B (n_33), .C (n_5), .ZN
       (n_51));
  AOI21D0BWP7T g2509(.A1 (state[4]), .A2 (n_48), .B (n_54), .ZN (n_49));
  AO32D1BWP7T g2510(.A1 (n_53), .A2 (n_57), .A3 (n_48), .B1 (n_50), .B2
       (n_46), .Z (n_47));
  CKND4BWP7T g2517(.I (n_71), .ZN (x_out[2]));
  CKND4BWP7T g2519(.I (n_70), .ZN (x_out[1]));
  CKND4BWP7T g2521(.I (n_69), .ZN (x_out[0]));
  IAO21D0BWP7T g2508(.A1 (n_46), .A2 (handshake_in), .B (n_35), .ZN
       (n_42));
  OR3D4BWP7T g2511(.A1 (n_2), .A2 (n_40), .A3 (n_14), .Z
       (bit11_reg_rst));
  ND2D4BWP7T g2527(.A1 (n_20), .A2 (n_57), .ZN (cntReset15k));
  AN2D1BWP7T g2512(.A1 (n_52), .A2 (n_57), .Z (n_54));
  LHD1BWP7T \x_out_reg[2] (.E (n_38), .D (n_21), .Q (UNCONNECTED), .QN
       (n_71));
  LHD1BWP7T \x_out_reg[1] (.E (n_38), .D (n_24), .Q (UNCONNECTED0), .QN
       (n_70));
  LHD1BWP7T \x_out_reg[0] (.E (n_38), .D (n_22), .Q (UNCONNECTED1), .QN
       (n_69));
  OA21D0BWP7T g2513(.A1 (n_46), .A2 (n_48), .B (n_36), .Z (n_37));
  AOI22D0BWP7T g2514(.A1 (n_34), .A2 (handshake_in), .B1 (state[2]),
       .B2 (n_48), .ZN (n_35));
  MAOI22D0BWP7T g2515(.A1 (n_9), .A2 (n_32), .B1 (state[4]), .B2
       (n_48), .ZN (n_33));
  AN2D4BWP7T g2525(.A1 (btn_flipflop), .A2 (data_in[6]), .Z
       (buttons[0]));
  AN2D4BWP7T g2526(.A1 (btn_flipflop), .A2 (data_in[3]), .Z
       (buttons[4]));
  AN2D4BWP7T g2522(.A1 (btn_flipflop), .A2 (data_in[4]), .Z
       (buttons[3]));
  AN2D4BWP7T g2524(.A1 (btn_flipflop), .A2 (data_in[7]), .Z
       (buttons[1]));
  AN2D4BWP7T g2523(.A1 (btn_flipflop), .A2 (data_in[2]), .Z
       (buttons[2]));
  IND2D1BWP7T g2528(.A1 (n_25), .B1 (n_48), .ZN (n_65));
  AN2D1BWP7T g2539(.A1 (x_flipflop), .A2 (data_in[3]), .Z (n_24));
  AN2D1BWP7T g2532(.A1 (x_flipflop), .A2 (data_in[2]), .Z (n_22));
  AN2D1BWP7T g2531(.A1 (x_flipflop), .A2 (data_in[4]), .Z (n_21));
  AOI21D0BWP7T g2541(.A1 (n_19), .A2 (n_46), .B (x_flipflop), .ZN
       (n_20));
  NR2XD0BWP7T g2529(.A1 (n_32), .A2 (n_48), .ZN (n_52));
  NR2XD0BWP7T g2530(.A1 (state[4]), .A2 (n_48), .ZN (n_50));
  AN2D4BWP7T g2534(.A1 (y_flipflop), .A2 (data_in[3]), .Z (y_out[1]));
  AN2D4BWP7T g2533(.A1 (y_flipflop), .A2 (data_in[4]), .Z (y_out[2]));
  AN2D4BWP7T g2538(.A1 (y_flipflop), .A2 (data_in[2]), .Z (y_out[0]));
  MOAI22D0BWP7T g2537(.A1 (n_13), .A2 (state[2]), .B1 (n_13), .B2
       (state[2]), .ZN (n_14));
  INVD4BWP7T g2547(.I (send_reset), .ZN (actBit));
  ND2D0BWP7T g2535(.A1 (y_flipflop), .A2 (n_10), .ZN (n_38));
  IOA21D1BWP7T g2540(.A1 (n_8), .A2 (state[4]), .B (state[1]), .ZN
       (n_9));
  OA21D0BWP7T g2542(.A1 (n_8), .A2 (n_36), .B (n_6), .Z (n_7));
  IND2D1BWP7T g2536(.A1 (n_1), .B1 (count15k_in[3]), .ZN (n_48));
  ND2D4BWP7T g2549(.A1 (n_13), .A2 (n_6), .ZN (send_reset));
  AN2D4BWP7T g2550(.A1 (n_13), .A2 (n_4), .Z (x_flipflop));
  AN3D4BWP7T g2543(.A1 (n_40), .A2 (n_53), .A3 (state[3]), .Z
       (btn_flipflop));
  NR2XD0BWP7T g2544(.A1 (n_8), .A2 (n_46), .ZN (n_5));
  INR2D1BWP7T g2545(.A1 (n_32), .B1 (n_3), .ZN (n_34));
  INVD0BWP7T g2556(.I (n_4), .ZN (n_19));
  AN2D4BWP7T g2546(.A1 (n_3), .A2 (state[4]), .Z (y_flipflop));
  ND2D1BWP7T g2559(.A1 (state[3]), .A2 (n_62), .ZN (n_25));
  NR2XD0BWP7T g2560(.A1 (n_53), .A2 (n_2), .ZN (n_4));
  NR2XD0BWP7T g2562(.A1 (n_46), .A2 (state[1]), .ZN (n_13));
  AOI21D0BWP7T g2548(.A1 (count15k_in[1]), .A2 (count15k_in[0]), .B
       (count15k_in[2]), .ZN (n_1));
  ND2D0BWP7T g2557(.A1 (state[4]), .A2 (n_62), .ZN (n_60));
  NR2XD0BWP7T g2553(.A1 (n_36), .A2 (state[0]), .ZN (n_40));
  NR2XD0BWP7T g2554(.A1 (n_53), .A2 (state[3]), .ZN (n_6));
  NR2XD0BWP7T g2558(.A1 (state[0]), .A2 (state[1]), .ZN (n_3));
  NR2D0BWP7T g2552(.A1 (state[2]), .A2 (state[3]), .ZN (n_10));
  AN2D4BWP7T g2551(.A1 (state[4]), .A2 (state[0]), .Z (handshake_out));
  ND2D1BWP7T g2561(.A1 (state[4]), .A2 (handshake_in), .ZN (n_8));
  ND2D1BWP7T g2555(.A1 (state[0]), .A2 (state[1]), .ZN (n_32));
  INVD1BWP7T g2564(.I (reset), .ZN (n_62));
  DFD1BWP7T \state_reg[3] (.CP (clk), .D (n_64), .Q (state[3]), .QN
       (n_2));
  DFD1BWP7T \state_reg[0] (.CP (clk), .D (n_68), .Q (state[0]), .QN
       (n_46));
  DFD1BWP7T \state_reg[1] (.CP (clk), .D (n_66), .Q (state[1]), .QN
       (n_36));
  DFKCND1BWP7T \state_reg[4] (.CP (clk), .CN (n_62), .D (n_63), .Q
       (state[4]), .QN (n_57));
  DFKCND1BWP7T \state_reg[2] (.CP (clk), .CN (n_62), .D (n_55), .Q
       (state[2]), .QN (n_53));
endmodule

