Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5218db25eab44c3289499d301010edf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spdif_topV2_behav xil_defaultlib.tb_spdif_topV2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Timebase [timebase_default]
Compiling architecture behavioral of entity xil_defaultlib.serialiser [serialiser_default]
Compiling architecture behavioral of entity xil_defaultlib.soundSource [soundsource_default]
Compiling module xil_defaultlib.spdif_topV2
Compiling module xil_defaultlib.tb_spdif_topV2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spdif_topV2_behav
