# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[16LF1507]
ARCH=PIC14E
BANKS=20
BANKSELBITS=0x5
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF,270-27F,2F0-2FF,370-37F,3F0-3FF,470-47F,4F0-4FF,570-57F,5F0-5FF,670-67F,6F0-6FF,770-77F,7F0-7FF,870-87F,8F0-8FF,970-97F,9F0-9FF,A70-A7F,AF0-AFF,B70-B7F,BF0-BFF,C70-C7F,CF0-CFF,D70-D7F,DF0-DFF,E70-E7F,EF0-EFF,F70-F7F,FF0-FFF
CONFIG=8007-8008
CONFIGPROG=1,1,1
DATABANK=3
FLASHTYPE=READWRITE_A
FLASH_ERASE=10
FLASH_READ=1
FLASH_WRITE=10
IDLOC=8000-8003
IDLOCPROG=1,1,1
LINEARBASE=0x2000
MAKE=MICROCHIP
OSCCON=99
PAGESIZE=0x800
PCBITS=0xF
PROCID=A507
RAMBANK=20-7F,A0-BF
ROMSIZE=800
SFR=INDF0,0,8
SFR=INDF1,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR0,4,16
SFR=FSR0L,4,8
SFR=FSR0H,5,8
SFR=FSR1,6,16
SFR=FSR1L,6,8
SFR=FSR1H,7,8
SFR=BSR,8,8
SFR=WREG,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=PORTA,C,8
SFR=PORTB,D,8
SFR=PORTC,E,8
SFR=PIR1,11,8
SFR=PIR2,12,8
SFR=PIR3,13,8
SFR=TMR0,15,8
SFR=TMR1,16,16
SFR=TMR1L,16,8
SFR=TMR1H,17,8
SFR=T1CON,18,8
SFR=T1GCON,19,8
SFR=TMR2,1A,8
SFR=PR2,1B,8
SFR=T2CON,1C,8
SFR=TRISA,8C,8
SFR=TRISB,8D,8
SFR=TRISC,8E,8
SFR=PIE1,91,8
SFR=PIE2,92,8
SFR=PIE3,93,8
SFR=OPTION_REG,95,8
SFR=PCON,96,8
SFR=WDTCON,97,8
SFR=OSCCON,99,8
SFR=OSCSTAT,9A,8
SFR=ADRES,9B,16
SFR=ADRESL,9B,8
SFR=ADRESH,9C,8
SFR=ADCON0,9D,8
SFR=ADCON1,9E,8
SFR=ADCON2,9F,8
SFR=LATA,10C,8
SFR=LATB,10D,8
SFR=LATC,10E,8
SFR=BORCON,116,8
SFR=FVRCON,117,8
SFR=APFCON,11D,8
SFR=ANSELA,18C,8
SFR=ANSELB,18D,8
SFR=ANSELC,18E,8
SFR=PMADR,191,16
SFR=PMADRL,191,8
SFR=PMADRH,192,8
SFR=PMDAT,193,16
SFR=PMDATL,193,8
SFR=PMDATH,194,8
SFR=PMCON1,195,8
SFR=PMCON2,196,8
SFR=WPUA,20C,8
SFR=WPUB,20D,8
SFR=IOCAP,391,8
SFR=IOCAN,392,8
SFR=IOCAF,393,8
SFR=IOCBP,394,8
SFR=IOCBN,395,8
SFR=IOCBF,396,8
SFR=NCO1ACC,498,24
SFR=NCO1ACCL,498,8
SFR=NCO1ACCH,499,8
SFR=NCO1ACCU,49A,8
SFR=NCO1INC,49B,24
SFR=NCO1INCL,49B,8
SFR=NCO1INCH,49C,8
SFR=NCO1INCU,49D,8
SFR=NCO1CON,49E,8
SFR=NCO1CLK,49F,8
SFR=PWM1DCL,611,8
SFR=PWM1DCH,612,8
SFR=PWM1CON,613,8
SFR=PWM1CON0,613,8
SFR=PWM2DCL,614,8
SFR=PWM2DCH,615,8
SFR=PWM2CON,616,8
SFR=PWM2CON0,616,8
SFR=PWM3DCL,617,8
SFR=PWM3DCH,618,8
SFR=PWM3CON,619,8
SFR=PWM3CON0,619,8
SFR=PWM4DCL,61A,8
SFR=PWM4DCH,61B,8
SFR=PWM4CON,61C,8
SFR=PWM4CON0,61C,8
SFR=CWG1DBR,691,8
SFR=CWG1DBF,692,8
SFR=CWG1CON0,693,8
SFR=CWG1CON1,694,8
SFR=CWG1CON2,695,8
SFR=CLCDATA,F0F,8
SFR=CLC1CON,F10,8
SFR=CLC1POL,F11,8
SFR=CLC1SEL0,F12,8
SFR=CLC1SEL1,F13,8
SFR=CLC1GLS0,F14,8
SFR=CLC1GLS1,F15,8
SFR=CLC1GLS2,F16,8
SFR=CLC1GLS3,F17,8
SFR=CLC2CON,F18,8
SFR=CLC2POL,F19,8
SFR=CLC2SEL0,F1A,8
SFR=CLC2SEL1,F1B,8
SFR=CLC2GLS0,F1C,8
SFR=CLC2GLS1,F1D,8
SFR=CLC2GLS2,F1E,8
SFR=CLC2GLS3,F1F,8
SFR=BSR_ICDSHAD,FE3,8
SFR=STATUS_SHAD,FE4,8
SFR=WREG_SHAD,FE5,8
SFR=BSR_SHAD,FE6,8
SFR=PCLATH_SHAD,FE7,8
SFR=FSR0L_SHAD,FE8,8
SFR=FSR0H_SHAD,FE9,8
SFR=FSR1L_SHAD,FEA,8
SFR=FSR1H_SHAD,FEB,8
SFR=STKPTR,FED,8
SFR=TOSL,FEE,8
SFR=TOSH,FEF,8
SFRFLD=INDF0,0,0,8
SFRFLD=INDF1,1,0,8
SFRFLD=PCL,2,0,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=FSR0L,4,0,8
SFRFLD=FSR0H,5,0,8
SFRFLD=FSR1L,6,0,8
SFRFLD=FSR1H,7,0,8
SFRFLD=BSR,8,0,5
SFRFLD=BSR0,8,0,1
SFRFLD=BSR1,8,1,1
SFRFLD=BSR2,8,2,1
SFRFLD=BSR3,8,3,1
SFRFLD=BSR4,8,4,1
SFRFLD=WREG0,9,0,8
SFRFLD=PCLATH,A,0,7
SFRFLD=IOCIF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=TMR0IF,B,2,1
SFRFLD=IOCIE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=TMR0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=T0IF,B,2,1
SFRFLD=T0IE,B,5,1
SFRFLD=RA0,C,0,1
SFRFLD=RA1,C,1,1
SFRFLD=RA2,C,2,1
SFRFLD=RA3,C,3,1
SFRFLD=RA4,C,4,1
SFRFLD=RA5,C,5,1
SFRFLD=RB4,D,4,1
SFRFLD=RB5,D,5,1
SFRFLD=RB6,D,6,1
SFRFLD=RB7,D,7,1
SFRFLD=RC0,E,0,1
SFRFLD=RC1,E,1,1
SFRFLD=RC2,E,2,1
SFRFLD=RC3,E,3,1
SFRFLD=RC4,E,4,1
SFRFLD=RC5,E,5,1
SFRFLD=RC6,E,6,1
SFRFLD=RC7,E,7,1
SFRFLD=TMR1IF,11,0,1
SFRFLD=TMR2IF,11,1,1
SFRFLD=ADIF,11,6,1
SFRFLD=TMR1GIF,11,7,1
SFRFLD=NCO1IF,12,2,1
SFRFLD=CLC1IF,13,0,1
SFRFLD=CLC2IF,13,1,1
SFRFLD=TMR0,15,0,8
SFRFLD=TMR1,16,0,16
SFRFLD=TMR1L,16,0,8
SFRFLD=TMR1H,17,0,8
SFRFLD=TMR1ON,18,0,1
SFRFLD=nT1SYNC,18,2,1
SFRFLD=T1OSCEN,18,3,1
SFRFLD=T1CKPS,18,4,2
SFRFLD=TMR1CS,18,6,2
SFRFLD=T1CKPS0,18,4,1
SFRFLD=T1CKPS1,18,5,1
SFRFLD=TMR1CS0,18,6,1
SFRFLD=TMR1CS1,18,7,1
SFRFLD=T1GSS,19,0,2
SFRFLD=T1GVAL,19,2,1
SFRFLD=T1GGO_nDONE,19,3,1
SFRFLD=T1GSPM,19,4,1
SFRFLD=T1GTM,19,5,1
SFRFLD=T1GPOL,19,6,1
SFRFLD=TMR1GE,19,7,1
SFRFLD=T1GSS0,19,0,1
SFRFLD=T1GSS1,19,1,1
SFRFLD=TMR2,1A,0,8
SFRFLD=PR2,1B,0,8
SFRFLD=T2CKPS,1C,0,2
SFRFLD=TMR2ON,1C,2,1
SFRFLD=T2OUTPS,1C,3,4
SFRFLD=T2CKPS0,1C,0,1
SFRFLD=T2CKPS1,1C,1,1
SFRFLD=TOUTPS0,1C,3,1
SFRFLD=TOUTPS1,1C,4,1
SFRFLD=TOUTPS2,1C,5,1
SFRFLD=TOUTPS3,1C,6,1
SFRFLD=TRISA0,8C,0,1
SFRFLD=TRISA1,8C,1,1
SFRFLD=TRISA2,8C,2,1
SFRFLD=TRISA3,8C,3,1
SFRFLD=TRISA4,8C,4,1
SFRFLD=TRISA5,8C,5,1
SFRFLD=TRISB4,8D,4,1
SFRFLD=TRISB5,8D,5,1
SFRFLD=TRISB6,8D,6,1
SFRFLD=TRISB7,8D,7,1
SFRFLD=TRISC0,8E,0,1
SFRFLD=TRISC1,8E,1,1
SFRFLD=TRISC2,8E,2,1
SFRFLD=TRISC3,8E,3,1
SFRFLD=TRISC4,8E,4,1
SFRFLD=TRISC5,8E,5,1
SFRFLD=TRISC6,8E,6,1
SFRFLD=TRISC7,8E,7,1
SFRFLD=TMR1IE,91,0,1
SFRFLD=TMR2IE,91,1,1
SFRFLD=ADIE,91,6,1
SFRFLD=TMR1GIE,91,7,1
SFRFLD=NCO1IE,92,2,1
SFRFLD=CLC1IE,93,0,1
SFRFLD=CLC2IE,93,1,1
SFRFLD=PS,95,0,3
SFRFLD=PSA,95,3,1
SFRFLD=TMR0SE,95,4,1
SFRFLD=TMR0CS,95,5,1
SFRFLD=INTEDG,95,6,1
SFRFLD=nWPUEN,95,7,1
SFRFLD=PS0,95,0,1
SFRFLD=PS1,95,1,1
SFRFLD=PS2,95,2,1
SFRFLD=T0SE,95,4,1
SFRFLD=T0CS,95,5,1
SFRFLD=nBOR,96,0,1
SFRFLD=nPOR,96,1,1
SFRFLD=nRI,96,2,1
SFRFLD=nRMCLR,96,3,1
SFRFLD=nRWDT,96,4,1
SFRFLD=STKUNF,96,6,1
SFRFLD=STKOVF,96,7,1
SFRFLD=SWDTEN,97,0,1
SFRFLD=WDTPS,97,1,5
SFRFLD=WDTPS0,97,1,1
SFRFLD=WDTPS1,97,2,1
SFRFLD=WDTPS2,97,3,1
SFRFLD=WDTPS3,97,4,1
SFRFLD=WDTPS4,97,5,1
SFRFLD=SCS,99,0,2
SFRFLD=IRCF,99,3,4
SFRFLD=SCS0,99,0,1
SFRFLD=SCS1,99,1,1
SFRFLD=IRCF0,99,3,1
SFRFLD=IRCF1,99,4,1
SFRFLD=IRCF2,99,5,1
SFRFLD=IRCF3,99,6,1
SFRFLD=HFIOFS,9A,0,1
SFRFLD=LFIOFR,9A,1,1
SFRFLD=HFIOFR,9A,4,1
SFRFLD=OSTS,9A,5,1
SFRFLD=SOSCR,9A,7,1
SFRFLD=ADRESL,9B,0,8
SFRFLD=ADRESH,9C,0,8
SFRFLD=ADON,9D,0,1
SFRFLD=GO_nDONE,9D,1,1
SFRFLD=CHS,9D,2,5
SFRFLD=ADGO,9D,1,1
SFRFLD=CHS0,9D,2,1
SFRFLD=CHS1,9D,3,1
SFRFLD=CHS2,9D,4,1
SFRFLD=CHS3,9D,5,1
SFRFLD=CHS4,9D,6,1
SFRFLD=GO,9D,1,1
SFRFLD=ADPREF,9E,0,2
SFRFLD=ADCS,9E,4,3
SFRFLD=ADFM,9E,7,1
SFRFLD=ADPREF0,9E,0,1
SFRFLD=ADPREF1,9E,1,1
SFRFLD=ADCS0,9E,4,1
SFRFLD=ADCS1,9E,5,1
SFRFLD=ADCS2,9E,6,1
SFRFLD=TRIGSEL,9F,4,4
SFRFLD=TRIGSEL0,9F,4,1
SFRFLD=TRIGSEL1,9F,5,1
SFRFLD=TRIGSEL2,9F,6,1
SFRFLD=TRIGSEL3,9F,7,1
SFRFLD=LATA0,10C,0,1
SFRFLD=LATA1,10C,1,1
SFRFLD=LATA2,10C,2,1
SFRFLD=LATA4,10C,4,1
SFRFLD=LATA5,10C,5,1
SFRFLD=LATB4,10D,4,1
SFRFLD=LATB5,10D,5,1
SFRFLD=LATB6,10D,6,1
SFRFLD=LATB7,10D,7,1
SFRFLD=LATC0,10E,0,1
SFRFLD=LATC1,10E,1,1
SFRFLD=LATC2,10E,2,1
SFRFLD=LATC3,10E,3,1
SFRFLD=LATC4,10E,4,1
SFRFLD=LATC5,10E,5,1
SFRFLD=LATC6,10E,6,1
SFRFLD=LATC7,10E,7,1
SFRFLD=BORRDY,116,0,1
SFRFLD=BORFS,116,6,1
SFRFLD=SBOREN,116,7,1
SFRFLD=ADFVR,117,0,2
SFRFLD=TSRNG,117,4,1
SFRFLD=TSEN,117,5,1
SFRFLD=FVRRDY,117,6,1
SFRFLD=FVREN,117,7,1
SFRFLD=ADFVR0,117,0,1
SFRFLD=ADFVR1,117,1,1
SFRFLD=NCO1SEL,11D,0,1
SFRFLD=CLC1SEL,11D,1,1
SFRFLD=ANSA0,18C,0,1
SFRFLD=ANSA1,18C,1,1
SFRFLD=ANSA2,18C,2,1
SFRFLD=ANSA4,18C,4,1
SFRFLD=ANSELA,18C,0,6
SFRFLD=ANSB4,18D,4,1
SFRFLD=ANSB5,18D,5,1
SFRFLD=ANSELB,18D,0,6
SFRFLD=ANSC0,18E,0,1
SFRFLD=ANSC1,18E,1,1
SFRFLD=ANSC2,18E,2,1
SFRFLD=ANSC3,18E,3,1
SFRFLD=ANSC6,18E,6,1
SFRFLD=ANSC7,18E,7,1
SFRFLD=ANSELC,18E,0,8
SFRFLD=PMADRL,191,0,8
SFRFLD=PMADRH,192,0,7
SFRFLD=PMDATL,193,0,8
SFRFLD=PMDATH,194,0,6
SFRFLD=RD,195,0,1
SFRFLD=WR,195,1,1
SFRFLD=WREN,195,2,1
SFRFLD=WRERR,195,3,1
SFRFLD=FREE,195,4,1
SFRFLD=LWLO,195,5,1
SFRFLD=CFGS,195,6,1
SFRFLD=PMCON2,196,0,8
SFRFLD=WPUA0,20C,0,1
SFRFLD=WPUA1,20C,1,1
SFRFLD=WPUA2,20C,2,1
SFRFLD=WPUA3,20C,3,1
SFRFLD=WPUA4,20C,4,1
SFRFLD=WPUA5,20C,5,1
SFRFLD=WPUA,20C,0,6
SFRFLD=WPUB4,20D,4,1
SFRFLD=WPUB5,20D,5,1
SFRFLD=WPUB6,20D,6,1
SFRFLD=WPUB7,20D,7,1
SFRFLD=WPUB,20D,4,4
SFRFLD=IOCAP0,391,0,1
SFRFLD=IOCAP1,391,1,1
SFRFLD=IOCAP2,391,2,1
SFRFLD=IOCAP3,391,3,1
SFRFLD=IOCAP4,391,4,1
SFRFLD=IOCAP5,391,5,1
SFRFLD=IOCAP,391,0,6
SFRFLD=IOCAN0,392,0,1
SFRFLD=IOCAN1,392,1,1
SFRFLD=IOCAN2,392,2,1
SFRFLD=IOCAN3,392,3,1
SFRFLD=IOCAN4,392,4,1
SFRFLD=IOCAN5,392,5,1
SFRFLD=IOCAN,392,0,6
SFRFLD=IOCAF0,393,0,1
SFRFLD=IOCAF1,393,1,1
SFRFLD=IOCAF2,393,2,1
SFRFLD=IOCAF3,393,3,1
SFRFLD=IOCAF4,393,4,1
SFRFLD=IOCAF5,393,5,1
SFRFLD=IOCAF,393,0,6
SFRFLD=IOCBP4,394,4,1
SFRFLD=IOCBP5,394,5,1
SFRFLD=IOCBP6,394,6,1
SFRFLD=IOCBP7,394,7,1
SFRFLD=IOCBP,394,4,4
SFRFLD=IOCBN4,395,4,1
SFRFLD=IOCBN5,395,5,1
SFRFLD=IOCBN6,395,6,1
SFRFLD=IOCBN7,395,7,1
SFRFLD=IOCBN,395,4,4
SFRFLD=IOCBF4,396,4,1
SFRFLD=IOCBF5,396,5,1
SFRFLD=IOCBF6,396,6,1
SFRFLD=IOCBF7,396,7,1
SFRFLD=IOCBF,396,4,4
SFRFLD=NCO1ACC0,498,0,1
SFRFLD=NCO1ACC1,498,1,1
SFRFLD=NCO1ACC2,498,2,1
SFRFLD=NCO1ACC3,498,3,1
SFRFLD=NCO1ACC4,498,4,1
SFRFLD=NCO1ACC5,498,5,1
SFRFLD=NCO1ACC6,498,6,1
SFRFLD=NCO1ACC7,498,7,1
SFRFLD=NCO1ACC8,499,0,1
SFRFLD=NCO1ACC9,499,1,1
SFRFLD=NCO1ACC10,499,2,1
SFRFLD=NCO1ACC11,499,3,1
SFRFLD=NCO1ACC12,499,4,1
SFRFLD=NCO1ACC13,499,5,1
SFRFLD=NCO1ACC14,499,6,1
SFRFLD=NCO1ACC15,499,7,1
SFRFLD=NCO1ACC16,49A,0,1
SFRFLD=NCO1ACC17,49A,1,1
SFRFLD=NCO1ACC18,49A,2,1
SFRFLD=NCO1ACC19,49A,3,1
SFRFLD=NCO1INC0,49B,0,1
SFRFLD=NCO1INC1,49B,1,1
SFRFLD=NCO1INC2,49B,2,1
SFRFLD=NCO1INC3,49B,3,1
SFRFLD=NCO1INC4,49B,4,1
SFRFLD=NCO1INC5,49B,5,1
SFRFLD=NCO1INC6,49B,6,1
SFRFLD=NCO1INC7,49B,7,1
SFRFLD=NCO1INC8,49C,0,1
SFRFLD=NCO1INC9,49C,1,1
SFRFLD=NCO1INC10,49C,2,1
SFRFLD=NCO1INC11,49C,3,1
SFRFLD=NCO1INC12,49C,4,1
SFRFLD=NCO1INC13,49C,5,1
SFRFLD=NCO1INC14,49C,6,1
SFRFLD=NCO1INC15,49C,7,1
SFRFLD=N1PFM,49E,0,1
SFRFLD=N1POL,49E,4,1
SFRFLD=N1OUT,49E,5,1
SFRFLD=N1OE,49E,6,1
SFRFLD=N1EN,49E,7,1
SFRFLD=N1CKS,49F,0,4
SFRFLD=N1PWS,49F,5,3
SFRFLD=N1CKS0,49F,0,1
SFRFLD=N1CKS1,49F,1,1
SFRFLD=N1PWS0,49F,5,1
SFRFLD=N1PWS1,49F,6,1
SFRFLD=N1PWS2,49F,7,1
SFRFLD=PWM1DCL,611,6,2
SFRFLD=PWM1DCL0,611,6,1
SFRFLD=PWM1DCL1,611,7,1
SFRFLD=PWM1DCH,612,0,8
SFRFLD=PWM1DCH0,612,0,1
SFRFLD=PWM1DCH1,612,1,1
SFRFLD=PWM1DCH2,612,2,1
SFRFLD=PWM1DCH3,612,3,1
SFRFLD=PWM1DCH4,612,4,1
SFRFLD=PWM1DCH5,612,5,1
SFRFLD=PWM1DCH6,612,6,1
SFRFLD=PWM1DCH7,612,7,1
SFRFLD=PWM1POL,613,4,1
SFRFLD=PWM1OUT,613,5,1
SFRFLD=PWM1OE,613,6,1
SFRFLD=PWM1EN,613,7,1
SFRFLD=PWM2DCL,614,6,2
SFRFLD=PWM2DCL0,614,6,1
SFRFLD=PWM2DCL1,614,7,1
SFRFLD=PWM2DCH,615,0,8
SFRFLD=PWM2DCH0,615,0,1
SFRFLD=PWM2DCH1,615,1,1
SFRFLD=PWM2DCH2,615,2,1
SFRFLD=PWM2DCH3,615,3,1
SFRFLD=PWM2DCH4,615,4,1
SFRFLD=PWM2DCH5,615,5,1
SFRFLD=PWM2DCH6,615,6,1
SFRFLD=PWM2DCH7,615,7,1
SFRFLD=PWM2POL,616,4,1
SFRFLD=PWM2OUT,616,5,1
SFRFLD=PWM2OE,616,6,1
SFRFLD=PWM2EN,616,7,1
SFRFLD=PWM3DCL,617,6,2
SFRFLD=PWM3DCL0,617,6,1
SFRFLD=PWM3DCL1,617,7,1
SFRFLD=PWM3DCH,618,0,8
SFRFLD=PWM3DCH0,618,0,1
SFRFLD=PWM3DCH1,618,1,1
SFRFLD=PWM3DCH2,618,2,1
SFRFLD=PWM3DCH3,618,3,1
SFRFLD=PWM3DCH4,618,4,1
SFRFLD=PWM3DCH5,618,5,1
SFRFLD=PWM3DCH6,618,6,1
SFRFLD=PWM3DCH7,618,7,1
SFRFLD=PWM3POL,619,4,1
SFRFLD=PWM3OUT,619,5,1
SFRFLD=PWM3OE,619,6,1
SFRFLD=PWM3EN,619,7,1
SFRFLD=PWM4DCL,61A,6,2
SFRFLD=PWM4DCL0,61A,6,1
SFRFLD=PWM4DCL1,61A,7,1
SFRFLD=PWM4DCH,61B,0,8
SFRFLD=PWM4DCH0,61B,0,1
SFRFLD=PWM4DCH1,61B,1,1
SFRFLD=PWM4DCH2,61B,2,1
SFRFLD=PWM4DCH3,61B,3,1
SFRFLD=PWM4DCH4,61B,4,1
SFRFLD=PWM4DCH5,61B,5,1
SFRFLD=PWM4DCH6,61B,6,1
SFRFLD=PWM4DCH7,61B,7,1
SFRFLD=PWM4POL,61C,4,1
SFRFLD=PWM4OUT,61C,5,1
SFRFLD=PWM4OE,61C,6,1
SFRFLD=PWM4EN,61C,7,1
SFRFLD=CWG1DBR,691,0,6
SFRFLD=CWG1DBR0,691,0,1
SFRFLD=CWG1DBR1,691,1,1
SFRFLD=CWG1DBR2,691,2,1
SFRFLD=CWG1DBR3,691,3,1
SFRFLD=CWG1DBR4,691,4,1
SFRFLD=CWG1DBR5,691,5,1
SFRFLD=CWG1DBF,692,0,6
SFRFLD=CWG1DBF0,692,0,1
SFRFLD=CWG1DBF1,692,1,1
SFRFLD=CWG1DBF2,692,2,1
SFRFLD=CWG1DBF3,692,3,1
SFRFLD=CWG1DBF4,692,4,1
SFRFLD=CWG1DBF5,692,5,1
SFRFLD=G1CS0,693,0,1
SFRFLD=G1POLA,693,3,1
SFRFLD=G1POLB,693,4,1
SFRFLD=G1OEA,693,5,1
SFRFLD=G1OEB,693,6,1
SFRFLD=G1EN,693,7,1
SFRFLD=G1CS,693,0,2
SFRFLD=G1IS0,694,0,1
SFRFLD=G1IS1,694,1,1
SFRFLD=G1IS2,694,2,1
SFRFLD=G1ASDLA,694,4,2
SFRFLD=G1ASDLB,694,6,2
SFRFLD=G1IS,694,0,4
SFRFLD=G1ASDLA0,694,4,1
SFRFLD=G1ASDLA1,694,5,1
SFRFLD=G1ASDLB0,694,6,1
SFRFLD=G1ASDLB1,694,7,1
SFRFLD=G1ASDSCLC2,695,0,1
SFRFLD=G1ASDSFLT,695,1,1
SFRFLD=G1ARSEN,695,6,1
SFRFLD=G1ASE,695,7,1
SFRFLD=MCLC1OUT,F0F,0,1
SFRFLD=MCLC2OUT,F0F,1,1
SFRFLD=LC1MODE0,F10,0,1
SFRFLD=LC1MODE1,F10,1,1
SFRFLD=LC1MODE2,F10,2,1
SFRFLD=LC1INTN,F10,3,1
SFRFLD=LC1INTP,F10,4,1
SFRFLD=LC1OUT,F10,5,1
SFRFLD=LC1OE,F10,6,1
SFRFLD=LC1EN,F10,7,1
SFRFLD=LCMODE0,F10,0,1
SFRFLD=LCMODE1,F10,1,1
SFRFLD=LCMODE2,F10,2,1
SFRFLD=LCINTN,F10,3,1
SFRFLD=LCINTP,F10,4,1
SFRFLD=LCOUT,F10,5,1
SFRFLD=LCOE,F10,6,1
SFRFLD=LCEN,F10,7,1
SFRFLD=LC1MODE,F10,0,3
SFRFLD=LC1G1POL,F11,0,1
SFRFLD=LC1G2POL,F11,1,1
SFRFLD=LC1G3POL,F11,2,1
SFRFLD=LC1G4POL,F11,3,1
SFRFLD=LC1POL,F11,7,1
SFRFLD=G1POL,F11,0,1
SFRFLD=G2POL,F11,1,1
SFRFLD=G3POL,F11,2,1
SFRFLD=G4POL,F11,3,1
SFRFLD=POL,F11,7,1
SFRFLD=LC1D1S0,F12,0,1
SFRFLD=LC1D1S1,F12,1,1
SFRFLD=LC1D1S2,F12,2,1
SFRFLD=LC1D2S0,F12,4,1
SFRFLD=LC1D2S1,F12,5,1
SFRFLD=LC1D2S2,F12,6,1
SFRFLD=D1S0,F12,0,1
SFRFLD=D1S1,F12,1,1
SFRFLD=D1S2,F12,2,1
SFRFLD=D2S0,F12,4,1
SFRFLD=D2S1,F12,5,1
SFRFLD=D2S2,F12,6,1
SFRFLD=LC1D1S,F12,0,3
SFRFLD=LC1D2S,F12,4,3
SFRFLD=LC1D3S0,F13,0,1
SFRFLD=LC1D3S1,F13,1,1
SFRFLD=LC1D3S2,F13,2,1
SFRFLD=LC1D4S0,F13,4,1
SFRFLD=LC1D4S1,F13,5,1
SFRFLD=LC1D4S2,F13,6,1
SFRFLD=D3S0,F13,0,1
SFRFLD=D3S1,F13,1,1
SFRFLD=D3S2,F13,2,1
SFRFLD=D4S0,F13,4,1
SFRFLD=D4S1,F13,5,1
SFRFLD=D4S2,F13,6,1
SFRFLD=LC1D3S,F13,0,3
SFRFLD=LC1D4S,F13,4,3
SFRFLD=LC1G1D1N,F14,0,1
SFRFLD=LC1G1D1T,F14,1,1
SFRFLD=LC1G1D2N,F14,2,1
SFRFLD=LC1G1D2T,F14,3,1
SFRFLD=LC1G1D3N,F14,4,1
SFRFLD=LC1G1D3T,F14,5,1
SFRFLD=LC1G1D4N,F14,6,1
SFRFLD=LC1G1D4T,F14,7,1
SFRFLD=D1N,F14,0,1
SFRFLD=D1T,F14,1,1
SFRFLD=D2N,F14,2,1
SFRFLD=D2T,F14,3,1
SFRFLD=D3N,F14,4,1
SFRFLD=D3T,F14,5,1
SFRFLD=D4N,F14,6,1
SFRFLD=D4T,F14,7,1
SFRFLD=LC1G2D1N,F15,0,1
SFRFLD=LC1G2D1T,F15,1,1
SFRFLD=LC1G2D2N,F15,2,1
SFRFLD=LC1G2D2T,F15,3,1
SFRFLD=LC1G2D3N,F15,4,1
SFRFLD=LC1G2D3T,F15,5,1
SFRFLD=LC1G2D4N,F15,6,1
SFRFLD=LC1G2D4T,F15,7,1
SFRFLD=D1N,F15,0,1
SFRFLD=D1T,F15,1,1
SFRFLD=D2N,F15,2,1
SFRFLD=D2T,F15,3,1
SFRFLD=D3N,F15,4,1
SFRFLD=D3T,F15,5,1
SFRFLD=D4N,F15,6,1
SFRFLD=D4T,F15,7,1
SFRFLD=LC1G3D1N,F16,0,1
SFRFLD=LC1G3D1T,F16,1,1
SFRFLD=LC1G3D2N,F16,2,1
SFRFLD=LC1G3D2T,F16,3,1
SFRFLD=LC1G3D3N,F16,4,1
SFRFLD=LC1G3D3T,F16,5,1
SFRFLD=LC1G3D4N,F16,6,1
SFRFLD=LC1G3D4T,F16,7,1
SFRFLD=D1N,F16,0,1
SFRFLD=D1T,F16,1,1
SFRFLD=D2N,F16,2,1
SFRFLD=D2T,F16,3,1
SFRFLD=D3N,F16,4,1
SFRFLD=D3T,F16,5,1
SFRFLD=D4N,F16,6,1
SFRFLD=D4T,F16,7,1
SFRFLD=LC1G4D1N,F17,0,1
SFRFLD=LC1G4D1T,F17,1,1
SFRFLD=LC1G4D2N,F17,2,1
SFRFLD=LC1G4D2T,F17,3,1
SFRFLD=LC1G4D3N,F17,4,1
SFRFLD=LC1G4D3T,F17,5,1
SFRFLD=LC1G4D4N,F17,6,1
SFRFLD=LC1G4D4T,F17,7,1
SFRFLD=G4D1N,F17,0,1
SFRFLD=G4D1T,F17,1,1
SFRFLD=G4D2N,F17,2,1
SFRFLD=G4D2T,F17,3,1
SFRFLD=G4D3N,F17,4,1
SFRFLD=G4D3T,F17,5,1
SFRFLD=G4D4N,F17,6,1
SFRFLD=G4D4T,F17,7,1
SFRFLD=LC2MODE0,F18,0,1
SFRFLD=LC2MODE1,F18,1,1
SFRFLD=LC2MODE2,F18,2,1
SFRFLD=LC2INTN,F18,3,1
SFRFLD=LC2INTP,F18,4,1
SFRFLD=LC2OUT,F18,5,1
SFRFLD=LC2OE,F18,6,1
SFRFLD=LC2EN,F18,7,1
SFRFLD=LCMODE0,F18,0,1
SFRFLD=LCMODE1,F18,1,1
SFRFLD=LCMODE2,F18,2,1
SFRFLD=LCINTN,F18,3,1
SFRFLD=LCINTP,F18,4,1
SFRFLD=LCOUT,F18,5,1
SFRFLD=LCOE,F18,6,1
SFRFLD=LCEN,F18,7,1
SFRFLD=LC2MODE,F18,0,3
SFRFLD=LC2G1POL,F19,0,1
SFRFLD=LC2G2POL,F19,1,1
SFRFLD=LC2G3POL,F19,2,1
SFRFLD=LC2G4POL,F19,3,1
SFRFLD=LC2POL,F19,7,1
SFRFLD=G1POL,F19,0,1
SFRFLD=G2POL,F19,1,1
SFRFLD=G3POL,F19,2,1
SFRFLD=G4POL,F19,3,1
SFRFLD=POL,F19,7,1
SFRFLD=LC2D1S0,F1A,0,1
SFRFLD=LC2D1S1,F1A,1,1
SFRFLD=LC2D1S2,F1A,2,1
SFRFLD=LC2D2S0,F1A,4,1
SFRFLD=LC2D2S1,F1A,5,1
SFRFLD=LC2D2S2,F1A,6,1
SFRFLD=D1S0,F1A,0,1
SFRFLD=D1S1,F1A,1,1
SFRFLD=D1S2,F1A,2,1
SFRFLD=D2S0,F1A,4,1
SFRFLD=D2S1,F1A,5,1
SFRFLD=D2S2,F1A,6,1
SFRFLD=LC2D1S,F1A,0,3
SFRFLD=LC2D2S,F1A,4,3
SFRFLD=LC2D3S0,F1B,0,1
SFRFLD=LC2D3S1,F1B,1,1
SFRFLD=LC2D3S2,F1B,2,1
SFRFLD=LC2D4S0,F1B,4,1
SFRFLD=LC2D4S1,F1B,5,1
SFRFLD=LC2D4S2,F1B,6,1
SFRFLD=D3S0,F1B,0,1
SFRFLD=D3S1,F1B,1,1
SFRFLD=D3S2,F1B,2,1
SFRFLD=D4S0,F1B,4,1
SFRFLD=D4S1,F1B,5,1
SFRFLD=D4S2,F1B,6,1
SFRFLD=LC2D3S,F1B,0,3
SFRFLD=LC2D4S,F1B,4,3
SFRFLD=LC2G1D1N,F1C,0,1
SFRFLD=LC2G1D1T,F1C,1,1
SFRFLD=LC2G1D2N,F1C,2,1
SFRFLD=LC2G1D2T,F1C,3,1
SFRFLD=LC2G1D3N,F1C,4,1
SFRFLD=LC2G1D3T,F1C,5,1
SFRFLD=LC2G1D4N,F1C,6,1
SFRFLD=LC2G1D4T,F1C,7,1
SFRFLD=D1N,F1C,0,1
SFRFLD=D1T,F1C,1,1
SFRFLD=D2N,F1C,2,1
SFRFLD=D2T,F1C,3,1
SFRFLD=D3N,F1C,4,1
SFRFLD=D3T,F1C,5,1
SFRFLD=D4N,F1C,6,1
SFRFLD=D4T,F1C,7,1
SFRFLD=LC2G2D1N,F1D,0,1
SFRFLD=LC2G2D1T,F1D,1,1
SFRFLD=LC2G2D2N,F1D,2,1
SFRFLD=LC2G2D2T,F1D,3,1
SFRFLD=LC2G2D3N,F1D,4,1
SFRFLD=LC2G2D3T,F1D,5,1
SFRFLD=LC2G2D4N,F1D,6,1
SFRFLD=LC2G2D4T,F1D,7,1
SFRFLD=D1N,F1D,0,1
SFRFLD=D1T,F1D,1,1
SFRFLD=D2N,F1D,2,1
SFRFLD=D2T,F1D,3,1
SFRFLD=D3N,F1D,4,1
SFRFLD=D3T,F1D,5,1
SFRFLD=D4N,F1D,6,1
SFRFLD=D4T,F1D,7,1
SFRFLD=LC2G3D1N,F1E,0,1
SFRFLD=LC2G3D1T,F1E,1,1
SFRFLD=LC2G3D2N,F1E,2,1
SFRFLD=LC2G3D2T,F1E,3,1
SFRFLD=LC2G3D3N,F1E,4,1
SFRFLD=LC2G3D3T,F1E,5,1
SFRFLD=LC2G3D4N,F1E,6,1
SFRFLD=LC2G3D4T,F1E,7,1
SFRFLD=D1N,F1E,0,1
SFRFLD=D1T,F1E,1,1
SFRFLD=D2N,F1E,2,1
SFRFLD=D2T,F1E,3,1
SFRFLD=D3N,F1E,4,1
SFRFLD=D3T,F1E,5,1
SFRFLD=D4N,F1E,6,1
SFRFLD=D4T,F1E,7,1
SFRFLD=LC2G4D1N,F1F,0,1
SFRFLD=LC2G4D1T,F1F,1,1
SFRFLD=LC2G4D2N,F1F,2,1
SFRFLD=LC2G4D2T,F1F,3,1
SFRFLD=LC2G4D3N,F1F,4,1
SFRFLD=LC2G4D3T,F1F,5,1
SFRFLD=LC2G4D4N,F1F,6,1
SFRFLD=LC2G4D4T,F1F,7,1
SFRFLD=G4D1N,F1F,0,1
SFRFLD=G4D1T,F1F,1,1
SFRFLD=G4D2N,F1F,2,1
SFRFLD=G4D2T,F1F,3,1
SFRFLD=G4D3N,F1F,4,1
SFRFLD=G4D3T,F1F,5,1
SFRFLD=G4D4N,F1F,6,1
SFRFLD=G4D4T,F1F,7,1
SFRFLD=BSR_ICDSHAD,FE3,0,5
SFRFLD=C_SHAD,FE4,0,1
SFRFLD=DC_SHAD,FE4,1,1
SFRFLD=Z_SHAD,FE4,2,1
SFRFLD=WREG_SHAD,FE5,0,8
SFRFLD=BSR_SHAD,FE6,0,5
SFRFLD=PCLATH_SHAD,FE7,0,7
SFRFLD=FSR0L_SHAD,FE8,0,8
SFRFLD=FSR0H_SHAD,FE9,0,8
SFRFLD=FSR1L_SHAD,FEA,0,8
SFRFLD=FSR1H_SHAD,FEB,0,8
SFRFLD=STKPTR,FED,0,5
SFRFLD=TOSL,FEE,0,8
SFRFLD=TOSH,FEF,0,7
STACKDEPTH=10
VOLSFRS=196-196,F8C-F8E,F90-F91,FE3-FEB,FED-FEF
