// Seed: 572364439
module module_0 (
    input tri id_0
    , id_5,
    input wand id_1,
    input wand id_2,
    input supply1 id_3
);
  wire id_6;
  supply0 id_7 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    output uwire id_6,
    input wor id_7,
    output wand id_8,
    output supply1 id_9,
    input supply0 id_10
    , id_18,
    output tri0 id_11,
    input supply1 id_12,
    input wire id_13,
    input supply1 id_14,
    output tri1 id_15,
    input tri id_16
);
  wor id_19;
  wire id_20;
  logic [7:0] id_21;
  wire id_22;
  assign id_15 = id_2;
  wor id_23, id_24 = 1 ? 1 : id_19;
  assign id_8 = 1 - id_21[1];
  module_0(
      id_7, id_4, id_13, id_13
  );
endmodule
