

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT_Prc2'
================================================================
* Date:           Sat Jan 14 22:16:07 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.18|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3421|  3421|  3421|  3421|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  3419|  3419|      3419|          -|          -|  inf |    no    |
        | + Loop 1.1          |  3416|  3416|       427|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |   208|   208|        26|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1  |    24|    24|         3|          -|          -|     8|    no    |
        |  ++ Loop 1.1.2      |   216|   216|        27|          -|          -|     8|    no    |
        |   +++ Loop 1.1.2.1  |    24|    24|         3|          -|          -|     8|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      -|      0|     66|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        1|      -|     16|     16|
|Multiplexer      |        -|      -|      -|     84|
|Register         |        -|      -|    178|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      2|    194|    166|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      2|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |sc_FIFO_DCT_mac_mcud_U6  |sc_FIFO_DCT_mac_mcud  | i0 + i1 * i2 |
    |sc_FIFO_DCT_mac_mdEe_U7  |sc_FIFO_DCT_mac_mdEe  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |a_U    |sc_FIFO_DCT_Prc2_a    |        1|  0|   0|    64|   32|     1|         2048|
    |b_U    |sc_FIFO_DCT_Prc2_b    |        0|  8|   8|    64|    8|     1|          512|
    |b_a_U  |sc_FIFO_DCT_Prc2_bkb  |        0|  8|   8|    64|    8|     1|          512|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        1| 16|  16|   192|   48|     3|         3072|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i0_1_fu_326_p2       |     +    |      0|  0|   4|           4|           1|
    |i1_2_fu_338_p2       |     +    |      0|  0|   4|           4|           1|
    |i1_3_fu_426_p2       |     +    |      0|  0|   4|           4|           1|
    |i2_2_fu_376_p2       |     +    |      0|  0|   4|           4|           1|
    |i2_3_fu_464_p2       |     +    |      0|  0|   4|           4|           1|
    |tmp_11_fu_482_p2     |     +    |      0|  0|   6|           6|           6|
    |tmp_12_fu_492_p2     |     +    |      0|  0|   6|           6|           6|
    |tmp_2_fu_356_p2      |     +    |      0|  0|   6|           6|           6|
    |tmp_5_fu_444_p2      |     +    |      0|  0|   6|           6|           6|
    |tmp_6_fu_394_p2      |     +    |      0|  0|   6|           6|           6|
    |tmp_9_fu_404_p2      |     +    |      0|  0|   6|           6|           6|
    |exitcond1_fu_320_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_332_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond3_fu_420_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond4_fu_370_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_458_p2   |   icmp   |      0|  0|   2|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  66|          76|          66|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_address0                    |   6|          3|    6|         18|
    |a_load_reg_251                |  32|          2|   32|         64|
    |ap_NS_fsm                     |   6|         15|    1|         15|
    |data_ok                       |   1|          3|    1|          3|
    |i0_reg_229                    |   4|          2|    4|          8|
    |i1_1_reg_275                  |   4|          2|    4|          8|
    |i1_reg_240                    |   4|          2|    4|          8|
    |i2_1_reg_299                  |   4|          2|    4|          8|
    |i2_reg_264                    |   4|          2|    4|          8|
    |s_working                     |   1|          3|    1|          3|
    |sc_FIFO_DCT_mB_V_loa_reg_286  |  18|          2|   18|         36|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         38|   79|        179|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_addr_reg_553                |   6|   0|    6|          0|
    |a_load_reg_251                |  32|   0|   32|          0|
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |b_a_load_reg_576              |   8|   0|    8|          0|
    |b_load_reg_627                |   8|   0|    8|          0|
    |i0_1_reg_535                  |   4|   0|    4|          0|
    |i0_cast5_reg_524              |   4|   0|    6|          2|
    |i0_reg_229                    |   4|   0|    4|          0|
    |i1_1_reg_275                  |   4|   0|    4|          0|
    |i1_2_reg_543                  |   4|   0|    4|          0|
    |i1_3_reg_594                  |   4|   0|    4|          0|
    |i1_reg_240                    |   4|   0|    4|          0|
    |i2_1_reg_299                  |   4|   0|    4|          0|
    |i2_2_reg_561                  |   4|   0|    4|          0|
    |i2_3_reg_612                  |   4|   0|    4|          0|
    |i2_reg_264                    |   4|   0|    4|          0|
    |sc_FIFO_DCT_mA_V_loa_reg_581  |  18|   0|   18|          0|
    |sc_FIFO_DCT_mB_V_add_reg_604  |   6|   0|    6|          0|
    |sc_FIFO_DCT_mB_V_loa_reg_286  |  18|   0|   18|          0|
    |tmp_1_reg_548                 |   3|   0|    6|          3|
    |tmp_20_reg_632                |  18|   0|   18|          0|
    |tmp_4_reg_599                 |   3|   0|    6|          3|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 178|   0|  186|          8|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::Prc2 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::Prc2 | return value |
|data_ok                    | out |    1|   ap_vld   |      data_ok      |    pointer   |
|data_ok_ap_vld             | out |    1|   ap_vld   |      data_ok      |    pointer   |
|done                       | out |    1|   ap_vld   |        done       |    pointer   |
|done_ap_vld                | out |    1|   ap_vld   |        done       |    pointer   |
|dout                       | out |    8|   ap_vld   |        dout       |    pointer   |
|dout_ap_vld                | out |    1|   ap_vld   |        dout       |    pointer   |
|s_start_i                  |  in |    1|   ap_ovld  |      s_start      |    pointer   |
|s_start_o                  | out |    1|   ap_ovld  |      s_start      |    pointer   |
|s_start_o_ap_vld           | out |    1|   ap_ovld  |      s_start      |    pointer   |
|s_working                  | out |    1|   ap_vld   |     s_working     |    pointer   |
|s_working_ap_vld           | out |    1|   ap_vld   |     s_working     |    pointer   |
|sc_FIFO_DCT_mA_V_address0  | out |    6|  ap_memory |  sc_FIFO_DCT_mA_V |     array    |
|sc_FIFO_DCT_mA_V_ce0       | out |    1|  ap_memory |  sc_FIFO_DCT_mA_V |     array    |
|sc_FIFO_DCT_mA_V_q0        |  in |   18|  ap_memory |  sc_FIFO_DCT_mA_V |     array    |
|sc_FIFO_DCT_mB_V_address0  | out |    6|  ap_memory |  sc_FIFO_DCT_mB_V |     array    |
|sc_FIFO_DCT_mB_V_ce0       | out |    1|  ap_memory |  sc_FIFO_DCT_mB_V |     array    |
|sc_FIFO_DCT_mB_V_we0       | out |    1|  ap_memory |  sc_FIFO_DCT_mB_V |     array    |
|sc_FIFO_DCT_mB_V_d0        | out |   18|  ap_memory |  sc_FIFO_DCT_mB_V |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

