#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 19 11:19:41 2024
# Process ID: 5803
# Current directory: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys
# Command line: vivado
# Log file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/vivado.log
# Journal file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/vivado.jou
# Running On: tony, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 14, Host memory: 33431 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Successfully read diagram <design_1> from block design file </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
open_bd_design {/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_acc_top:1.0 yolo_acc_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_conv_top:1.0 yolo_conv_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_max_pool_top:1.0 yolo_max_pool_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_upsamp_top:1.0 yolo_upsamp_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_yolo_top:1.0 yolo_yolo_top_0
endgroup
delete_bd_objs [get_bd_cells yolo_max_pool_top_0] [get_bd_cells yolo_yolo_top_0] [get_bd_cells yolo_upsamp_top_0] [get_bd_cells yolo_acc_top_0] [get_bd_cells yolo_conv_top_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
copy_bd_objs /  [get_bd_cells {axi_dma_0}]
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_1/M_AXIS_MM2S. Setting parameter on /axi_dma_1/M_AXIS_MM2S failed
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_1/M_AXIS_CNTRL. Setting parameter on /axi_dma_1/M_AXIS_CNTRL failed
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_acc_top:1.0 yolo_acc_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_conv_top:1.0 yolo_conv_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_max_pool_top:1.0 yolo_max_pool_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_upsamp_top:1.0 yolo_upsamp_top_0
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_yolo_top:1.0 yolo_yolo_top_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_USE_S_AXI_HP0 {1} \
  CONFIG.PCW_USE_S_AXI_HP1 {1} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {9 3197 -520} [get_bd_cells axi_interconnect_0]
set_property location {8 2764 -180} [get_bd_cells axi_dma_1]
set_property location {9 3066 -173} [get_bd_cells axi_interconnect_1]
set_property location {10 3490 -450} [get_bd_cells processing_system7_0]
set_property location {8 2730 -436} [get_bd_cells axi_dma_1]
set_property location {6 2122 -165} [get_bd_cells axi_dma_1]
set_property location {8 2745 -548} [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {2} \
] [get_bd_cells axi_interconnect_0]
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {64} \
  CONFIG.c_m_axis_mm2s_tdata_width {64} \
  CONFIG.c_mm2s_burst_size {256} \
] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_mm2s_dre {1} \
  CONFIG.c_include_s2mm_dre {1} \
  CONFIG.c_m_axi_s2mm_data_width {64} \
  CONFIG.c_s2mm_burst_size {256} \
  CONFIG.c_s_axis_s2mm_tdata_width {64} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
set_property CONFIG.NUM_SI {1} [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_switch_0/S00_AXIS]
set_property location {7 2394 -380} [get_bd_cells yolo_conv_top_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins yolo_conv_top_0/inStream]
set_property location {5 2040 -458} [get_bd_cells axis_switch_0]
set_property location {7 2716 -321} [get_bd_cells axis_switch_1]
set_property location {6 2424 -97} [get_bd_cells yolo_conv_top_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M01_AXIS] [get_bd_intf_pins axis_switch_1/S00_AXIS]
delete_bd_objs [get_bd_intf_nets axis_switch_0_M01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M01_AXIS] [get_bd_intf_pins axis_switch_1/S01_AXIS]
startgroup
set_property CONFIG.NUM_MI {4} [get_bd_cells axis_switch_1]
endgroup
startgroup
set_property location {6 2333 87} [get_bd_cells yolo_yolo_top_0]
set_property location {6 2703 87} [get_bd_cells yolo_upsamp_top_0]
set_property location {6 3073 87} [get_bd_cells yolo_max_pool_top_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M00_AXIS] [get_bd_intf_pins yolo_max_pool_top_0/inStream]
delete_bd_objs [get_bd_intf_nets axis_switch_1_M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M01_AXIS] [get_bd_intf_pins yolo_max_pool_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M02_AXIS] [get_bd_intf_pins yolo_upsamp_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M03_AXIS] [get_bd_intf_pins yolo_yolo_top_0/inStream]
delete_bd_objs [get_bd_intf_nets axis_switch_1_M03_AXIS]
delete_bd_objs [get_bd_intf_nets axis_switch_1_M02_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M02_AXIS] [get_bd_intf_pins yolo_yolo_top_0/inStream]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M03_AXIS] [get_bd_intf_pins yolo_upsamp_top_0/inStream]
set_property location {4 2839 -89} [get_bd_cells yolo_acc_top_0]
connect_bd_intf_net [get_bd_intf_pins yolo_conv_top_0/outStream] [get_bd_intf_pins yolo_acc_top_0/inStream_a]
set_property -dict [list \
  CONFIG.c_include_s2mm {0} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axi_mm2s_data_width {64} \
  CONFIG.c_m_axis_mm2s_tdata_width {64} \
  CONFIG.c_mm2s_burst_size {256} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_1]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins yolo_acc_top_0/inStream_b]
connect_bd_intf_net [get_bd_intf_pins axi_dma_1/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_2
endgroup
set_property location {4 2999 -320} [get_bd_cells axis_switch_2]
set_property CONFIG.NUM_SI {4} [get_bd_cells axis_switch_2]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M00_AXIS] [get_bd_intf_pins axis_switch_2/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins yolo_max_pool_top_0/outStream] [get_bd_intf_pins axis_switch_2/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins yolo_yolo_top_0/outStream] [get_bd_intf_pins axis_switch_2/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins yolo_upsamp_top_0/outStream] [get_bd_intf_pins axis_switch_2/S03_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_2/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins yolo_acc_top_0/outStream] [get_bd_intf_pins axis_switch_1/S00_AXIS]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_dma_1/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/M00_ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/S00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axi_interconnect_0/S01_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/M00_ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_1/S00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/axis_switch_0/aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_switch_1/aclk]
INFO: [BD 5-455] Automation on '/axis_switch_2/aclk' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/processing_system7_0/S_AXI_HP0_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-455] Automation on '/processing_system7_0/S_AXI_HP1_ACLK' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_acc_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_acc_top_0/s_axi_CTRL_BUS]
Slave segment '/yolo_acc_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_conv_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_conv_top_0/s_axi_CTRL_BUS]
Slave segment '/yolo_conv_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_max_pool_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_max_pool_top_0/s_axi_CTRL_BUS]
Slave segment '/yolo_max_pool_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_upsamp_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_upsamp_top_0/s_axi_CTRL_BUS]
Slave segment '/yolo_upsamp_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_yolo_top_0/s_axi_CTRL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins yolo_yolo_top_0/s_axi_CTRL_BUS]
Slave segment '/yolo_yolo_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC USER CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER CONFIG.TDEST_WIDTH.VALUE_SRC USER] [get_bd_cells axis_switch_0]
set_property -dict [list \
  CONFIG.HAS_TKEEP {1} \
  CONFIG.HAS_TLAST {1} \
  CONFIG.ROUTING_MODE {1} \
  CONFIG.TDATA_NUM_BYTES {8} \
  CONFIG.TDEST_WIDTH {0} \
] [get_bd_cells axis_switch_0]
endgroup
startgroup
set_property CONFIG.c_include_mm2s_dre {1} [get_bd_cells axi_dma_1]
endgroup
startgroup
set_property -dict [list CONFIG.TDEST_WIDTH.VALUE_SRC USER CONFIG.TUSER_WIDTH.VALUE_SRC USER CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.TID_WIDTH.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER CONFIG.HAS_TSTRB.VALUE_SRC USER CONFIG.HAS_TKEEP.VALUE_SRC USER] [get_bd_cells axis_switch_1]
set_property -dict [list \
  CONFIG.HAS_TKEEP {1} \
  CONFIG.HAS_TLAST {1} \
  CONFIG.HAS_TSTRB {1} \
  CONFIG.ROUTING_MODE {1} \
  CONFIG.TDATA_NUM_BYTES {8} \
  CONFIG.TDEST_WIDTH {6} \
  CONFIG.TID_WIDTH {5} \
  CONFIG.TUSER_WIDTH {2} \
] [get_bd_cells axis_switch_1]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TSTRB.VALUE_SRC USER CONFIG.HAS_TKEEP.VALUE_SRC USER CONFIG.TDEST_WIDTH.VALUE_SRC USER CONFIG.TID_WIDTH.VALUE_SRC USER CONFIG.TUSER_WIDTH.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_switch_2]
set_property -dict [list \
  CONFIG.HAS_TKEEP {1} \
  CONFIG.HAS_TLAST {1} \
  CONFIG.HAS_TSTRB {1} \
  CONFIG.ROUTING_MODE {1} \
  CONFIG.TDATA_NUM_BYTES {8} \
  CONFIG.TDEST_WIDTH {6} \
  CONFIG.TID_WIDTH {5} \
  CONFIG.TUSER_WIDTH {2} \
] [get_bd_cells axis_switch_2]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_0/S_AXI_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_0/S_AXI_CTRL]
Slave segment '/axis_switch_0/S_AXI_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_1/S_AXI_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_1/S_AXI_CTRL]
Slave segment '/axis_switch_1/S_AXI_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axis_switch_2/S_AXI_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axis_switch_2/S_AXI_CTRL]
Slave segment '/axis_switch_2/S_AXI_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A2_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </axi_dma_1/Data_MM2S>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressed -of_object /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /rst_ps7_0_100M'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_acc_top_0/inStream_b(14) and /axi_dma_1/M_AXIS_MM2S(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_conv_top_0/inStream(14) and /axis_switch_0/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_max_pool_top_0/inStream(14) and /axis_switch_1/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_yolo_top_0/inStream(14) and /axis_switch_1/M02_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_upsamp_top_0/inStream(14) and /axis_switch_1/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_1/S00_AXIS(8) and /yolo_acc_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S01_AXIS(8) and /yolo_max_pool_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S03_AXIS(8) and /yolo_upsamp_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S02_AXIS(8) and /yolo_yolo_top_0/outStream(14)
assign_bd_address
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_dma_1/Data_MM2S' at <0x0000_0000 [ 1G ]>.
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_acc_top_0/inStream_b(14) and /axi_dma_1/M_AXIS_MM2S(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_conv_top_0/inStream(14) and /axis_switch_0/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_max_pool_top_0/inStream(14) and /axis_switch_1/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_yolo_top_0/inStream(14) and /axis_switch_1/M02_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_upsamp_top_0/inStream(14) and /axis_switch_1/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_1/S00_AXIS(8) and /yolo_acc_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S01_AXIS(8) and /yolo_max_pool_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S03_AXIS(8) and /yolo_upsamp_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S02_AXIS(8) and /yolo_yolo_top_0/outStream(14)
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_dma_1/Data_MM2S' at <0x0000_0000 [ 1G ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E1_0000 [ 64K ]>.
Slave segment '/axis_switch_0/S_AXI_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A0_0000 [ 64K ]>.
Slave segment '/axis_switch_1/S_AXI_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A1_0000 [ 64K ]>.
Slave segment '/axis_switch_2/S_AXI_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x44A2_0000 [ 64K ]>.
Slave segment '/yolo_acc_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/yolo_conv_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/yolo_max_pool_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
Slave segment '/yolo_upsamp_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
Slave segment '/yolo_yolo_top_0/s_axi_CTRL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {axi_dma_1/Data_MM2S/SEG_processing_system7_0_HP1_DDR_LOWOCM}]
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_acc_top_0/inStream_b(14) and /axi_dma_1/M_AXIS_MM2S(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_conv_top_0/inStream(14) and /axis_switch_0/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_max_pool_top_0/inStream(14) and /axis_switch_1/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_yolo_top_0/inStream(14) and /axis_switch_1/M02_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /yolo_upsamp_top_0/inStream(14) and /axis_switch_1/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_1/S00_AXIS(8) and /yolo_acc_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S01_AXIS(8) and /yolo_max_pool_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S03_AXIS(8) and /yolo_upsamp_top_0/outStream(14)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_switch_2/S02_AXIS(8) and /yolo_yolo_top_0/outStream(14)
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip_example [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip_example'.
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_yolo_conv_top_0_1 design_1_yolo_acc_top_0_1 design_1_yolo_max_pool_top_0_1 design_1_yolo_yolo_top_0_1 design_1_yolo_upsamp_top_0_1}] -log ip_upgrade.log
Upgrading '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_acc_top_0_1 (Yolo_acc_top 1.0) from revision 2113828675 to revision 1907202023
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_a_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_b_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_a_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_a_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_a_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_a_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_a_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_a_TUSER'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_b_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_b_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_b_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_b_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_b_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_b_TUSER'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_acc_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_conv_top_0_1 (Yolo_conv_top 1.0) from revision 2113828677 to revision 1907201908
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TUSER'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_conv_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_max_pool_top_0_1 (Yolo_max_pool_top 1.0) from revision 2113828678 to revision 1907191557
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TUSER'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_max_pool_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_upsamp_top_0_1 (Yolo_upsamp_top 1.0) from revision 2113828679 to revision 1907212111
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TUSER'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_upsamp_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_yolo_top_0_1 (Yolo_yolo_top 1.0) from revision 2113828681 to revision 1907171038
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 64 differs from original width 112
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inStream_TUSER'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TDEST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TLAST'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_yolo_top_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_acc_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_conv_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_max_pool_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_upsamp_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_yolo_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_yolo_conv_top_0_1 design_1_yolo_acc_top_0_1 design_1_yolo_max_pool_top_0_1 design_1_yolo_yolo_top_0_1 design_1_yolo_upsamp_top_0_1}] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED CONFIG.TDEST_WIDTH.VALUE_SRC PROPAGATED CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED] [get_bd_cells axis_switch_0]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED CONFIG.TDEST_WIDTH.VALUE_SRC PROPAGATED CONFIG.TID_WIDTH.VALUE_SRC PROPAGATED CONFIG.TUSER_WIDTH.VALUE_SRC PROPAGATED CONFIG.HAS_TSTRB.VALUE_SRC PROPAGATED CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED] [get_bd_cells axis_switch_1]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED CONFIG.HAS_TSTRB.VALUE_SRC PROPAGATED CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED CONFIG.TID_WIDTH.VALUE_SRC PROPAGATED CONFIG.TDEST_WIDTH.VALUE_SRC PROPAGATED CONFIG.TUSER_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells axis_switch_2]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_acc_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_conv_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_max_pool_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_upsamp_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block yolo_yolo_top_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_switch_0_0/design_1_axis_switch_0_0_ooc.xdc'
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '16' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '16' do not match.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_switch_1_0/design_1_axis_switch_1_0_ooc.xdc'
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '16' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '4' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '10' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '12' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '20' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '24' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '16' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '4' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '10' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '12' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '20' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '24' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '20' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '24' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '20' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '24' do not match.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_axis_switch_2_0/design_1_axis_switch_2_0_ooc.xdc'
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '20' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S00_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '24' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '20' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S01_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '24' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S02_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S02_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S02_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '20' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S02_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '24' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S03_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S03_AXIS.TUSER_WIDTH'. Logical port width '2' and physical port width '8' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S03_AXIS.TID_WIDTH'. Logical port width '5' and physical port width '20' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S03_AXIS.TDEST_WIDTH'. Logical port width '6' and physical port width '24' do not match.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_switch_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_switch_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_switch_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_switch_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_yolo_acc_top_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_yolo_conv_top_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_yolo_max_pool_top_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_yolo_upsamp_top_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_yolo_yolo_top_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_conv_top_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_acc_top_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_yolo_top_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_max_pool_top_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_switch_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_switch_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_switch_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_upsamp_top_0_1
[Tue Nov 19 11:49:08 2024] Launched design_1_auto_pc_2_synth_1, design_1_axis_switch_1_0_synth_1, design_1_axis_switch_0_0_synth_1, design_1_yolo_acc_top_0_1_synth_1, design_1_axi_dma_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_xbar_1_synth_1, design_1_yolo_upsamp_top_0_1_synth_1, design_1_yolo_conv_top_0_1_synth_1, design_1_yolo_max_pool_top_0_1_synth_1, design_1_yolo_yolo_top_0_1_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_axi_dma_0_1_synth_1, design_1_axis_switch_2_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_2_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_axis_switch_1_0_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_axis_switch_1_0_synth_1/runme.log
design_1_axis_switch_0_0_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_axis_switch_0_0_synth_1/runme.log
design_1_yolo_acc_top_0_1_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_acc_top_0_1_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_xbar_1_synth_1/runme.log
design_1_yolo_upsamp_top_0_1_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_upsamp_top_0_1_synth_1/runme.log
design_1_yolo_conv_top_0_1_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_1_synth_1/runme.log
design_1_yolo_max_pool_top_0_1_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_max_pool_top_0_1_synth_1/runme.log
design_1_yolo_yolo_top_0_1_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_yolo_top_0_1_synth_1/runme.log
design_1_xbar_0_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_axi_dma_0_1_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_axi_dma_0_1_synth_1/runme.log
design_1_axis_switch_2_0_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_axis_switch_2_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/synth_1/runme.log
[Tue Nov 19 11:49:08 2024] Launched impl_1...
Run output will be captured here: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 8253.047 ; gain = 294.160 ; free physical = 21252 ; free virtual = 60834
write_hw_platform -fixed -include_bit -force -file /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/design_1_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2022.2/data/embeddedsw) loading 0 seconds
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip/xilinx_com_hls_yolo_upsamp_top_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip/xilinx_com_hls_yolo_yolo_top_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip/xilinx_com_hls_yolo_max_pool_top_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip/xilinx_com_hls_yolo_acc_top_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip/xilinx_com_hls_yolo_conv_top_1_0/component.xml. It will be created.
set_property  ip_repo_paths  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip_2022 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip_2022'.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_yolo_conv_top_0_1 design_1_yolo_acc_top_0_1 design_1_yolo_max_pool_top_0_1 design_1_yolo_yolo_top_0_1 design_1_yolo_upsamp_top_0_1}] -log ip_upgrade.log
Upgrading '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_acc_top_0_1 (Yolo_acc_top 1.0) from revision 1907202023 to revision 2113828675
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_a_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_b_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_a_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_a_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_a_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_a_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_a_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_a_TUSER'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_b_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_b_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_b_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_b_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_b_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_b_TUSER'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_acc_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_conv_top_0_1 (Yolo_conv_top 1.0) from revision 1907201908 to revision 2113828677
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TUSER'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_conv_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_max_pool_top_0_1 (Yolo_max_pool_top 1.0) from revision 1907191557 to revision 2113828678
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TUSER'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_max_pool_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_upsamp_top_0_1 (Yolo_upsamp_top 1.0) from revision 1907212111 to revision 2113828679
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TUSER'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_upsamp_top_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded design_1_yolo_yolo_top_0_1 (Yolo_yolo_top 1.0) from revision 1907171038 to revision 2113828681
WARNING: [IP_Flow 19-4706] Upgraded port 'inStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4706] Upgraded port 'outStream_TDATA' width 112 differs from original width 64
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'inStream_TUSER'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TDEST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TKEEP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TLAST'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'outStream_TUSER'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_yolo_yolo_top_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_acc_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_conv_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_max_pool_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_upsamp_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_yolo_yolo_top_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_yolo_conv_top_0_1 design_1_yolo_acc_top_0_1 design_1_yolo_max_pool_top_0_1 design_1_yolo_yolo_top_0_1 design_1_yolo_upsamp_top_0_1}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 12:22:22 2024...
