Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_filter_behav xil_defaultlib.test_filter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLOCK_ENABLE' [D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/testbenches/test_filter_set/test_filter.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/filter.v" Line 1. Module FILTER(size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/filter.v" Line 1. Module FILTER(size=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FILTER(size=5)
Compiling module xil_defaultlib.test_filter
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_filter_behav
