

================================================================
== Vivado HLS Report for 'theta'
================================================================
* Date:           Fri May  8 13:16:17 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.352 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      138| 1.380 us | 1.380 us |  138|  138|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- theta_label13     |       60|       60|        12|          -|          -|     5|    no    |
        | + theta_label13.1  |       10|       10|         2|          -|          -|     5|    no    |
        |- theta_label14     |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 3            |       65|       65|        13|          -|          -|     5|    no    |
        | + theta_label15    |       10|       10|         2|          -|          -|     5|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     407|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|     256|      10|    0|
|Multiplexer      |        -|      -|       -|     167|    -|
|Register         |        -|      -|     118|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     374|     584|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |C_U    |theta_C  |        0|  128|   5|    0|     5|   64|     1|          320|
    |D_U    |theta_D  |        0|  128|   5|    0|     5|   64|     1|          320|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |         |        0|  256|  10|    0|    10|  128|     2|          640|
    +-------+---------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln339_1_fu_229_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln339_fu_238_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln342_1_fu_297_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln342_2_fu_309_p2     |     +    |      0|  0|  12|           2|           3|
    |add_ln345_1_fu_409_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln345_fu_418_p2       |     +    |      0|  0|  15|           5|           5|
    |x_3_fu_190_p2             |     +    |      0|  0|  12|           3|           1|
    |x_4_fu_370_p2             |     +    |      0|  0|  12|           3|           1|
    |x_fu_266_p2               |     +    |      0|  0|  12|           3|           1|
    |y_2_fu_391_p2             |     +    |      0|  0|  12|           3|           1|
    |y_fu_211_p2               |     +    |      0|  0|  12|           3|           1|
    |icmp_ln336_fu_184_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln338_fu_205_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln341_fu_260_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln342_1_fu_303_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln342_fu_272_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln343_fu_364_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln344_fu_385_p2      |   icmp   |      0|  0|   9|           3|           3|
    |select_ln342_1_fu_319_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln342_fu_284_p3    |  select  |      0|  0|   3|           1|           3|
    |A_d0                      |    xor   |      0|  0|  64|          64|          64|
    |D_d0                      |    xor   |      0|  0|  64|          64|          64|
    |xor_ln339_fu_249_p2       |    xor   |      0|  0|  64|          64|          64|
    |xor_ln342_1_fu_278_p2     |    xor   |      0|  0|   4|           3|           4|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 407|         257|         254|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |A_address0   |  21|          4|    5|         20|
    |C_address0   |  21|          4|    3|         12|
    |C_d0         |  15|          3|   64|        192|
    |D_address0   |  15|          3|    3|          9|
    |ap_NS_fsm    |  50|         11|    1|         11|
    |x_0_reg_127  |   9|          2|    3|          6|
    |x_1_reg_149  |   9|          2|    3|          6|
    |x_2_reg_161  |   9|          2|    3|          6|
    |y_0_reg_138  |   9|          2|    3|          6|
    |y_1_reg_173  |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        | 167|         35|   91|        274|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_addr_1_reg_515      |   5|   0|    5|          0|
    |C_addr_reg_443        |   3|   0|    3|          0|
    |D_load_reg_497        |  64|   0|   64|          0|
    |ap_CS_fsm             |  10|   0|   10|          0|
    |x_0_reg_127           |   3|   0|    3|          0|
    |x_1_reg_149           |   3|   0|    3|          0|
    |x_2_reg_161           |   3|   0|    3|          0|
    |x_3_reg_438           |   3|   0|    3|          0|
    |x_4_reg_487           |   3|   0|    3|          0|
    |x_reg_469             |   3|   0|    3|          0|
    |y_0_reg_138           |   3|   0|    3|          0|
    |y_1_reg_173           |   3|   0|    3|          0|
    |y_2_reg_510           |   3|   0|    3|          0|
    |y_reg_456             |   3|   0|    3|          0|
    |zext_ln339_1_reg_448  |   3|   0|    4|          1|
    |zext_ln345_2_reg_502  |   3|   0|    4|          1|
    +----------------------+----+----+-----+-----------+
    |Total                 | 118|   0|  120|          2|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     theta    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     theta    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     theta    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     theta    | return value |
|A_address0  | out |    5|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_we0       | out |    1|  ap_memory |       A      |     array    |
|A_d0        | out |   64|  ap_memory |       A      |     array    |
|A_q0        |  in |   64|  ap_memory |       A      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 7 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 11 [1/1] (1.75ns)   --->   "%C = alloca [5 x i64], align 16" [sha3/KeccakP-1600-reference.c:334]   --->   Operation 11 'alloca' 'C' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "%D = alloca [5 x i64], align 16" [sha3/KeccakP-1600-reference.c:334]   --->   Operation 12 'alloca' 'D' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "br label %1" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %0 ], [ %x_3, %theta_label13_end ]"   --->   Operation 14 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.00ns)   --->   "%icmp_ln336 = icmp eq i3 %x_0, -3" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 15 'icmp' 'icmp_ln336' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.34ns)   --->   "%x_3 = add i3 %x_0, 1" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 17 'add' 'x_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln336, label %.preheader2.preheader, label %theta_label13_begin" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str18150) nounwind" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str18150)" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i3 %x_0 to i64" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 21 'zext' 'zext_ln337' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%C_addr = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln337" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 22 'getelementptr' 'C_addr' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.75ns)   --->   "store i64 0, i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:337]   --->   Operation 23 'store' <Predicate = (!icmp_ln336)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i3 %x_0 to i4" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 24 'zext' 'zext_ln339_1' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.35ns)   --->   "br label %2" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 25 'br' <Predicate = (!icmp_ln336)> <Delay = 1.35>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 26 'br' <Predicate = (icmp_ln336)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ 0, %theta_label13_begin ], [ %y, %3 ]"   --->   Operation 27 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.00ns)   --->   "%icmp_ln338 = icmp eq i3 %y_0, -3" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 28 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 29 'speclooptripcount' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.34ns)   --->   "%y = add i3 %y_0, 1" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 30 'add' 'y' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln338, label %theta_label13_end, label %3" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i3 %y_0 to i4" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 32 'zext' 'zext_ln339_2' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_0, i2 0)" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.34ns)   --->   "%add_ln339_1 = add i4 %zext_ln339_1, %zext_ln339_2" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 34 'add' 'add_ln339_1' <Predicate = (!icmp_ln338)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i4 %add_ln339_1 to i5" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 35 'zext' 'zext_ln339_3' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln339 = add i5 %shl_ln, %zext_ln339_3" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 36 'add' 'add_ln339' <Predicate = (!icmp_ln338)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i5 %add_ln339 to i64" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 37 'zext' 'zext_ln339' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln339" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 38 'getelementptr' 'A_addr' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 39 'load' 'A_load' <Predicate = (!icmp_ln338)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 40 [2/2] (1.75ns)   --->   "%C_load_2 = load i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 40 'load' 'C_load_2' <Predicate = (!icmp_ln338)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str18150, i32 %tmp)" [sha3/KeccakP-1600-reference.c:340]   --->   Operation 41 'specregionend' 'empty_138' <Predicate = (icmp_ln338)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [sha3/KeccakP-1600-reference.c:336]   --->   Operation 42 'br' <Predicate = (icmp_ln338)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 43 [1/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 43 'load' 'A_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 44 [1/2] (1.75ns)   --->   "%C_load_2 = load i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 44 'load' 'C_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 45 [1/1] (0.80ns)   --->   "%xor_ln339 = xor i64 %C_load_2, %A_load" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 45 'xor' 'xor_ln339' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.75ns)   --->   "store i64 %xor_ln339, i64* %C_addr, align 8" [sha3/KeccakP-1600-reference.c:339]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %2" [sha3/KeccakP-1600-reference.c:338]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.26>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%x_1 = phi i3 [ %x, %4 ], [ 0, %.preheader2.preheader ]"   --->   Operation 48 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i3 %x_1 to i4" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 49 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.00ns)   --->   "%icmp_ln341 = icmp eq i3 %x_1, -3" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 50 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 51 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.34ns)   --->   "%x = add i3 %x_1, 1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 52 'add' 'x' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln341, label %.preheader1.preheader, label %4" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.00ns)   --->   "%icmp_ln342 = icmp ult i3 %x, -3" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 54 'icmp' 'icmp_ln342' <Predicate = (!icmp_ln341)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln342)   --->   "%xor_ln342_1 = xor i3 %x_1, -4" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 55 'xor' 'xor_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln342 = select i1 %icmp_ln342, i3 %x, i3 %xor_ln342_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 56 'select' 'select_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i3 %select_ln342 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 57 'zext' 'zext_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln342" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 58 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (1.75ns)   --->   "%C_load = load i64* %C_addr_1, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 59 'load' 'C_load' <Predicate = (!icmp_ln341)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 60 [1/1] (1.49ns)   --->   "%add_ln342_1 = add i4 4, %zext_ln341" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 60 'add' 'add_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.21ns)   --->   "%icmp_ln342_1 = icmp ult i4 %add_ln342_1, 5" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 61 'icmp' 'icmp_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.34ns)   --->   "%add_ln342_2 = add i3 -1, %x_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 62 'add' 'add_ln342_2' <Predicate = (!icmp_ln341)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i3 %add_ln342_2 to i4" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 63 'sext' 'sext_ln342' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.80ns)   --->   "%select_ln342_1 = select i1 %icmp_ln342_1, i4 %add_ln342_1, i4 %sext_ln342" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 64 'select' 'select_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i4 %select_ln342_1 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 65 'zext' 'zext_ln342_1' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr inbounds [5 x i64]* %C, i64 0, i64 %zext_ln342_1" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 66 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (1.75ns)   --->   "%C_load_1 = load i64* %C_addr_2, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 67 'load' 'C_load_1' <Predicate = (!icmp_ln341)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 68 [1/1] (1.35ns)   --->   "br label %.preheader1" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 68 'br' <Predicate = (icmp_ln341)> <Delay = 1.35>

State 6 <SV = 3> <Delay = 4.31>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str19151) nounwind" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (1.75ns)   --->   "%C_load = load i64* %C_addr_1, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 70 'load' 'C_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i64 %C_load to i63" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 71 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %C_load, i32 63)" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 72 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln342, i1 %tmp_31)" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 73 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/2] (1.75ns)   --->   "%C_load_1 = load i64* %C_addr_2, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 74 'load' 'C_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 75 [1/1] (0.80ns)   --->   "%xor_ln342 = xor i64 %C_load_1, %or_ln" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 75 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln342_2 = zext i3 %x_1 to i64" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 76 'zext' 'zext_ln342_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%D_addr = getelementptr inbounds [5 x i64]* %D, i64 0, i64 %zext_ln342_2" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 77 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.75ns)   --->   "store i64 %xor_ln342, i64* %D_addr, align 8" [sha3/KeccakP-1600-reference.c:342]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:341]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.75>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%x_2 = phi i3 [ %x_4, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 80 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.00ns)   --->   "%icmp_ln343 = icmp eq i3 %x_2, -3" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 81 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 82 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.34ns)   --->   "%x_4 = add i3 %x_2, 1" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 83 'add' 'x_4' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln343, label %5, label %.preheader.preheader" [sha3/KeccakP-1600-reference.c:343]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i3 %x_2 to i64" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 85 'zext' 'zext_ln345' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%D_addr_1 = getelementptr inbounds [5 x i64]* %D, i64 0, i64 %zext_ln345" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 86 'getelementptr' 'D_addr_1' <Predicate = (!icmp_ln343)> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.75ns)   --->   "%D_load = load i64* %D_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 87 'load' 'D_load' <Predicate = (!icmp_ln343)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "ret void" [sha3/KeccakP-1600-reference.c:346]   --->   Operation 88 'ret' <Predicate = (icmp_ln343)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.75>
ST_8 : Operation 89 [1/2] (1.75ns)   --->   "%D_load = load i64* %D_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 89 'load' 'D_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln345_2 = zext i3 %x_2 to i4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 90 'zext' 'zext_ln345_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.35ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 5> <Delay = 5.66>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%y_1 = phi i3 [ %y_2, %hls_label_0 ], [ 0, %.preheader.preheader ]"   --->   Operation 92 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.00ns)   --->   "%icmp_ln344 = icmp eq i3 %y_1, -3" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 93 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 94 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.34ns)   --->   "%y_2 = add i3 %y_1, 1" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 95 'add' 'y_2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln344, label %.preheader1.loopexit, label %hls_label_0" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln345_3 = zext i3 %y_1 to i4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 97 'zext' 'zext_ln345_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_1, i2 0)" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 98 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (1.34ns)   --->   "%add_ln345_1 = add i4 %zext_ln345_2, %zext_ln345_3" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 99 'add' 'add_ln345_1' <Predicate = (!icmp_ln344)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln345_4 = zext i4 %add_ln345_1 to i5" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 100 'zext' 'zext_ln345_4' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (1.54ns)   --->   "%add_ln345 = add i5 %shl_ln2, %zext_ln345_4" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 101 'add' 'add_ln345' <Predicate = (!icmp_ln344)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i5 %add_ln345 to i64" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 102 'zext' 'zext_ln345_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln345_1" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 103 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 104 [2/2] (2.77ns)   --->   "%A_load_1 = load i64* %A_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 104 'load' 'A_load_1' <Predicate = (!icmp_ln344)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 105 'br' <Predicate = (icmp_ln344)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 6.35>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20152)" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 106 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str21153) nounwind" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/2] (2.77ns)   --->   "%A_load_1 = load i64* %A_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 108 'load' 'A_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 109 [1/1] (0.80ns)   --->   "%xor_ln345 = xor i64 %A_load_1, %D_load" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 109 'xor' 'xor_ln345' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (2.77ns)   --->   "store i64 %xor_ln345, i64* %A_addr_1, align 8" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20152, i32 %tmp_s)" [sha3/KeccakP-1600-reference.c:345]   --->   Operation 111 'specregionend' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:344]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C                  (alloca           ) [ 00111110000]
D                  (alloca           ) [ 00111111111]
br_ln336           (br               ) [ 01111000000]
x_0                (phi              ) [ 00100000000]
icmp_ln336         (icmp             ) [ 00111000000]
empty              (speclooptripcount) [ 00000000000]
x_3                (add              ) [ 01111000000]
br_ln336           (br               ) [ 00000000000]
specloopname_ln336 (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00011000000]
zext_ln337         (zext             ) [ 00000000000]
C_addr             (getelementptr    ) [ 00011000000]
store_ln337        (store            ) [ 00000000000]
zext_ln339_1       (zext             ) [ 00011000000]
br_ln338           (br               ) [ 00111000000]
br_ln341           (br               ) [ 00111110000]
y_0                (phi              ) [ 00010000000]
icmp_ln338         (icmp             ) [ 00111000000]
empty_137          (speclooptripcount) [ 00000000000]
y                  (add              ) [ 00111000000]
br_ln338           (br               ) [ 00000000000]
zext_ln339_2       (zext             ) [ 00000000000]
shl_ln             (bitconcatenate   ) [ 00000000000]
add_ln339_1        (add              ) [ 00000000000]
zext_ln339_3       (zext             ) [ 00000000000]
add_ln339          (add              ) [ 00000000000]
zext_ln339         (zext             ) [ 00000000000]
A_addr             (getelementptr    ) [ 00001000000]
empty_138          (specregionend    ) [ 00000000000]
br_ln336           (br               ) [ 01111000000]
A_load             (load             ) [ 00000000000]
C_load_2           (load             ) [ 00000000000]
xor_ln339          (xor              ) [ 00000000000]
store_ln339        (store            ) [ 00000000000]
br_ln338           (br               ) [ 00111000000]
x_1                (phi              ) [ 00000110000]
zext_ln341         (zext             ) [ 00000000000]
icmp_ln341         (icmp             ) [ 00000110000]
empty_139          (speclooptripcount) [ 00000000000]
x                  (add              ) [ 00100110000]
br_ln341           (br               ) [ 00000000000]
icmp_ln342         (icmp             ) [ 00000000000]
xor_ln342_1        (xor              ) [ 00000000000]
select_ln342       (select           ) [ 00000000000]
zext_ln342         (zext             ) [ 00000000000]
C_addr_1           (getelementptr    ) [ 00000010000]
add_ln342_1        (add              ) [ 00000000000]
icmp_ln342_1       (icmp             ) [ 00000000000]
add_ln342_2        (add              ) [ 00000000000]
sext_ln342         (sext             ) [ 00000000000]
select_ln342_1     (select           ) [ 00000000000]
zext_ln342_1       (zext             ) [ 00000000000]
C_addr_2           (getelementptr    ) [ 00000010000]
br_ln343           (br               ) [ 00000111111]
specloopname_ln342 (specloopname     ) [ 00000000000]
C_load             (load             ) [ 00000000000]
trunc_ln342        (trunc            ) [ 00000000000]
tmp_31             (bitselect        ) [ 00000000000]
or_ln              (bitconcatenate   ) [ 00000000000]
C_load_1           (load             ) [ 00000000000]
xor_ln342          (xor              ) [ 00000000000]
zext_ln342_2       (zext             ) [ 00000000000]
D_addr             (getelementptr    ) [ 00000000000]
store_ln342        (store            ) [ 00000000000]
br_ln341           (br               ) [ 00100110000]
x_2                (phi              ) [ 00000001100]
icmp_ln343         (icmp             ) [ 00000001111]
empty_140          (speclooptripcount) [ 00000000000]
x_4                (add              ) [ 00000101111]
br_ln343           (br               ) [ 00000000000]
zext_ln345         (zext             ) [ 00000000000]
D_addr_1           (getelementptr    ) [ 00000000100]
ret_ln346          (ret              ) [ 00000000000]
D_load             (load             ) [ 00000000011]
zext_ln345_2       (zext             ) [ 00000000011]
br_ln344           (br               ) [ 00000001111]
y_1                (phi              ) [ 00000000010]
icmp_ln344         (icmp             ) [ 00000001111]
empty_141          (speclooptripcount) [ 00000000000]
y_2                (add              ) [ 00000001111]
br_ln344           (br               ) [ 00000000000]
zext_ln345_3       (zext             ) [ 00000000000]
shl_ln2            (bitconcatenate   ) [ 00000000000]
add_ln345_1        (add              ) [ 00000000000]
zext_ln345_4       (zext             ) [ 00000000000]
add_ln345          (add              ) [ 00000000000]
zext_ln345_1       (zext             ) [ 00000000000]
A_addr_1           (getelementptr    ) [ 00000000001]
br_ln0             (br               ) [ 00000101111]
tmp_s              (specregionbegin  ) [ 00000000000]
specloopname_ln345 (specloopname     ) [ 00000000000]
A_load_1           (load             ) [ 00000000000]
xor_ln345          (xor              ) [ 00000000000]
store_ln345        (store            ) [ 00000000000]
empty_142          (specregionend    ) [ 00000000000]
br_ln344           (br               ) [ 00000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18150"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19151"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20152"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21153"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="C_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="D_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="D/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="64" slack="0"/>
<pin id="98" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln337/2 C_load_2/3 store_ln339/4 C_load/5 C_load_1/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="A_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 A_load_1/9 store_ln345/10 "/>
</bind>
</comp>

<comp id="82" class="1004" name="C_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="C_addr_2_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_2/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="D_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln342/6 D_load/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="D_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr_1/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="A_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/9 "/>
</bind>
</comp>

<comp id="127" class="1005" name="x_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="1"/>
<pin id="129" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="x_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="y_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="y_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="x_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="1"/>
<pin id="151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="x_1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="x_2_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_2 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_2_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_2/7 "/>
</bind>
</comp>

<comp id="173" class="1005" name="y_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="1"/>
<pin id="175" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="y_1_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln336_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln337_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln337/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln339_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln338_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="y_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln339_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_2/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="shl_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln339_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="1"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln339_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339_3/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln339_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln339_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xor_ln339_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln339/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln341_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln341_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="x_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln342_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln342/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln342_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342_1/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln342_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln342/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln342_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln342_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln342_1/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln342_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln342_1/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln342_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln342_2/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sext_ln342_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln342/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln342_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln342_1/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln342_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342_1/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln342_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_31_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="63" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln342_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln342/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln342_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342_2/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln343_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="x_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln345_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln345_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_2/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln344_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln344/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="y_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln345_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_3/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="shl_ln2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln345_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="1"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln345_1/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln345_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_4/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln345_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln345/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln345_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345_1/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln345_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="2"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln345/10 "/>
</bind>
</comp>

<comp id="438" class="1005" name="x_3_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="443" class="1005" name="C_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="zext_ln339_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="1"/>
<pin id="450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln339_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="y_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="461" class="1005" name="A_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="1"/>
<pin id="463" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="469" class="1005" name="x_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="474" class="1005" name="C_addr_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="C_addr_2_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="1"/>
<pin id="481" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="x_4_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="492" class="1005" name="D_addr_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="1"/>
<pin id="494" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="D_addr_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="D_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="2"/>
<pin id="499" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="D_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="zext_ln345_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="1"/>
<pin id="504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln345_2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="y_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="A_addr_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="1"/>
<pin id="517" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="82" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="89" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="131" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="131" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="131" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="204"><net_src comp="131" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="142" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="142" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="142" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="142" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="221" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="253"><net_src comp="62" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="76" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="259"><net_src comp="153" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="153" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="153" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="153" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="272" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="266" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="278" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="256" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="153" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="303" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="297" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="335"><net_src comp="62" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="62" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="332" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="336" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="62" pin="7"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="344" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="352" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="362"><net_src comp="149" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="368"><net_src comp="165" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="6" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="165" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="12" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="165" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="384"><net_src comp="161" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="177" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="6" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="177" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="12" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="177" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="177" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="24" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="397" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="401" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="433"><net_src comp="76" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="429" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="441"><net_src comp="190" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="446"><net_src comp="56" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="451"><net_src comp="201" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="459"><net_src comp="211" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="464"><net_src comp="69" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="472"><net_src comp="266" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="477"><net_src comp="82" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="482"><net_src comp="89" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="490"><net_src comp="370" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="495"><net_src comp="112" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="500"><net_src comp="106" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="505"><net_src comp="381" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="513"><net_src comp="391" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="518"><net_src comp="119" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {10 }
 - Input state : 
	Port: theta : A | {3 4 9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln336 : 1
		x_3 : 1
		br_ln336 : 2
		zext_ln337 : 1
		C_addr : 2
		store_ln337 : 3
		zext_ln339_1 : 1
	State 3
		icmp_ln338 : 1
		y : 1
		br_ln338 : 2
		zext_ln339_2 : 1
		shl_ln : 1
		add_ln339_1 : 2
		zext_ln339_3 : 3
		add_ln339 : 4
		zext_ln339 : 5
		A_addr : 6
		A_load : 7
	State 4
		xor_ln339 : 1
		store_ln339 : 1
	State 5
		zext_ln341 : 1
		icmp_ln341 : 1
		x : 1
		br_ln341 : 2
		icmp_ln342 : 2
		xor_ln342_1 : 1
		select_ln342 : 3
		zext_ln342 : 4
		C_addr_1 : 5
		C_load : 6
		add_ln342_1 : 2
		icmp_ln342_1 : 3
		add_ln342_2 : 1
		sext_ln342 : 2
		select_ln342_1 : 4
		zext_ln342_1 : 5
		C_addr_2 : 6
		C_load_1 : 7
	State 6
		trunc_ln342 : 1
		tmp_31 : 1
		or_ln : 2
		xor_ln342 : 3
		D_addr : 1
		store_ln342 : 3
	State 7
		icmp_ln343 : 1
		x_4 : 1
		br_ln343 : 2
		zext_ln345 : 1
		D_addr_1 : 2
		D_load : 3
	State 8
	State 9
		icmp_ln344 : 1
		y_2 : 1
		br_ln344 : 2
		zext_ln345_3 : 1
		shl_ln2 : 1
		add_ln345_1 : 2
		zext_ln345_4 : 3
		add_ln345 : 4
		zext_ln345_1 : 5
		A_addr_1 : 6
		A_load_1 : 7
	State 10
		xor_ln345 : 1
		store_ln345 : 1
		empty_142 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln339_fu_249   |    0    |    64   |
|    xor   |   xor_ln342_1_fu_278  |    0    |    3    |
|          |    xor_ln342_fu_352   |    0    |    64   |
|          |    xor_ln345_fu_429   |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |       x_3_fu_190      |    0    |    12   |
|          |        y_fu_211       |    0    |    12   |
|          |   add_ln339_1_fu_229  |    0    |    12   |
|          |    add_ln339_fu_238   |    0    |    15   |
|          |        x_fu_266       |    0    |    12   |
|    add   |   add_ln342_1_fu_297  |    0    |    13   |
|          |   add_ln342_2_fu_309  |    0    |    12   |
|          |       x_4_fu_370      |    0    |    12   |
|          |       y_2_fu_391      |    0    |    12   |
|          |   add_ln345_1_fu_409  |    0    |    12   |
|          |    add_ln345_fu_418   |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln336_fu_184   |    0    |    9    |
|          |   icmp_ln338_fu_205   |    0    |    9    |
|          |   icmp_ln341_fu_260   |    0    |    9    |
|   icmp   |   icmp_ln342_fu_272   |    0    |    9    |
|          |  icmp_ln342_1_fu_303  |    0    |    9    |
|          |   icmp_ln343_fu_364   |    0    |    9    |
|          |   icmp_ln344_fu_385   |    0    |    9    |
|----------|-----------------------|---------|---------|
|  select  |  select_ln342_fu_284  |    0    |    3    |
|          | select_ln342_1_fu_319 |    0    |    4    |
|----------|-----------------------|---------|---------|
|          |   zext_ln337_fu_196   |    0    |    0    |
|          |  zext_ln339_1_fu_201  |    0    |    0    |
|          |  zext_ln339_2_fu_217  |    0    |    0    |
|          |  zext_ln339_3_fu_234  |    0    |    0    |
|          |   zext_ln339_fu_244   |    0    |    0    |
|          |   zext_ln341_fu_256   |    0    |    0    |
|   zext   |   zext_ln342_fu_292   |    0    |    0    |
|          |  zext_ln342_1_fu_327  |    0    |    0    |
|          |  zext_ln342_2_fu_359  |    0    |    0    |
|          |   zext_ln345_fu_376   |    0    |    0    |
|          |  zext_ln345_2_fu_381  |    0    |    0    |
|          |  zext_ln345_3_fu_397  |    0    |    0    |
|          |  zext_ln345_4_fu_414  |    0    |    0    |
|          |  zext_ln345_1_fu_424  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     shl_ln_fu_221     |    0    |    0    |
|bitconcatenate|      or_ln_fu_344     |    0    |    0    |
|          |     shl_ln2_fu_401    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln342_fu_315   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln342_fu_332  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|     tmp_31_fu_336     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   404   |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  C |    0   |   128  |    5   |    0   |
|  D |    0   |   128  |    5   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   256  |   10   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_1_reg_515  |    5   |
|   A_addr_reg_461   |    5   |
|  C_addr_1_reg_474  |    3   |
|  C_addr_2_reg_479  |    3   |
|   C_addr_reg_443   |    3   |
|  D_addr_1_reg_492  |    3   |
|   D_load_reg_497   |   64   |
|     x_0_reg_127    |    3   |
|     x_1_reg_149    |    3   |
|     x_2_reg_161    |    3   |
|     x_3_reg_438    |    3   |
|     x_4_reg_487    |    3   |
|      x_reg_469     |    3   |
|     y_0_reg_138    |    3   |
|     y_1_reg_173    |    3   |
|     y_2_reg_510    |    3   |
|      y_reg_456     |    3   |
|zext_ln339_1_reg_448|    4   |
|zext_ln345_2_reg_502|    4   |
+--------------------+--------+
|        Total       |   124  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_62 |  p0  |   4  |   3  |   12   ||    21   |
|  grp_access_fu_62 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_62 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_76 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_106 |  p0  |   3  |   3  |    9   ||    15   |
|    x_1_reg_149    |  p0  |   2  |   3  |    6   ||    9    |
|    x_2_reg_161    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   181  || 9.95875 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   404  |    -   |
|   Memory  |    0   |    -   |   256  |   10   |    0   |
|Multiplexer|    -   |    9   |    -   |   93   |    -   |
|  Register |    -   |    -   |   124  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   380  |   507  |    0   |
+-----------+--------+--------+--------+--------+--------+
