# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.000512 1024 4.58701e-41 610 47680 2.23434 34.1252 65.609 102.019 102.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.000512 1024 4.56991e-41 610 47664 2.2369 41.985 65.5292 109.805 109.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.000512 1024 4.58869e-41 610 47680 2.23715 44.0607 65.8789 112.228 112.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.000512 1024 4.58014e-41 610 47616 2.23222 40.5078 65.513 108.305 108.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.000512 1024 4.56011e-41 610 47600 2.22762 41.1084 65.4999 108.886 108.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.000512 1024 4.57664e-41 610 47600 2.23197 41.9797 65.5136 109.777 109.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.000512 1024 4.55758e-41 610 47640 2.23642 42.5569 65.6365 110.483 110.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.000512 1024 4.55744e-41 610 47616 2.23846 41.6068 65.5567 109.454 109.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.000512 1024 4.56389e-41 610 47424 2.2271 41.2877 65.3894 108.959 109.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.000512 1024 4.56291e-41 610 47400 2.22256 44.5793 65.3583 112.213 112.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.000512 1024 4.56417e-41 610 47360 2.22915 50.7878 65.4474 118.516 118.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 0.000512 1024 4.58379e-41 615 47744 2.24032 35.2546 65.6578 103.205 103.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.000512 1024 4.57202e-41 615 47720 2.24003 35.6261 65.5914 103.508 103.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.000512 1024 4.58603e-41 615 47712 2.24051 35.8748 65.5874 103.757 103.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.000512 1024 4.56235e-41 615 47712 2.24042 36.0677 65.5961 103.956 104.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.000512 1024 4.59051e-41 615 47680 2.24054 36.5818 65.6158 104.491 104.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.000512 1024 4.57706e-41 615 47664 2.24179 42.6708 65.5374 110.504 110.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.000512 1024 4.57132e-41 615 47680 2.24304 41.9831 65.6393 109.92 109.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.000512 1024 4.56543e-41 615 47616 2.23376 44.3349 65.5213 112.142 112.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.000512 1024 4.57664e-41 615 47600 2.23747 45.2424 65.5106 113.041 113.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.000512 1024 4.5566e-41 615 47600 2.23437 44.7151 65.5237 112.527 112.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.000512 1024 4.58127e-41 615 47640 2.2392 44.7444 65.5864 112.622 112.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.000512 1024 4.56375e-41 615 47616 2.24157 42.4919 65.6159 110.401 110.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.000512 1024 4.56445e-41 615 47424 2.22822 46.5331 65.3962 114.207 114.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.000512 1024 4.58533e-41 615 47400 2.23034 49.3863 65.414 117.081 117.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.000512 1024 4.5744e-41 615 47360 2.23088 45.3251 65.4033 113.013 113.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 0.000512 1024 4.58589e-41 620 47712 2.24051 33.6466 65.5777 101.518 101.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.000512 1024 4.57412e-41 620 47720 2.24333 37.888 65.6599 105.843 105.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.000512 1024 4.5716e-41 620 47712 2.24051 35.7555 65.6585 103.705 103.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.000512 1024 4.57706e-41 620 47712 2.2424 36.3337 65.6615 104.291 104.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.000512 1024 4.56095e-41 620 47680 2.24051 35.3342 65.5793 103.206 103.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.000512 1024 4.58505e-41 620 47664 2.23958 45.4146 65.5494 113.256 113.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.000512 1024 4.56053e-41 620 47520 2.23437 32.3339 65.5314 100.15 100.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.000512 1024 4.56053e-41 620 47680 2.24234 45.602 65.6427 113.539 113.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.000512 1024 4.55926e-41 620 47520 2.23581 31.3686 65.5382 99.195 99.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.000512 1024 4.57538e-41 620 47616 2.23814 41.826 65.5348 109.65 109.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.000512 1024 4.56123e-41 620 47424 2.23203 29.6798 65.4595 97.4211 97.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.000512 1024 4.55632e-41 620 47600 2.23642 42.9309 65.5825 110.8 110.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.000512 1024 4.58435e-41 620 47400 2.22618 30.4415 65.3791 98.1031 98.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.000512 1024 4.56627e-41 620 47600 2.23558 53.6064 65.5853 121.48 121.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.000512 1024 4.56487e-41 620 47488 2.23459 34.773 65.5991 102.658 102.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.000512 1024 4.56893e-41 620 47640 2.24205 52.2657 65.6538 120.212 120.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.000512 1024 4.57902e-41 620 47520 2.24464 35.417 65.6601 103.375 103.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.000512 1024 4.58953e-41 620 47616 2.24 50.7307 65.6386 118.66 118.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.000512 1024 4.57174e-41 620 47360 2.23232 34.6778 65.4099 102.371 102.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.000512 1024 4.56585e-41 620 47424 2.23274 44.757 65.4109 112.452 112.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.000512 1024 4.57608e-41 620 47232 2.23222 31.0567 65.4576 98.7999 98.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.000512 1024 4.56963e-41 620 47400 2.22845 46.8417 65.3846 114.508 114.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.000512 1024 4.58967e-41 620 47200 2.22669 34.0934 65.3852 101.757 101.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 0.000512 1024 4.57174e-41 624 47712 2.24211 33.9772 65.6461 101.918 101.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.000512 1024 4.55786e-41 624 47720 2.24051 35.9072 65.6613 103.862 103.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.000512 1024 4.58841e-41 624 47712 2.24118 35.4345 65.6619 103.39 103.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.000512 1024 4.55856e-41 624 47616 2.24064 23.5777 65.6048 91.4774 91.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.000512 1024 4.58589e-41 624 47712 2.23926 40.6501 65.6749 108.615 108.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.000512 1024 4.56515e-41 624 47600 2.23437 26.7127 65.5971 94.5951 94.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.000512 1024 4.58211e-41 624 47680 2.24048 38.91 65.5939 106.796 106.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.000512 1024 4.57244e-41 624 47616 2.2408 25.3481 65.5851 93.2254 93.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.000512 1024 4.58967e-41 624 47664 2.23728 44.1958 65.6362 112.124 112.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.000512 1024 4.58547e-41 624 47520 2.23318 31.3815 65.5314 99.2001 99.2584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.000512 1024 4.5594e-41 624 47680 2.23971 42.6045 65.6599 110.557 110.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.000512 1024 4.5587e-41 624 47520 2.23491 30.0528 65.5012 97.8403 97.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.000512 1024 4.58365e-41 624 47616 2.23648 51.8799 65.5987 119.765 119.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.000512 1024 4.57692e-41 624 47424 2.22893 33.7073 65.4136 101.403 101.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.000512 1024 4.58e-41 624 47600 2.22662 51.9029 65.5416 119.724 119.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.000512 1024 4.58435e-41 624 47400 2.22429 34.8219 65.3967 102.496 102.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.000512 1024 4.56207e-41 624 47600 2.23642 50.2497 65.5463 118.088 118.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.000512 1024 4.57636e-41 624 47488 2.23642 33.714 65.5313 101.532 101.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.000512 1024 4.55716e-41 624 47640 2.24045 47.3838 65.6702 115.345 115.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.000512 1024 4.58533e-41 624 47520 2.23846 33.0027 65.6062 100.899 100.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.000512 1024 4.55744e-41 624 47616 2.24186 45.7451 65.6488 113.689 113.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.000512 1024 4.58351e-41 624 47360 2.2289 32.2007 65.4801 99.9618 100.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 0.000512 1024 4.57188e-41 625 47712 2.24432 38.1111 65.6482 106.057 106.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.000512 1024 4.56277e-41 625 47720 2.23997 34.4965 66.2506 103.037 103.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 0.000512 1024 4.56333e-41 625 47680 2.24096 22.6222 65.6657 90.5811 90.6438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.000512 1024 4.56459e-41 625 47712 2.24189 37.076 65.6717 105.043 105.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.000512 1024 4.5709e-41 625 47616 2.23603 24.5309 65.6046 92.4207 92.4809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.000512 1024 4.57314e-41 625 47656 2.23533 39.1274 65.558 106.973 107.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.000512 1024 4.56977e-41 625 47600 2.23638 25.7028 65.556 93.5492 93.6133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.000512 1024 4.56753e-41 625 47680 2.24051 39.2063 65.648 107.146 107.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.000512 1024 4.55954e-41 625 47616 2.24074 26.1854 65.5888 94.0698 94.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.000512 1024 4.56837e-41 625 47664 2.24256 45.1668 65.6425 113.103 113.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.000512 1024 4.57398e-41 625 47520 2.23226 31.8974 65.4767 99.6585 99.7197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.000512 1024 4.58575e-41 625 47680 2.2487 42.9691 65.6108 110.881 110.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.000512 1024 4.5779e-41 625 47520 2.23664 30.3793 65.4873 98.1554 98.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.000512 1024 4.5559e-41 625 47616 2.24026 51.4081 65.5561 119.254 119.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.000512 1024 4.57538e-41 625 47424 2.23027 33.6138 65.4248 101.32 101.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.000512 1024 4.5744e-41 625 47600 2.23437 52.4431 65.5857 120.317 120.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.000512 1024 4.56263e-41 625 47400 2.22624 35.6413 65.4505 103.37 103.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.000512 1024 4.56207e-41 625 47600 2.24038 48.5315 65.5496 116.373 116.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.000512 1024 4.58491e-41 625 47488 2.23891 32.7659 65.5483 100.604 100.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.000512 1024 4.57468e-41 625 47640 2.24006 46.5948 65.6738 114.561 114.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.000512 1024 4.58463e-41 625 47520 2.23507 32.7888 65.6688 100.744 100.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.000512 1024 4.57132e-41 625 47616 2.24125 47.2455 66.2131 115.752 115.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.000512 1024 4.59051e-41 625 47360 2.23232 32.5038 65.4802 100.268 100.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 0.000512 1024 4.56585e-41 608 47744 2.24099 32.6717 65.59 100.556 100.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 0.000512 1024 4.56431e-41 608 47680 2.23853 21.4157 65.6012 89.3055 89.3665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.000512 1024 4.56053e-41 608 47720 2.2393 33.7491 65.5734 101.616 101.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.000512 1024 4.58967e-41 608 47680 2.24026 22.4284 65.5688 90.2906 90.3507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.000512 1024 4.56865e-41 608 47712 2.24256 37.5606 65.5711 105.425 105.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.000512 1024 4.573e-41 608 47616 2.23654 23.4885 65.5629 91.3404 91.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.000512 1024 4.56151e-41 608 47712 2.23894 35.33 65.6435 103.264 103.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.000512 1024 4.56655e-41 608 47600 2.23437 23.0084 65.563 90.8584 90.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.000512 1024 4.57538e-41 608 47544 2.23408 19.5607 66.1346 87.9826 88.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.000512 1024 4.57216e-41 608 47680 2.23642 35.2926 65.5983 103.178 103.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.000512 1024 4.57734e-41 608 47616 2.24051 23.4044 65.5502 91.2448 91.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.000512 1024 4.58519e-41 608 47424 2.23027 19.6014 65.4427 87.3259 87.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.000512 1024 4.58841e-41 608 47664 2.23856 50.6368 65.5363 118.464 118.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.000512 1024 4.56921e-41 608 47520 2.23312 32.9651 65.4544 100.704 100.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.000512 1024 4.57132e-41 608 47520 2.23834 27.6828 65.5412 95.5154 95.5781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.000512 1024 4.58225e-41 608 47680 2.24246 48.9486 65.5708 116.813 116.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.000512 1024 4.58603e-41 608 47520 2.23437 33.3062 65.4574 101.048 101.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.000512 1024 4.56305e-41 608 47520 2.23846 26.8898 65.6174 94.7964 94.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.000512 1024 4.58491e-41 608 47616 2.23702 43.6347 65.5521 111.477 111.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.000512 1024 4.5744e-41 608 47424 2.23245 30.5295 65.4419 98.2548 98.3159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.000512 1024 4.58855e-41 608 47232 2.22755 27.224 65.292 94.796 94.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.000512 1024 4.55632e-41 608 47600 2.2295 45.8494 65.4925 113.624 113.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.000512 1024 4.58155e-41 608 47400 2.22592 31.2607 65.3527 98.8923 98.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.000512 1024 4.58393e-41 608 47400 2.2361 27.712 65.5572 95.5559 95.6165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.000512 1024 4.56277e-41 608 47600 2.23472 43.2607 65.5709 111.117 111.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.000512 1024 4.56459e-41 608 47488 2.23642 30.5133 65.4951 98.2963 98.3593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.000512 1024 4.56907e-41 608 47376 2.23597 26.2403 65.562 94.0932 94.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.000512 1024 4.57832e-41 608 47640 2.23789 44.6505 65.5863 112.525 112.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.000512 1024 4.56193e-41 608 47520 2.24243 31.0095 65.5741 98.8756 98.9355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.000512 1024 4.57188e-41 608 47160 2.22534 26.3188 65.2989 93.8932 93.9527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.000512 1024 4.57048e-41 608 47616 2.23821 43.2527 65.5962 111.137 111.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.000512 1024 4.57342e-41 608 47360 2.22874 31.5597 65.3792 99.222 99.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.000512 1024 4.56669e-41 608 47232 2.2289 26.5376 65.442 94.2599 94.3221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 0.000512 1024 4.57776e-41 640 47680 2.2399 35.3341 65.6326 103.257 103.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 0.000512 1024 4.58659e-41 640 47616 2.23635 23.4636 65.5267 91.2787 91.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.000512 1024 4.57818e-41 640 47680 2.24035 39.2027 65.6534 107.147 107.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.000512 1024 4.58813e-41 640 47600 2.2392 26.0645 65.5319 93.8863 93.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 0.000512 1024 4.59107e-41 640 47520 2.23398 21.6838 65.4916 89.464 89.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.000512 1024 4.58098e-41 640 47664 2.23613 37.2192 65.6339 105.142 105.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.000512 1024 4.55954e-41 640 47616 2.24051 24.3016 65.6319 92.2258 92.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.000512 1024 4.58911e-41 640 47520 2.2368 20.036 65.5751 87.9003 87.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.000512 1024 4.573e-41 640 47656 2.23834 50.0866 65.5849 117.963 118.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.000512 1024 4.55632e-41 640 47600 2.23974 32.0758 65.5651 99.9308 99.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.000512 1024 4.56935e-41 640 47544 2.23901 27.3512 65.5849 95.2281 95.2873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.000512 1024 4.5587e-41 640 47616 2.23642 47.6406 65.5823 115.512 115.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.000512 1024 4.5559e-41 640 47488 2.23437 29.9781 65.4495 97.7123 97.7725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.000512 1024 4.57328e-41 640 47424 2.23232 24.7532 65.4618 92.4992 92.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.000512 1024 4.56361e-41 640 47664 2.24461 48.3535 65.6802 116.329 116.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.000512 1024 4.56767e-41 640 47520 2.23846 33.5442 65.5732 101.407 101.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.000512 1024 4.56291e-41 640 47520 2.24621 29.3816 65.6664 97.346 97.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.000512 1024 4.55814e-41 640 47232 2.22413 26.3138 65.3684 93.9623 94.0247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.000512 1024 4.57916e-41 640 47600 2.23888 47.3828 65.5883 115.261 115.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.000512 1024 4.58323e-41 640 47520 2.2383 32.8745 65.5365 100.701 100.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.000512 1024 4.58519e-41 640 47280 2.22413 28.9648 65.3299 96.5714 96.6325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.000512 1024 4.5559e-41 640 47360 2.23795 26.0693 65.5376 93.8981 93.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.000512 1024 4.58939e-41 640 47616 2.24003 45.611 65.5714 113.474 113.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.000512 1024 4.57622e-41 640 47424 2.23328 31.7601 65.452 99.4988 99.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.000512 1024 4.57328e-41 640 47232 2.22618 26.7005 65.3642 94.3446 94.4049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.000512 1024 4.56081e-41 640 47232 2.23421 25.0239 65.5033 92.8145 92.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.000512 1024 4.55744e-41 640 47600 2.2367 46.4934 65.5623 114.344 114.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.000512 1024 4.55856e-41 640 47400 2.23469 33.7286 65.4848 101.501 101.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.000512 1024 4.58841e-41 640 47400 2.23437 28.2941 65.6102 96.1911 96.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.000512 1024 4.58631e-41 640 47200 2.2328 26.1813 65.4377 93.9033 93.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 0.000512 1024 4.56109e-41 624 47712 2.24058 37.9986 65.58 105.873 105.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 0.000512 1024 4.58309e-41 624 47680 2.24227 23.9748 65.6313 91.9043 91.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 0.000512 1024 4.56207e-41 624 47616 2.23843 19.9356 65.531 87.7592 87.8211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.000512 1024 4.59009e-41 624 47720 2.2399 36.1491 65.6081 104.049 104.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.000512 1024 4.58743e-41 624 47680 2.24288 23.5836 65.656 91.5367 91.5989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.000512 1024 4.57734e-41 624 47640 2.23846 19.7085 65.6704 87.6708 87.7268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.000512 1024 4.56907e-41 624 47712 2.24051 47.8348 65.6114 115.737 115.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.000512 1024 4.55983e-41 624 47616 2.23846 30.3975 65.5509 98.2418 98.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.000512 1024 4.58127e-41 624 47520 2.23232 25.9884 65.526 93.8009 93.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.000512 1024 4.56865e-41 624 47424 2.23027 22.0379 65.4142 89.7346 89.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.000512 1024 4.56333e-41 624 47712 2.24051 46.0252 65.6826 114.003 114.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.000512 1024 4.58281e-41 624 47600 2.23523 29.2963 65.5419 97.1246 97.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.000512 1024 4.57678e-41 624 47544 2.23232 24.72 65.5891 92.5939 92.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.000512 1024 4.58855e-41 624 47488 2.23536 21.7252 65.5443 89.5569 89.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.000512 1024 4.58603e-41 624 47680 2.24208 43.849 65.6341 111.776 111.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.000512 1024 4.55954e-41 624 47616 2.24195 28.6713 65.6249 96.5902 96.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.000512 1024 4.56515e-41 624 47424 2.22659 23.6177 65.4132 91.3102 91.3715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.000512 1024 4.58953e-41 624 47360 2.22618 21.2781 65.4128 88.9723 89.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.000512 1024 4.5744e-41 624 47664 2.24051 44.8986 65.637 112.828 112.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.000512 1024 4.55576e-41 624 47520 2.23005 31.7153 65.4919 99.4875 99.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.000512 1024 4.58056e-41 624 47520 2.23786 27.2252 65.635 95.1493 95.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.000512 1024 4.58295e-41 624 47232 2.22726 25.5549 65.3402 93.1748 93.2352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.000512 1024 4.58169e-41 624 47680 2.23846 44.9434 65.6658 112.901 112.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.000512 1024 4.56347e-41 624 47520 2.23494 31.208 65.5481 99.0424 99.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.000512 1024 4.58967e-41 624 47520 2.23914 26.868 65.6547 94.8148 94.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.000512 1024 4.56543e-41 624 47360 2.2344 24.6992 65.5549 92.5414 92.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 0.000512 1024 4.59065e-41 650 47680 2.23757 39.7384 65.5855 107.614 107.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 0.000512 1024 4.55758e-41 650 47616 2.23382 26.3884 65.5618 94.2355 94.2981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 0.000512 1024 4.56347e-41 650 47616 2.23344 21.9261 65.6523 89.8634 89.9233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.000512 1024 4.57468e-41 650 47680 2.24051 37.4968 65.6115 105.403 105.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.000512 1024 4.57944e-41 650 47600 2.2328 24.5804 65.5585 92.4234 92.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.000512 1024 4.58547e-41 650 47520 2.22963 20.5133 65.5067 88.3018 88.3635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 0.000512 1024 4.58056e-41 650 47520 2.23232 18.1201 65.5616 85.964 86.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.000512 1024 4.57468e-41 650 47664 2.2345 49.2394 65.6555 117.184 117.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.000512 1024 4.58197e-41 650 47616 2.23482 31.0108 65.6476 98.9478 99.0127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.000512 1024 4.57944e-41 650 47520 2.23437 26.3199 65.5931 94.1958 94.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.000512 1024 4.5772e-41 650 47424 2.22822 22.6222 65.5403 90.4418 90.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.000512 1024 4.58365e-41 650 47656 2.23341 47.3228 65.6618 115.276 115.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.000512 1024 4.58631e-41 650 47600 2.23274 30.3621 65.6564 98.3025 98.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.000512 1024 4.57818e-41 650 47544 2.23248 25.29 65.5981 93.177 93.2367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.000512 1024 4.58953e-41 650 47488 2.23434 22.1156 65.6486 90.0503 90.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.000512 1024 4.58323e-41 650 47616 2.23053 44.3946 65.6314 112.307 112.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.000512 1024 4.56151e-41 650 47488 2.22448 29.9008 65.4641 97.6437 97.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.000512 1024 4.58239e-41 650 47424 2.22618 25.21 65.5141 93.0046 93.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.000512 1024 4.58435e-41 650 47360 2.22397 22.6121 65.5229 90.41 90.4704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.000512 1024 4.56151e-41 650 47592 2.23574 48.605 65.592 116.483 116.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.000512 1024 4.57776e-41 650 47520 2.23232 34.1176 65.538 101.94 102.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.000512 1024 4.57566e-41 650 47304 2.21853 28.757 65.4058 96.4321 96.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.000512 1024 4.58323e-41 650 47232 2.21981 26.6427 65.4002 94.3125 94.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.000512 1024 4.5737e-41 650 47160 2.22138 25.985 65.3357 93.5936 93.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.000512 1024 4.56837e-41 650 47600 2.23232 46.7904 65.5606 114.635 114.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.000512 1024 4.5779e-41 650 47520 2.23373 33.2602 65.5616 101.106 101.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.000512 1024 4.58281e-41 650 47280 2.21984 27.9835 65.3404 95.5927 95.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.000512 1024 4.57748e-41 650 47360 2.23414 26.1934 65.6199 94.0989 94.1605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.000512 1024 4.57468e-41 650 47200 2.22186 26.4688 65.4492 94.1914 94.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.000512 1024 4.57174e-41 660 47648 2.2415 37.8228 65.6433 105.759 105.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 0.000512 1024 4.58169e-41 660 47616 2.24304 24.848 65.5851 92.7271 92.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 0.000512 1024 4.57342e-41 660 47520 2.2368 20.6787 65.5073 88.474 88.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 0.000512 1024 4.58715e-41 660 47488 2.23437 18.2086 65.5087 86.0017 86.0635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.000512 1024 4.59009e-41 660 47640 2.24051 50.3807 65.6364 118.308 118.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.000512 1024 4.58028e-41 660 47600 2.24051 31.6044 65.5849 99.4816 99.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.000512 1024 4.57033e-41 660 47520 2.23325 26.8218 65.5924 94.7012 94.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 0.000512 1024 4.57608e-41 660 47520 2.24074 22.983 65.5818 90.8559 90.9156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.000512 1024 4.57482e-41 660 47616 2.23648 48.1935 65.6211 116.102 116.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.000512 1024 4.58253e-41 660 47520 2.23629 30.5657 65.5008 98.3533 98.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.000512 1024 4.55912e-41 660 47520 2.23907 25.3836 65.6251 93.2975 93.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.000512 1024 4.55562e-41 660 47424 2.23683 22.2208 65.5583 90.0676 90.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.000512 1024 4.56067e-41 660 47280 2.23027 19.8466 65.3687 87.498 87.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.000512 1024 4.56473e-41 660 47600 2.23949 44.2163 65.544 112.053 112.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.000512 1024 4.5779e-41 660 47488 2.23107 29.3913 65.4744 97.1467 97.2062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.000512 1024 4.56305e-41 660 47376 2.22838 24.705 65.4017 92.3876 92.4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.000512 1024 4.57538e-41 660 47264 2.22822 21.9199 65.378 89.5776 89.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.000512 1024 4.57426e-41 660 47320 2.23232 19.6312 65.5363 87.4531 87.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.000512 1024 4.57986e-41 660 47616 2.24582 42.5021 65.5809 110.382 110.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.000512 1024 4.57972e-41 660 47488 2.23997 29.2106 65.5423 97.0465 97.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.000512 1024 4.56067e-41 660 47424 2.23811 24.5453 65.4962 92.3316 92.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.000512 1024 4.56851e-41 660 47360 2.23642 21.7129 65.4946 89.497 89.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.000512 1024 4.58841e-41 660 47360 2.24128 19.9598 65.5717 87.8256 87.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.000512 1024 4.58197e-41 640 47680 2.24429 35.9385 65.5874 103.823 103.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 0.000512 1024 4.57188e-41 640 47616 2.23123 23.6479 65.6 91.5296 91.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 0.000512 1024 4.55576e-41 640 47616 2.2409 19.7755 65.6422 87.7092 87.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 0.000512 1024 4.58028e-41 640 47488 2.23437 17.3228 65.5066 85.1141 85.1748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.000512 1024 4.57076e-41 640 47680 2.24461 47.2649 65.5912 115.151 115.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.000512 1024 4.57454e-41 640 47600 2.23462 29.4726 65.5918 97.3507 97.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.000512 1024 4.58743e-41 640 47520 2.23232 24.4715 65.5278 92.2841 92.3487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.000512 1024 4.58995e-41 640 47520 2.23696 21.6085 65.5317 89.4304 89.4914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 0.000512 1024 4.5793e-41 640 47400 2.23229 19.0124 65.4838 86.7787 86.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.000512 1024 4.57188e-41 640 47664 2.24051 45.1154 65.6441 113.05 113.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.000512 1024 4.59023e-41 640 47616 2.24013 28.6136 65.6427 96.5481 96.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.000512 1024 4.58155e-41 640 47520 2.24051 23.4885 65.562 91.3416 91.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.000512 1024 4.5779e-41 640 47424 2.2328 21.1172 65.45 88.8518 88.9139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.000512 1024 4.56739e-41 640 47280 2.22848 18.1937 65.3795 85.8518 85.9141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.000512 1024 4.56389e-41 640 47656 2.23811 41.956 65.5783 109.826 109.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.000512 1024 4.55674e-41 640 47600 2.23824 27.1974 65.642 95.1306 95.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.000512 1024 4.56123e-41 640 47544 2.23846 22.9869 65.6281 90.9032 90.9651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.000512 1024 4.58239e-41 640 47488 2.24022 20.5258 65.644 88.4616 88.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.000512 1024 4.57776e-41 640 47320 2.23232 17.9276 65.4836 85.6966 85.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.000512 1024 4.56011e-41 640 47616 2.23446 40.9456 65.5292 108.759 108.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.000512 1024 4.57384e-41 640 47488 2.23539 27.1917 65.5036 94.9864 95.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.000512 1024 4.56949e-41 640 47424 2.23226 22.8598 65.4352 90.579 90.6437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.000512 1024 4.5723e-41 640 47360 2.23181 20.7725 65.5155 88.5719 88.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.000512 1024 4.56725e-41 640 47360 2.23754 18.7385 65.5451 86.5729 86.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.000512 1024 4.58659e-41 640 47232 2.23027 18.2558 65.5063 86.0417 86.1024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1420 0.000512 1024 4.58169e-41 640 47712 2.24118 35.6229 65.6596 103.579 103.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.000512 1024 4.56095e-41 640 47680 2.24128 40.2443 65.5824 108.121 108.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.000512 1024 4.5779e-41 640 47616 2.2359 26.6106 65.5421 94.443 94.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 0.000512 1024 4.55842e-41 640 47616 2.24051 22.1632 65.58 90.0364 90.1002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 0.000512 1024 4.58491e-41 640 47488 2.23021 19.878 65.4507 87.6114 87.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 0.000512 1024 4.58337e-41 640 47520 2.2369 17.764 65.5332 85.5868 85.6494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 0.000512 1024 4.56277e-41 640 47424 2.23424 17.2103 65.4492 84.9439 85.0053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 0.000512 1024 4.5779e-41 640 47488 2.23846 15.9088 65.6322 83.8307 83.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 0.000512 1024 4.59037e-41 640 47360 2.23382 15.0897 65.441 82.8151 82.8764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 0.000512 1024 4.56935e-41 660 47264 2.22678 15.3159 65.3714 82.9645 83.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 0.000512 1024 4.58743e-41 640 47488 2.23949 14.8496 65.5906 82.731 82.7934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 0.000512 1024 4.5772e-41 650 47320 2.22198 15.3862 65.4881 83.1477 83.2102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 0.000512 1024 4.55842e-41 624 47320 2.22717 14.4891 65.4051 82.1734 82.2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 0.000512 1024 4.55758e-41 608 47616 2.23898 16.0031 65.6136 83.9066 83.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 0.000512 1024 4.57146e-41 608 47040 2.22413 23.0113 65.2565 90.5448 90.6069
