v++ -c -k  aes192Cfb8Dec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Dec.cpp -o aes192Cfb8Dec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192Cfb8Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Enc.cpp -o aes192Cfb8Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Dec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/log/aes192Cfb8Dec

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/log/aes192Cfb8Enc
Running Dispatch Server on port:37787
Running Dispatch Server on port:42921
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo.compile_summary, at Mon Jan 23 23:30:20 2023
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo.compile_summary, at Mon Jan 23 23:30:20 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:30:20 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:30:20 2023
Running Rule Check Server on port:45935
Running Rule Check Server on port:36507
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc/v++_compile_aes192Cfb8Enc_guidance.html', at Mon Jan 23 23:30:23 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Dec/v++_compile_aes192Cfb8Dec_guidance.html', at Mon Jan 23 23:30:23 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb8Enc'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb8Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb8Dec Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/aes192Cfb8Dec/aes192Cfb8Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb8_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 166, loop 'decryption_cfb8_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Dec/system_estimate_aes192Cfb8Dec.xtxt
INFO: [v++ 60-586] Created aes192Cfb8Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 8s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb8Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/aes192Cfb8Enc/aes192Cfb8Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_4_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb8_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 26, loop 'encryption_cfb8_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_15_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc/system_estimate_aes192Cfb8Enc.xtxt
INFO: [v++ 60-586] Created aes192Cfb8Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 43s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb8Dec.xo aes192Cfb8Enc.xo -o aes192Cfb8.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link
Running Dispatch Server on port:44183
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.link_summary, at Mon Jan 23 23:35:08 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:35:08 2023
Running Rule Check Server on port:34267
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/v++_link_aes192Cfb8_guidance.html', at Mon Jan 23 23:35:11 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:35:21] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan 23 23:35:23 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:35:24] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb8Enc_1_0,aes192Cfb8Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb8Dec_1_0,aes192Cfb8Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:35:40] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 1864 ; free virtual = 200913
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:35:40] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb8Dec:1:aes192Cfb8Dec_1 -nk aes192Cfb8Enc:1:aes192Cfb8Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb8Dec, num: 1  {aes192Cfb8Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb8Enc, num: 1  {aes192Cfb8Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [23:35:44] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 2424 ; free virtual = 201491
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:35:44] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:35:48] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.570 ; gain = 0.000 ; free physical = 2302 ; free virtual = 201397
INFO: [v++ 60-1441] [23:35:49] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 2341 ; free virtual = 201433
INFO: [v++ 60-1443] [23:35:49] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [23:35:56] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 3422 ; free virtual = 202462
INFO: [v++ 60-1443] [23:35:56] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [23:36:00] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 2613 ; free virtual = 201664
INFO: [v++ 60-1443] [23:36:00] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb8/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb8Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb8Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[23:36:34] Run vpl: Step create_project: Started
Creating Vivado project.
[23:36:41] Run vpl: Step create_project: Completed
[23:36:41] Run vpl: Step create_bd: Started
[23:37:58] Run vpl: Step create_bd: RUNNING...
[23:39:01] Run vpl: Step create_bd: Completed
[23:39:01] Run vpl: Step update_bd: Started
[23:39:02] Run vpl: Step update_bd: Completed
[23:39:02] Run vpl: Step generate_target: Started
[23:40:18] Run vpl: Step generate_target: RUNNING...
[23:41:02] Run vpl: Step generate_target: Completed
[23:41:02] Run vpl: Step config_hw_runs: Started
[23:41:09] Run vpl: Step config_hw_runs: Completed
[23:41:09] Run vpl: Step synth: Started
[23:41:41] Block-level synthesis in progress, 0 of 16 jobs complete, 4 jobs running.
[23:42:11] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:42:41] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:43:12] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:43:42] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:44:12] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:44:43] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:45:13] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[23:45:44] Block-level synthesis in progress, 4 of 16 jobs complete, 4 jobs running.
[23:46:14] Block-level synthesis in progress, 5 of 16 jobs complete, 6 jobs running.
[23:46:45] Block-level synthesis in progress, 6 of 16 jobs complete, 7 jobs running.
[23:47:15] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[23:47:46] Block-level synthesis in progress, 8 of 16 jobs complete, 6 jobs running.
[23:48:16] Block-level synthesis in progress, 8 of 16 jobs complete, 6 jobs running.
[23:48:47] Block-level synthesis in progress, 9 of 16 jobs complete, 5 jobs running.
[23:49:17] Block-level synthesis in progress, 9 of 16 jobs complete, 6 jobs running.
[23:49:48] Block-level synthesis in progress, 11 of 16 jobs complete, 4 jobs running.
[23:50:18] Block-level synthesis in progress, 12 of 16 jobs complete, 3 jobs running.
[23:50:48] Block-level synthesis in progress, 12 of 16 jobs complete, 3 jobs running.
[23:51:19] Block-level synthesis in progress, 12 of 16 jobs complete, 4 jobs running.
[23:51:49] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:52:20] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:52:50] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[23:53:21] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:53:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:54:22] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:54:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:55:23] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:55:54] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:56:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:56:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:57:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:57:56] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:58:27] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:58:57] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:59:28] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[23:59:59] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:00:29] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[00:01:00] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:01:30] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:02:01] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:02:31] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:03:02] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:03:32] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:04:03] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:04:33] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:05:03] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:05:34] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:06:04] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:06:35] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:07:05] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:07:35] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:08:05] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:08:36] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:09:06] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:09:36] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:10:07] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[00:10:37] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[00:11:08] Top-level synthesis in progress.
[00:11:38] Top-level synthesis in progress.
[00:12:09] Top-level synthesis in progress.
[00:12:39] Top-level synthesis in progress.
[00:13:10] Top-level synthesis in progress.
[00:13:40] Top-level synthesis in progress.
[00:14:11] Top-level synthesis in progress.
[00:14:23] Run vpl: Step synth: Completed
[00:14:23] Run vpl: Step impl: Started
[00:27:04] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 50m 59s 

[00:27:04] Starting logic optimization..
[00:28:35] Phase 1 Retarget
[00:28:35] Phase 2 Constant propagation
[00:29:05] Phase 3 Sweep
[00:29:36] Phase 4 BUFG optimization
[00:29:36] Phase 5 Shift Register Optimization
[00:29:36] Phase 6 Post Processing Netlist
[00:32:07] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 03s 

[00:32:07] Starting logic placement..
[00:32:38] Phase 1 Placer Initialization
[00:32:38] Phase 1.1 Placer Initialization Netlist Sorting
[00:38:13] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[00:39:44] Phase 1.3 Build Placer Netlist Model
[00:42:46] Phase 1.4 Constrain Clocks/Macros
[00:43:17] Phase 2 Global Placement
[00:43:17] Phase 2.1 Floorplanning
[00:44:18] Phase 2.1.1 Partition Driven Placement
[00:44:18] Phase 2.1.1.1 PBP: Partition Driven Placement
[00:45:19] Phase 2.1.1.2 PBP: Clock Region Placement
[00:48:54] Phase 2.1.1.3 PBP: Compute Congestion
[00:49:24] Phase 2.1.1.4 PBP: UpdateTiming
[00:49:24] Phase 2.1.1.5 PBP: Add part constraints
[00:49:54] Phase 2.2 Update Timing before SLR Path Opt
[00:49:54] Phase 2.3 Global Placement Core
[01:01:08] Phase 2.3.1 Physical Synthesis In Placer
[01:07:15] Phase 3 Detail Placement
[01:07:15] Phase 3.1 Commit Multi Column Macros
[01:07:15] Phase 3.2 Commit Most Macros & LUTRAMs
[01:09:48] Phase 3.3 Small Shape DP
[01:09:48] Phase 3.3.1 Small Shape Clustering
[01:10:49] Phase 3.3.2 Flow Legalize Slice Clusters
[01:11:20] Phase 3.3.3 Slice Area Swap
[01:13:22] Phase 3.4 Place Remaining
[01:13:22] Phase 3.5 Re-assign LUT pins
[01:13:22] Phase 3.6 Pipeline Register Optimization
[01:13:53] Phase 3.7 Fast Optimization
[01:14:54] Phase 4 Post Placement Optimization and Clean-Up
[01:14:54] Phase 4.1 Post Commit Optimization
[01:16:56] Phase 4.1.1 Post Placement Optimization
[01:16:56] Phase 4.1.1.1 BUFG Insertion
[01:16:56] Phase 1 Physical Synthesis Initialization
[01:17:27] Phase 4.1.1.2 BUFG Replication
[01:18:28] Phase 4.1.1.3 Replication
[01:20:00] Phase 4.2 Post Placement Cleanup
[01:20:31] Phase 4.3 Placer Reporting
[01:20:31] Phase 4.3.1 Print Estimated Congestion
[01:21:01] Phase 4.4 Final Placement Cleanup
[01:35:16] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 03m 08s 

[01:35:16] Starting logic routing..
[01:37:18] Phase 1 Build RT Design
[01:40:53] Phase 2 Router Initialization
[01:40:53] Phase 2.1 Fix Topology Constraints
[01:46:28] Phase 2.2 Pre Route Cleanup
[01:46:28] Phase 2.3 Global Clock Net Routing
[01:47:30] Phase 2.4 Update Timing
[01:50:34] Phase 2.5 Update Timing for Bus Skew
[01:50:34] Phase 2.5.1 Update Timing
[01:52:05] Phase 3 Initial Routing
[01:52:05] Phase 3.1 Global Routing
[01:54:07] Phase 4 Rip-up And Reroute
[01:54:07] Phase 4.1 Global Iteration 0
[02:06:52] Phase 4.2 Global Iteration 1
[02:09:25] Phase 4.3 Global Iteration 2
[02:12:29] Phase 5 Delay and Skew Optimization
[02:12:29] Phase 5.1 Delay CleanUp
[02:12:29] Phase 5.1.1 Update Timing
[02:14:01] Phase 5.2 Clock Skew Optimization
[02:14:01] Phase 6 Post Hold Fix
[02:14:01] Phase 6.1 Hold Fix Iter
[02:14:01] Phase 6.1.1 Update Timing
[02:15:32] Phase 7 Leaf Clock Prog Delay Opt
[02:16:34] Phase 8 Route finalize
[02:17:05] Phase 9 Verifying routed nets
[02:17:05] Phase 10 Depositing Routes
[02:18:37] Phase 11 Post Router Timing
[02:18:37] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 43m 20s 

[02:18:37] Starting bitstream generation..
[02:40:35] Creating bitmap...
[02:51:50] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[02:51:50] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 33m 13s 
[02:54:00] Run vpl: Step impl: Completed
[02:54:01] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [02:54:02] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:18 ; elapsed = 03:18:02 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 109083 ; free virtual = 205806
INFO: [v++ 60-1443] [02:54:02] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [02:54:08] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 111527 ; free virtual = 208276
INFO: [v++ 60-1443] [02:54:08] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 33723756 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4021 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 12762 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18645 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (33788898 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [02:54:08] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 111495 ; free virtual = 208276
INFO: [v++ 60-1443] [02:54:08] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [02:54:09] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 111495 ; free virtual = 208277
INFO: [v++ 60-1443] [02:54:09] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [02:54:09] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 111496 ; free virtual = 208278
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/system_estimate_aes192Cfb8.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.ltx
INFO: [v++ 60-586] Created aes192Cfb8.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/v++_link_aes192Cfb8_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 19m 12s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb8Dec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Dec.cpp -o aes192Cfb8Dec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192Cfb8Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Enc.cpp -o aes192Cfb8Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Dec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/log/aes192Cfb8Dec
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/log/aes192Cfb8Enc
Running Dispatch Server on port:34607
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo.compile_summary, at Wed Jan 25 19:08:16 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:08:16 2023
Running Dispatch Server on port:45691
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo.compile_summary, at Wed Jan 25 19:08:16 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:08:16 2023
Running Rule Check Server on port:37227
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Dec/v++_compile_aes192Cfb8Dec_guidance.html', at Wed Jan 25 19:08:20 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
Running Rule Check Server on port:46145
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc/v++_compile_aes192Cfb8Enc_guidance.html', at Wed Jan 25 19:08:20 2023
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb8Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb8Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb8Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/aes192Cfb8Enc/aes192Cfb8Enc/vitis_hls.log :
ERROR: [v++ 207-2371] conflicting types for 'aes128Cfb8Enc': /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Enc.cpp:4:6
ERROR: [v++ 60-300] Failed to build kernel(ip) aes192Cfb8Enc, see log for details: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/aes192Cfb8Enc/aes192Cfb8Enc/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/aes192Cfb8Enc/aes192Cfb8Enc/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-2371] conflicting types for 'aes128Cfb8Enc': /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Enc.cpp:4:6
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb8Dec -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Dec.cpp -o aes192Cfb8Dec.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  aes192Cfb8Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Enc.cpp -o aes192Cfb8Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/log/aes192Cfb8Enc

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Dec
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/log/aes192Cfb8Dec
Running Dispatch Server on port:43403
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo.compile_summary, at Wed Jan 25 19:11:39 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:11:39 2023
Running Dispatch Server on port:44083
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo.compile_summary, at Wed Jan 25 19:11:39 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:11:39 2023
Running Rule Check Server on port:43433
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc/v++_compile_aes192Cfb8Enc_guidance.html', at Wed Jan 25 19:11:42 2023
Running Rule Check Server on port:34261
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Dec/v++_compile_aes192Cfb8Dec_guidance.html', at Wed Jan 25 19:11:42 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb8Dec'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb8Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb8Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/aes192Cfb8Enc/aes192Cfb8Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb8_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 144, loop 'encryption_cfb8_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc/system_estimate_aes192Cfb8Enc.xtxt
INFO: [v++ 60-586] Created aes192Cfb8Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 59s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb8Dec Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/aes192Cfb8Dec/aes192Cfb8Dec/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_cfb8_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 166, loop 'decryption_cfb8_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Dec/system_estimate_aes192Cfb8Dec.xtxt
INFO: [v++ 60-586] Created aes192Cfb8Dec.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 17s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb8Dec.xo aes192Cfb8Enc.xo -o aes192Cfb8.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link
Running Dispatch Server on port:43051
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.link_summary, at Wed Jan 25 19:15:58 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:15:58 2023
Running Rule Check Server on port:40795
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/v++_link_aes192Cfb8_guidance.html', at Wed Jan 25 19:16:00 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:16:10] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan 25 19:16:15 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:16:16] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb8Enc_1_0,aes192Cfb8Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb8Dec_1_0,aes192Cfb8Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:16:31] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 121461 ; free virtual = 216165
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:16:31] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb8Dec:1:aes192Cfb8Dec_1 -nk aes192Cfb8Enc:1:aes192Cfb8Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb8Dec, num: 1  {aes192Cfb8Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb8Enc, num: 1  {aes192Cfb8Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [19:16:42] cfgen finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 121245 ; free virtual = 216008
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:16:42] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:16:47] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 120929 ; free virtual = 215696
INFO: [v++ 60-1441] [19:16:47] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 120973 ; free virtual = 215737
INFO: [v++ 60-1443] [19:16:48] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [19:16:55] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 121550 ; free virtual = 216317
INFO: [v++ 60-1443] [19:16:55] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [19:16:59] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 120178 ; free virtual = 214957
INFO: [v++ 60-1443] [19:16:59] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb8/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb8Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb8Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[19:17:44] Run vpl: Step create_project: Started
Creating Vivado project.
[19:17:51] Run vpl: Step create_project: Completed
[19:17:51] Run vpl: Step create_bd: Started
[19:19:07] Run vpl: Step create_bd: RUNNING...
[19:19:59] Run vpl: Step create_bd: Completed
[19:19:59] Run vpl: Step update_bd: Started
[19:20:00] Run vpl: Step update_bd: Completed
[19:20:00] Run vpl: Step generate_target: Started
[19:21:16] Run vpl: Step generate_target: RUNNING...
[19:22:31] Run vpl: Step generate_target: Completed
[19:22:31] Run vpl: Step config_hw_runs: Started
[19:22:36] Run vpl: Step config_hw_runs: Completed
[19:22:36] Run vpl: Step synth: Started
[19:23:07] Block-level synthesis in progress, 0 of 16 jobs complete, 5 jobs running.
[19:23:37] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:24:08] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:24:39] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:25:09] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:25:40] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:26:11] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:26:41] Block-level synthesis in progress, 0 of 16 jobs complete, 8 jobs running.
[19:27:11] Block-level synthesis in progress, 1 of 16 jobs complete, 7 jobs running.
[19:27:42] Block-level synthesis in progress, 1 of 16 jobs complete, 8 jobs running.
[19:28:12] Block-level synthesis in progress, 2 of 16 jobs complete, 7 jobs running.
[19:28:42] Block-level synthesis in progress, 2 of 16 jobs complete, 7 jobs running.
[19:29:13] Block-level synthesis in progress, 2 of 16 jobs complete, 8 jobs running.
[19:29:43] Block-level synthesis in progress, 3 of 16 jobs complete, 7 jobs running.
[19:30:14] Block-level synthesis in progress, 6 of 16 jobs complete, 5 jobs running.
[19:30:44] Block-level synthesis in progress, 7 of 16 jobs complete, 6 jobs running.
[19:31:15] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:31:45] Block-level synthesis in progress, 8 of 16 jobs complete, 5 jobs running.
[19:32:16] Block-level synthesis in progress, 9 of 16 jobs complete, 4 jobs running.
[19:32:46] Block-level synthesis in progress, 10 of 16 jobs complete, 4 jobs running.
[19:33:17] Block-level synthesis in progress, 12 of 16 jobs complete, 3 jobs running.
[19:33:47] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:34:18] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:34:49] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:35:19] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:35:50] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:36:20] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:36:50] Block-level synthesis in progress, 13 of 16 jobs complete, 3 jobs running.
[19:37:21] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:37:51] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:38:22] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:38:52] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:39:23] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:39:53] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:40:23] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:40:54] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:41:24] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:41:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:42:25] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:42:55] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:43:26] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:43:56] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:44:27] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:44:57] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:45:28] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:45:58] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:46:28] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:46:58] Block-level synthesis in progress, 14 of 16 jobs complete, 2 jobs running.
[19:47:28] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:47:59] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:48:29] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:48:59] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:49:30] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:50:00] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:50:30] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:51:01] Block-level synthesis in progress, 15 of 16 jobs complete, 1 job running.
[19:51:31] Block-level synthesis in progress, 16 of 16 jobs complete, 0 jobs running.
[19:52:01] Top-level synthesis in progress.
[19:52:32] Top-level synthesis in progress.
[19:53:02] Top-level synthesis in progress.
[19:53:33] Top-level synthesis in progress.
[19:54:03] Top-level synthesis in progress.
[19:54:34] Top-level synthesis in progress.
[19:54:59] Run vpl: Step synth: Completed
[19:54:59] Run vpl: Step impl: Started
[20:05:39] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 48m 35s 

[20:05:39] Starting logic optimization..
[20:07:41] Phase 1 Retarget
[20:08:12] Phase 2 Constant propagation
[20:08:43] Phase 3 Sweep
[20:10:14] Phase 4 BUFG optimization
[20:10:45] Phase 5 Shift Register Optimization
[20:11:15] Phase 6 Post Processing Netlist
[20:14:49] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 09s 

[20:14:49] Starting logic placement..
[20:16:20] Phase 1 Placer Initialization
[20:16:20] Phase 1.1 Placer Initialization Netlist Sorting
[20:21:25] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:22:56] Phase 1.3 Build Placer Netlist Model
[20:25:29] Phase 1.4 Constrain Clocks/Macros
[20:25:59] Phase 2 Global Placement
[20:25:59] Phase 2.1 Floorplanning
[20:27:00] Phase 2.1.1 Partition Driven Placement
[20:27:00] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:28:01] Phase 2.1.1.2 PBP: Clock Region Placement
[20:30:04] Phase 2.1.1.3 PBP: Compute Congestion
[20:30:04] Phase 2.1.1.4 PBP: UpdateTiming
[20:30:34] Phase 2.1.1.5 PBP: Add part constraints
[20:30:34] Phase 2.2 Update Timing before SLR Path Opt
[20:31:05] Phase 2.3 Global Placement Core
[20:41:46] Phase 2.3.1 Physical Synthesis In Placer
[20:45:19] Phase 3 Detail Placement
[20:45:19] Phase 3.1 Commit Multi Column Macros
[20:45:19] Phase 3.2 Commit Most Macros & LUTRAMs
[20:46:51] Phase 3.3 Small Shape DP
[20:46:51] Phase 3.3.1 Small Shape Clustering
[20:47:52] Phase 3.3.2 Flow Legalize Slice Clusters
[20:47:52] Phase 3.3.3 Slice Area Swap
[20:49:54] Phase 3.4 Place Remaining
[20:50:25] Phase 3.5 Re-assign LUT pins
[20:50:55] Phase 3.6 Pipeline Register Optimization
[20:50:55] Phase 3.7 Fast Optimization
[20:51:57] Phase 4 Post Placement Optimization and Clean-Up
[20:51:57] Phase 4.1 Post Commit Optimization
[20:53:28] Phase 4.1.1 Post Placement Optimization
[20:53:59] Phase 4.1.1.1 BUFG Insertion
[20:53:59] Phase 1 Physical Synthesis Initialization
[20:54:29] Phase 4.1.1.2 BUFG Replication
[20:55:30] Phase 4.1.1.3 Replication
[20:56:31] Phase 4.2 Post Placement Cleanup
[20:56:31] Phase 4.3 Placer Reporting
[20:56:31] Phase 4.3.1 Print Estimated Congestion
[20:57:02] Phase 4.4 Final Placement Cleanup
[21:01:36] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 46m 47s 

[21:01:36] Starting logic routing..
[21:03:08] Phase 1 Build RT Design
[21:06:12] Phase 2 Router Initialization
[21:06:12] Phase 2.1 Fix Topology Constraints
[21:09:46] Phase 2.2 Pre Route Cleanup
[21:09:46] Phase 2.3 Global Clock Net Routing
[21:10:16] Phase 2.4 Update Timing
[21:12:49] Phase 2.5 Update Timing for Bus Skew
[21:12:49] Phase 2.5.1 Update Timing
[21:13:49] Phase 3 Initial Routing
[21:13:49] Phase 3.1 Global Routing
[21:15:51] Phase 4 Rip-up And Reroute
[21:15:51] Phase 4.1 Global Iteration 0
[21:22:59] Phase 4.2 Global Iteration 1
[21:25:01] Phase 4.3 Global Iteration 2
[21:25:32] Phase 5 Delay and Skew Optimization
[21:25:32] Phase 5.1 Delay CleanUp
[21:25:32] Phase 5.1.1 Update Timing
[21:26:33] Phase 5.2 Clock Skew Optimization
[21:27:04] Phase 6 Post Hold Fix
[21:27:04] Phase 6.1 Hold Fix Iter
[21:27:04] Phase 6.1.1 Update Timing
[21:28:05] Phase 7 Leaf Clock Prog Delay Opt
[21:29:37] Phase 8 Route finalize
[21:29:37] Phase 9 Verifying routed nets
[21:29:37] Phase 10 Depositing Routes
[21:30:38] Phase 11 Post Router Timing
[21:30:38] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 29m 02s 

[21:30:38] Starting bitstream generation..
[21:52:02] Creating bitmap...
[22:03:45] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[22:03:45] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 33m 07s 
[22:06:01] Run vpl: Step impl: Completed
[22:06:01] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [22:06:02] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:39 ; elapsed = 02:49:03 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 67533 ; free virtual = 167128
INFO: [v++ 60-1443] [22:06:02] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [22:06:08] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 69941 ; free virtual = 169534
INFO: [v++ 60-1443] [22:06:08] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 32371400 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4021 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8928 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18652 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (32432706 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [22:06:08] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 69927 ; free virtual = 169550
INFO: [v++ 60-1443] [22:06:08] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [22:06:09] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 69421 ; free virtual = 168961
INFO: [v++ 60-1443] [22:06:09] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [22:06:09] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.070 ; gain = 0.000 ; free physical = 69421 ; free virtual = 168961
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/system_estimate_aes192Cfb8.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.ltx
INFO: [v++ 60-586] Created aes192Cfb8.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/v++_link_aes192Cfb8_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 50m 21s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  aes192Cfb8Enc -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include /home/jiong/bsc-project/kernels/security/src/aes192Cfb8Enc.cpp -o aes192Cfb8Enc.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/log/aes192Cfb8Enc
Running Dispatch Server on port:43231
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo.compile_summary, at Thu Jan 26 00:40:21 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:40:21 2023
Running Rule Check Server on port:36881
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc/v++_compile_aes192Cfb8Enc_guidance.html', at Thu Jan 26 00:40:24 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'aes192Cfb8Enc'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: aes192Cfb8Enc Log file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/aes192Cfb8Enc/aes192Cfb8Enc/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_333_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_333_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'process'
INFO: [v++ 204-61] Pipelining loop 'encryption_cfb8_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 144, loop 'encryption_cfb8_loop'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 388.95 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/report/aes192Cfb8Enc/system_estimate_aes192Cfb8Enc.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created aes192Cfb8Enc.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 32s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l aes192Cfb8Dec.xo aes192Cfb8Enc.xo -o aes192Cfb8.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link
	Log files: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link
Running Dispatch Server on port:43311
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.link_summary, at Thu Jan 26 00:44:59 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:44:59 2023
Running Rule Check Server on port:45885
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/v++_link_aes192Cfb8_guidance.html', at Thu Jan 26 00:45:02 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:45:12] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo --xo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo --config /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jan 26 00:45:16 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Dec.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8Enc.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:45:17] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb8Enc_1_0,aes192Cfb8Enc -ip /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/iprepo/xilinx_com_hls_aes192Cfb8Dec_1_0,aes192Cfb8Dec -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:45:33] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 38793 ; free virtual = 196061
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:45:33] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk aes192Cfb8Dec:1:aes192Cfb8Dec_1 -nk aes192Cfb8Enc:1:aes192Cfb8Enc_1 -dmclkid 0 -r /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: aes192Cfb8Dec, num: 1  {aes192Cfb8Dec_1}
INFO: [CFGEN 83-0]   kernel: aes192Cfb8Enc, num: 1  {aes192Cfb8Enc_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.cipherTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Dec_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.plainTextBuffer to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.cipherKey to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.initVec to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument aes192Cfb8Enc_1.cipherTextBuffer to HBM[0]
INFO: [SYSTEM_LINK 82-37] [00:45:43] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 39327 ; free virtual = 197033
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:45:43] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:45:50] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 38175 ; free virtual = 196638
INFO: [v++ 60-1441] [00:45:50] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 38201 ; free virtual = 196660
INFO: [v++ 60-1443] [00:45:50] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [00:45:57] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 37687 ; free virtual = 196149
INFO: [v++ 60-1443] [00:45:57] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [00:46:01] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:04 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 37777 ; free virtual = 196163
INFO: [v++ 60-1443] [00:46:01] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/build/security_U50/aes192Cfb8/.ipcache --output_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int --log_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link --report_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link --config /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link --no-info --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb8Enc_1_0 --iprepo /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xo/ip_repo/xilinx_com_hls_aes192Cfb8Dec_1_0 --messageDb /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link/vpl.pb /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:46:22] Run vpl: Step create_project: Started
Creating Vivado project.
[00:46:29] Run vpl: Step create_project: Completed
[00:46:29] Run vpl: Step create_bd: Started
[00:47:46] Run vpl: Step create_bd: RUNNING...
[00:49:02] Run vpl: Step create_bd: RUNNING...
[00:49:29] Run vpl: Step create_bd: Completed
[00:49:29] Run vpl: Step update_bd: Started
[00:49:31] Run vpl: Step update_bd: Completed
[00:49:31] Run vpl: Step generate_target: Started
[00:50:47] Run vpl: Step generate_target: RUNNING...
[00:52:02] Run vpl: Step generate_target: RUNNING...
[00:53:18] Run vpl: Step generate_target: RUNNING...
[00:54:16] Run vpl: Step generate_target: Completed
[00:54:16] Run vpl: Step config_hw_runs: Started
[00:54:20] Run vpl: Step config_hw_runs: Completed
[00:54:20] Run vpl: Step synth: Started
[00:55:22] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:55:52] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:56:23] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:56:54] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:57:25] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:57:56] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:58:27] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:58:58] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:59:28] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[00:59:59] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[01:00:30] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[01:01:01] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[01:01:31] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[01:02:02] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[01:02:33] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[01:03:03] Block-level synthesis in progress, 1 of 8 jobs complete, 4 jobs running.
[01:03:34] Block-level synthesis in progress, 1 of 8 jobs complete, 4 jobs running.
[01:04:04] Block-level synthesis in progress, 4 of 8 jobs complete, 1 job running.
[01:04:34] Block-level synthesis in progress, 5 of 8 jobs complete, 0 jobs running.
[01:05:05] Block-level synthesis in progress, 5 of 8 jobs complete, 1 job running.
[01:05:35] Block-level synthesis in progress, 5 of 8 jobs complete, 1 job running.
[01:06:05] Block-level synthesis in progress, 5 of 8 jobs complete, 1 job running.
[01:06:36] Block-level synthesis in progress, 5 of 8 jobs complete, 1 job running.
[01:07:06] Block-level synthesis in progress, 5 of 8 jobs complete, 1 job running.
[01:07:36] Block-level synthesis in progress, 5 of 8 jobs complete, 1 job running.
[01:08:07] Block-level synthesis in progress, 5 of 8 jobs complete, 1 job running.
[01:08:37] Block-level synthesis in progress, 5 of 8 jobs complete, 1 job running.
[01:09:07] Block-level synthesis in progress, 6 of 8 jobs complete, 0 jobs running.
[01:09:37] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:10:07] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:10:38] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:11:08] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:11:39] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:12:09] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:12:39] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:13:09] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:13:40] Block-level synthesis in progress, 6 of 8 jobs complete, 1 job running.
[01:13:51] Run vpl: Step synth: Completed
[01:13:51] Run vpl: Step impl: Started
[01:30:33] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 44m 30s 

[01:30:33] Starting logic optimization..
[01:32:35] Phase 1 Retarget
[01:33:05] Phase 2 Constant propagation
[01:33:35] Phase 3 Sweep
[01:35:06] Phase 4 BUFG optimization
[01:35:37] Phase 5 Shift Register Optimization
[01:36:07] Phase 6 Post Processing Netlist
[01:39:40] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 06s 

[01:39:40] Starting logic placement..
[01:40:11] Phase 1 Placer Initialization
[01:40:11] Phase 1.1 Placer Initialization Netlist Sorting
[01:43:43] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[01:45:44] Phase 1.3 Build Placer Netlist Model
[01:48:16] Phase 1.4 Constrain Clocks/Macros
[01:48:47] Phase 2 Global Placement
[01:48:47] Phase 2.1 Floorplanning
[01:49:47] Phase 2.1.1 Partition Driven Placement
[01:49:47] Phase 2.1.1.1 PBP: Partition Driven Placement
[01:50:48] Phase 2.1.1.2 PBP: Clock Region Placement
[01:54:22] Phase 2.1.1.3 PBP: Compute Congestion
[01:54:22] Phase 2.1.1.4 PBP: UpdateTiming
[01:54:52] Phase 2.1.1.5 PBP: Add part constraints
[01:54:52] Phase 2.2 Update Timing before SLR Path Opt
[01:55:23] Phase 2.3 Global Placement Core
[02:07:04] Phase 2.3.1 Physical Synthesis In Placer
[02:10:38] Phase 3 Detail Placement
[02:10:38] Phase 3.1 Commit Multi Column Macros
[02:10:38] Phase 3.2 Commit Most Macros & LUTRAMs
[02:12:10] Phase 3.3 Small Shape DP
[02:12:10] Phase 3.3.1 Small Shape Clustering
[02:13:11] Phase 3.3.2 Flow Legalize Slice Clusters
[02:13:11] Phase 3.3.3 Slice Area Swap
[02:15:14] Phase 3.4 Place Remaining
[02:15:14] Phase 3.5 Re-assign LUT pins
[02:16:15] Phase 3.6 Pipeline Register Optimization
[02:16:15] Phase 3.7 Fast Optimization
[02:17:17] Phase 4 Post Placement Optimization and Clean-Up
[02:17:17] Phase 4.1 Post Commit Optimization
[02:18:48] Phase 4.1.1 Post Placement Optimization
[02:19:19] Phase 4.1.1.1 BUFG Insertion
[02:19:19] Phase 1 Physical Synthesis Initialization
[02:19:49] Phase 4.1.1.2 BUFG Replication
[02:20:50] Phase 4.1.1.3 Replication
[02:22:22] Phase 4.2 Post Placement Cleanup
[02:22:22] Phase 4.3 Placer Reporting
[02:22:22] Phase 4.3.1 Print Estimated Congestion
[02:22:52] Phase 4.4 Final Placement Cleanup
[02:27:58] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 48m 17s 

[02:27:58] Starting logic routing..
[02:30:00] Phase 1 Build RT Design
[02:33:03] Phase 2 Router Initialization
[02:33:03] Phase 2.1 Fix Topology Constraints
[02:37:38] Phase 2.2 Pre Route Cleanup
[02:37:38] Phase 2.3 Global Clock Net Routing
[02:38:39] Phase 2.4 Update Timing
[02:41:11] Phase 2.5 Update Timing for Bus Skew
[02:41:11] Phase 2.5.1 Update Timing
[02:42:42] Phase 3 Initial Routing
[02:42:42] Phase 3.1 Global Routing
[02:44:13] Phase 4 Rip-up And Reroute
[02:44:13] Phase 4.1 Global Iteration 0
[02:52:22] Phase 4.2 Global Iteration 1
[02:53:53] Phase 4.3 Global Iteration 2
[02:55:25] Phase 5 Delay and Skew Optimization
[02:55:25] Phase 5.1 Delay CleanUp
[02:55:25] Phase 5.1.1 Update Timing
[02:56:26] Phase 5.2 Clock Skew Optimization
[02:56:26] Phase 6 Post Hold Fix
[02:56:26] Phase 6.1 Hold Fix Iter
[02:56:26] Phase 6.1.1 Update Timing
[02:57:58] Phase 7 Leaf Clock Prog Delay Opt
[02:58:59] Phase 8 Route finalize
[02:59:30] Phase 9 Verifying routed nets
[02:59:30] Phase 10 Depositing Routes
[03:00:31] Phase 11 Post Router Timing
[03:00:31] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 32m 32s 

[03:00:31] Starting bitstream generation..
[03:20:55] Creating bitmap...
[03:34:09] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[03:34:09] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 33m 38s 
[03:37:31] Run vpl: Step impl: Completed
[03:37:31] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [03:37:32] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:12 ; elapsed = 02:51:31 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 68706 ; free virtual = 117116
INFO: [v++ 60-1443] [03:37:32] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd -o /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:37:39] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 70991 ; free virtual = 119401
INFO: [v++ 60-1443] [03:37:39] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.rtd --append-section :JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 32371712 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4021 bytes
Format : JSON
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8928 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/aes192Cfb8.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 18652 bytes
Format : RAW
File   : '/home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (32433018 bytes) to the output file: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:37:40] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 70986 ; free virtual = 119426
INFO: [v++ 60-1443] [03:37:40] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.info --input /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [03:37:41] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 71403 ; free virtual = 119843
INFO: [v++ 60-1443] [03:37:41] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/link/run_link
INFO: [v++ 60-1441] [03:37:41] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 71402 ; free virtual = 119842
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/system_estimate_aes192Cfb8.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.ltx
INFO: [v++ 60-586] Created aes192Cfb8.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/v++_link_aes192Cfb8_guidance.html
	Timing Report: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/build/security_U50/aes192Cfb8/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/build/security_U50/aes192Cfb8/aes192Cfb8.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 52m 53s
INFO: [v++ 60-1653] Closing dispatch client.
