// Seed: 1841975216
module module_0 ();
  always_latch id_1 <= id_1 && {id_1 - 1};
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri id_9,
    input wand id_10,
    input tri1 id_11,
    input tri1 id_12,
    output tri id_13,
    input wire id_14
);
  wire id_16, id_17;
  module_0();
endmodule
