###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Dec  2 18:06:25 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.247
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.003
- Arrival Time                  2.605
= Slack Time                   -2.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.960 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.919 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.879 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.789 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.734 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.589 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.507 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.441 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.407 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.359 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.312 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.272 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -1.214 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -1.178 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -1.063 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.974 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.947 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.857 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.811 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.775 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.714 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.653 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.622 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v            | BUFX2    | 0.015 | 0.053 |   2.033 |   -0.569 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.060 | 0.057 |   2.090 |   -0.512 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.026 | 0.059 |   2.149 |   -0.453 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.038 | 0.036 |   2.184 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49471_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.139 | 0.116 |   2.301 |   -0.301 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49472_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX4    | 0.035 | 0.036 |   2.337 |   -0.265 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC50392_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.024 | 0.045 |   2.381 |   -0.221 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49208_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.060 | 0.068 |   2.450 |   -0.152 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_100690_0            | S ^ -> Y ^            | MUX2X1   | 0.046 | 0.052 |   2.501 |   -0.101 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC51406_FE_OFN29 | A ^ -> Y ^            | BUFX2    | 0.105 | 0.099 |   2.600 |   -0.002 | 
     | 333_n5470                                          |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16]         | D ^                   | DFFPOSX1 | 0.105 | 0.005 |   2.605 |    0.003 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.602 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.602 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.602 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.602 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.602 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.602 | 
     | FECTS_clks_clk___L6_I13                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.602 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[16] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.602 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.443
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.193
- Arrival Time                  2.297
= Slack Time                   -2.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.848 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.807 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.767 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.677 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.622 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.477 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.395 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y v            | XNOR2X1  | 0.027 | 0.044 |   1.139 |   -1.351 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A v -> Y v            | BUFX4    | 0.013 | 0.054 |   1.192 |   -1.298 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A v -> Y ^            | NOR3X1   | 0.067 | 0.061 |   1.253 |   -1.236 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A ^ -> Y ^            | AND2X2   | 0.029 | 0.046 |   1.300 |   -1.190 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C ^ -> Y v            | NAND3X1  | 0.022 | 0.020 |   1.319 |   -1.170 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A v -> Y v            | OR2X2    | 0.022 | 0.051 |   1.371 |   -1.119 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.090 | 0.041 |   1.412 |   -1.078 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.111 | 0.085 |   1.497 |   -0.993 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A v -> Y v            | BUFX4    | 0.098 | 0.168 |   1.665 |   -0.825 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^            | AOI21X1  | 0.033 | 0.063 |   1.727 |   -0.762 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.049 |   1.776 |   -0.713 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A ^ -> Y v            | INVX8    | 0.018 | 0.028 |   1.804 |   -0.686 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.073 | 0.036 |   1.840 |   -0.650 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A ^ -> Y v            | NAND2X1  | 0.022 | 0.043 |   1.883 |   -0.607 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v            | OR2X2    | 0.031 | 0.055 |   1.938 |   -0.552 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A v -> Y ^            | INVX8    | 0.048 | 0.032 |   1.970 |   -0.520 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^            | AND2X2   | 0.034 | 0.058 |   2.029 |   -0.461 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v            | INVX8    | 0.035 | 0.029 |   2.057 |   -0.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^            | INVX8    | 0.057 | 0.043 |   2.101 |   -0.389 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v            | INVX8    | 0.060 | 0.045 |   2.145 |   -0.344 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A v -> Y ^            | INVX8    | 0.041 | 0.055 |   2.201 |   -0.289 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9598_n4690      | A ^ -> Y v            | INVX8    | 0.018 | 0.025 |   2.225 |   -0.265 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_99132_0             | A v -> Y ^            | OAI21X1  | 0.082 | 0.071 |   2.297 |   -0.193 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17]         | D ^                   | DFFPOSX1 | 0.082 | 0.000 |   2.297 |   -0.193 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.490 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.490 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.490 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.490 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.490 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.490 | 
     | FECTS_clks_clk___L6_I11                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.490 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[17] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.490 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.390
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.140
- Arrival Time                  2.295
= Slack Time                   -2.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.792 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.751 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.711 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.621 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.567 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.422 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.340 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.274 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.239 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.192 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.144 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.104 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -1.046 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -1.010 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.896 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.807 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.780 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.689 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.643 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.607 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.546 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.485 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.454 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.393 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.366 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.328 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.273 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48136_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.015 | 0.034 |   2.196 |   -0.239 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_100854_0            | D ^ -> Y v            | AOI22X1  | 0.043 | 0.022 |   2.218 |   -0.216 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC30611_n5291         | A v -> Y ^            | INVX2    | 0.088 | 0.073 |   2.291 |   -0.143 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25]         | D ^                   | DFFPOSX1 | 0.088 | 0.004 |   2.295 |   -0.140 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.434 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.434 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.434 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.434 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.434 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.434 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.434 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.434 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.294
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.044
- Arrival Time                  2.379
= Slack Time                   -2.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.121
     = Beginpoint Arrival Time            0.721
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] ^ |          | 0.169 |       |   0.721 |   -1.703 | 
     | FE_OCP_RBC49331_m_r_dch_RDATA_0_                   | A ^ -> Y ^           | BUFX4    | 0.150 | 0.083 |   0.803 |   -1.620 | 
     | FE_OCP_RBC49335_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.100 | 0.077 |   0.881 |   -1.543 | 
     | FE_OCP_RBC49337_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.054 | 0.072 |   0.953 |   -1.470 | 
     | FE_OCP_RBC49342_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.059 | 0.035 |   0.988 |   -1.435 | 
     | FE_OCP_RBC49341_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.084 | 0.073 |   1.062 |   -1.362 | 
     | \tx_core/axi_master /FE_RC_105076_0                | B ^ -> Y ^           | XNOR2X1  | 0.059 | 0.096 |   1.158 |   -1.266 | 
     | \tx_core/axi_master /FE_OCP_RBC48347_n368          | A ^ -> Y ^           | BUFX4    | 0.089 | 0.064 |   1.222 |   -1.201 | 
     | \tx_core/axi_master /FE_RC_64555_0                 | A ^ -> Y v           | NAND2X1  | 0.021 | 0.041 |   1.264 |   -1.160 | 
     | \tx_core/axi_master /FE_OCPUNCOC47774_n176         | A v -> Y v           | BUFX2    | 0.016 | 0.044 |   1.308 |   -1.116 | 
     | \tx_core/axi_master /FE_RC_108233_0                | A v -> Y ^           | NOR3X1   | 0.066 | 0.060 |   1.368 |   -1.056 | 
     | \tx_core/axi_master /FE_OFC25802_FE_OCP_RBN3143_n4 | A ^ -> Y ^           | BUFX4    | 0.090 | 0.064 |   1.432 |   -0.991 | 
     | 80                                                 |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107337_0                | B ^ -> Y ^           | AND2X2   | 0.026 | 0.058 |   1.490 |   -0.933 | 
     | \tx_core/axi_master /FE_RC_111434_0                | A ^ -> Y ^           | AND2X2   | 0.146 | 0.118 |   1.608 |   -0.816 | 
     | \tx_core/axi_master /FE_RC_111433_0                | B ^ -> Y ^           | OR2X2    | 0.046 | 0.085 |   1.693 |   -0.730 | 
     | \tx_core/axi_master /FE_OFC1724_n4665              | A ^ -> Y v           | INVX8    | 0.178 | 0.040 |   1.734 |   -0.690 | 
     | \tx_core/tx_crc/crcpkt0 /U175                      | A v -> Y ^           | INVX4    | 0.131 | 0.166 |   1.899 |   -0.524 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109846_0            | A ^ -> Y ^           | AND2X2   | 0.035 | 0.047 |   1.947 |   -0.477 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | B ^ -> Y ^           | AND2X2   | 0.033 | 0.047 |   1.994 |   -0.430 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51757_FE_RN_661 | A ^ -> Y v           | INVX8    | 0.070 | 0.033 |   2.027 |   -0.397 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51755_FE_RN_661 | A v -> Y ^           | INVX8    | 0.045 | 0.073 |   2.100 |   -0.324 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105983_0            | A ^ -> Y ^           | AND2X2   | 0.033 | 0.051 |   2.151 |   -0.273 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48902_n5382     | A ^ -> Y v           | INVX4    | 0.017 | 0.026 |   2.177 |   -0.247 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48903_n5382     | A v -> Y ^           | INVX8    | 0.047 | 0.029 |   2.206 |   -0.218 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50535_n5382     | A ^ -> Y ^           | BUFX4    | 0.050 | 0.047 |   2.253 |   -0.171 | 
     | \tx_core/tx_crc/crcpkt0 /U48                       | A ^ -> Y ^           | AND2X2   | 0.013 | 0.039 |   2.292 |   -0.132 | 
     | \tx_core/tx_crc/crcpkt0 /U1427                     | A ^ -> Y v           | INVX1    | 0.022 | 0.024 |   2.316 |   -0.108 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_28456_0             | C v -> Y ^           | OAI21X1  | 0.100 | 0.063 |   2.379 |   -0.045 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | D ^                  | DFFPOSX1 | 0.100 | 0.001 |   2.379 |   -0.044 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.424 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.424 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.424 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.424 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.424 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.424 | 
     | FECTS_clks_clk___L6_I39                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.424 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.424 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.217
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.033
- Arrival Time                  2.430
= Slack Time                   -2.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.755 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.714 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.673 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.583 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.529 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.384 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.302 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.236 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.202 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.154 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.107 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.066 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -1.009 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.972 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.858 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.769 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.742 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.652 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.606 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.569 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.509 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.447 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.417 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.355 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.328 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.290 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.235 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48714_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.039 | 0.051 |   2.213 |   -0.184 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48139_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.035 | 0.054 |   2.267 |   -0.130 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC32421_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.033 | 0.037 |   2.303 |   -0.093 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U368                      | B ^ -> Y ^            | AND2X2   | 0.025 | 0.038 |   2.342 |   -0.055 | 
     | \tx_core/tx_crc/crcpkt1 /U953                      | A ^ -> Y v            | INVX2    | 0.011 | 0.024 |   2.366 |   -0.031 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98421_0             | C v -> Y ^            | OAI21X1  | 0.109 | 0.063 |   2.429 |    0.033 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[12]         | D ^                   | DFFPOSX1 | 0.109 | 0.001 |   2.430 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.397 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.397 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.397 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.397 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.397 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.397 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.397 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.397 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.302
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.052
- Arrival Time                  2.342
= Slack Time                   -2.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.121
     = Beginpoint Arrival Time            0.721
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] ^ |          | 0.169 |       |   0.721 |   -1.673 | 
     | FE_OCP_RBC49331_m_r_dch_RDATA_0_                   | A ^ -> Y ^           | BUFX4    | 0.150 | 0.083 |   0.803 |   -1.591 | 
     | FE_OCP_RBC49335_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.100 | 0.077 |   0.881 |   -1.513 | 
     | FE_OCP_RBC49337_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.054 | 0.072 |   0.953 |   -1.441 | 
     | FE_OCP_RBC49342_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.059 | 0.035 |   0.988 |   -1.406 | 
     | FE_OCP_RBC49341_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.084 | 0.073 |   1.062 |   -1.332 | 
     | \tx_core/axi_master /FE_RC_105076_0                | B ^ -> Y ^           | XNOR2X1  | 0.059 | 0.096 |   1.158 |   -1.236 | 
     | \tx_core/axi_master /FE_OCP_RBC48347_n368          | A ^ -> Y ^           | BUFX4    | 0.089 | 0.064 |   1.222 |   -1.172 | 
     | \tx_core/axi_master /FE_RC_64555_0                 | A ^ -> Y v           | NAND2X1  | 0.021 | 0.041 |   1.264 |   -1.130 | 
     | \tx_core/axi_master /FE_OCPUNCOC47774_n176         | A v -> Y v           | BUFX2    | 0.016 | 0.044 |   1.308 |   -1.086 | 
     | \tx_core/axi_master /FE_RC_108233_0                | A v -> Y ^           | NOR3X1   | 0.066 | 0.060 |   1.368 |   -1.026 | 
     | \tx_core/axi_master /FE_OFC25802_FE_OCP_RBN3143_n4 | A ^ -> Y ^           | BUFX4    | 0.090 | 0.064 |   1.432 |   -0.962 | 
     | 80                                                 |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107337_0                | B ^ -> Y ^           | AND2X2   | 0.026 | 0.058 |   1.490 |   -0.904 | 
     | \tx_core/axi_master /FE_RC_111434_0                | A ^ -> Y ^           | AND2X2   | 0.146 | 0.118 |   1.608 |   -0.786 | 
     | \tx_core/axi_master /FE_RC_111433_0                | B ^ -> Y ^           | OR2X2    | 0.046 | 0.085 |   1.693 |   -0.701 | 
     | \tx_core/axi_master /FE_OFC1724_n4665              | A ^ -> Y v           | INVX8    | 0.178 | 0.040 |   1.734 |   -0.660 | 
     | \tx_core/tx_crc/crcpkt0 /U175                      | A v -> Y ^           | INVX4    | 0.131 | 0.166 |   1.899 |   -0.495 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109846_0            | A ^ -> Y ^           | AND2X2   | 0.035 | 0.047 |   1.947 |   -0.447 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | B ^ -> Y ^           | AND2X2   | 0.033 | 0.047 |   1.994 |   -0.400 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51757_FE_RN_661 | A ^ -> Y v           | INVX8    | 0.070 | 0.033 |   2.027 |   -0.367 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51755_FE_RN_661 | A v -> Y ^           | INVX8    | 0.045 | 0.073 |   2.100 |   -0.294 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105983_0            | A ^ -> Y ^           | AND2X2   | 0.033 | 0.051 |   2.151 |   -0.243 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48902_n5382     | A ^ -> Y v           | INVX4    | 0.017 | 0.026 |   2.177 |   -0.217 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48903_n5382     | A v -> Y ^           | INVX8    | 0.047 | 0.029 |   2.206 |   -0.188 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B ^ -> Y ^           | AND2X2   | 0.021 | 0.049 |   2.255 |   -0.139 | 
     | \tx_core/tx_crc/crcpkt0 /U1420                     | A ^ -> Y v           | INVX4    | 0.015 | 0.028 |   2.283 |   -0.111 | 
     | \tx_core/tx_crc/crcpkt0 /U5565                     | C v -> Y ^           | OAI21X1  | 0.099 | 0.059 |   2.342 |   -0.052 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | D ^                  | DFFPOSX1 | 0.099 | 0.001 |   2.342 |   -0.052 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.394 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.394 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.394 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.394 | 
     | FECTS_clks_clk___L4_I1                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.394 | 
     | FECTS_clks_clk___L5_I6                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.394 | 
     | FECTS_clks_clk___L6_I37                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.394 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.394 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.006
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.244
- Arrival Time                  2.625
= Slack Time                   -2.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.739 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.698 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.658 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.568 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.513 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.368 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.286 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.220 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.186 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.138 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.091 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.051 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.993 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.957 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.842 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.753 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.726 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.636 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.590 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.554 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.493 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.401 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.339 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.313 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.275 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.219 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.041 | 0.063 |   2.225 |   -0.156 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.049 | 0.047 |   2.272 |   -0.109 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51633_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.031 | 0.050 |   2.322 |   -0.059 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48945_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.039 | 0.055 |   2.377 |   -0.004 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48134_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.034 | 0.052 |   2.429 |    0.048 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_99537_0             | A ^ -> Y v            | INVX1    | 0.020 | 0.030 |   2.459 |    0.078 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_3310_0              | S v -> Y ^            | MUX2X1   | 0.046 | 0.045 |   2.504 |    0.123 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC51408_n5286    | A ^ -> Y ^            | BUFX2    | 0.134 | 0.113 |   2.617 |    0.236 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20]         | D ^                   | DFFPOSX1 | 0.134 | 0.008 |   2.625 |    0.244 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.381 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.381 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.381 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.381 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.381 | 
     | FECTS_clks_clk___L5_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.381 | 
     | FECTS_clks_clk___L6_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.381 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.261
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.011
- Arrival Time                  2.359
= Slack Time                   -2.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.729 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.688 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.647 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.557 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.503 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.358 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.276 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.210 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.176 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.128 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.081 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.040 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.983 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.946 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.832 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.743 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.716 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.626 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.580 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.543 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.483 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.421 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.391 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v            | BUFX2    | 0.015 | 0.053 |   2.033 |   -0.338 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.060 | 0.057 |   2.090 |   -0.280 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.026 | 0.059 |   2.149 |   -0.222 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.038 | 0.036 |   2.184 |   -0.186 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49201_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.075 | 0.080 |   2.265 |   -0.106 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_97780_0             | S ^ -> Y ^            | MUX2X1   | 0.104 | 0.094 |   2.359 |   -0.012 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21]         | D ^                   | DFFPOSX1 | 0.104 | 0.001 |   2.359 |   -0.011 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.371 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.371 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.371 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.371 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.371 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.371 | 
     | FECTS_clks_clk___L6_I15                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.371 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.371 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.064
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.186
- Arrival Time                  2.555
= Slack Time                   -2.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.121
     = Beginpoint Arrival Time            0.721
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] ^ |          | 0.169 |       |   0.721 |   -1.648 | 
     | FE_OCP_RBC49331_m_r_dch_RDATA_0_                   | A ^ -> Y ^           | BUFX4    | 0.150 | 0.083 |   0.803 |   -1.565 | 
     | FE_OCP_RBC49335_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.100 | 0.077 |   0.881 |   -1.488 | 
     | FE_OCP_RBC49337_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.054 | 0.072 |   0.953 |   -1.416 | 
     | FE_OCP_RBC49342_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.059 | 0.035 |   0.988 |   -1.380 | 
     | FE_OCP_RBC49341_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.084 | 0.073 |   1.062 |   -1.307 | 
     | \tx_core/axi_master /FE_RC_105076_0                | B ^ -> Y ^           | XNOR2X1  | 0.059 | 0.096 |   1.158 |   -1.211 | 
     | \tx_core/axi_master /FE_OCP_RBC48347_n368          | A ^ -> Y ^           | BUFX4    | 0.089 | 0.064 |   1.222 |   -1.147 | 
     | \tx_core/axi_master /FE_RC_64555_0                 | A ^ -> Y v           | NAND2X1  | 0.021 | 0.041 |   1.264 |   -1.105 | 
     | \tx_core/axi_master /FE_OCPUNCOC47774_n176         | A v -> Y v           | BUFX2    | 0.016 | 0.044 |   1.308 |   -1.061 | 
     | \tx_core/axi_master /FE_RC_108233_0                | A v -> Y ^           | NOR3X1   | 0.066 | 0.060 |   1.368 |   -1.001 | 
     | \tx_core/axi_master /FE_OFC25802_FE_OCP_RBN3143_n4 | A ^ -> Y ^           | BUFX4    | 0.090 | 0.064 |   1.432 |   -0.936 | 
     | 80                                                 |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107337_0                | B ^ -> Y ^           | AND2X2   | 0.026 | 0.058 |   1.490 |   -0.878 | 
     | \tx_core/axi_master /FE_RC_111434_0                | A ^ -> Y ^           | AND2X2   | 0.146 | 0.118 |   1.608 |   -0.761 | 
     | \tx_core/axi_master /FE_RC_111433_0                | B ^ -> Y ^           | OR2X2    | 0.046 | 0.085 |   1.693 |   -0.676 | 
     | \tx_core/axi_master /FE_OFC1724_n4665              | A ^ -> Y v           | INVX8    | 0.178 | 0.040 |   1.734 |   -0.635 | 
     | \tx_core/tx_crc/crcpkt0 /U175                      | A v -> Y ^           | INVX4    | 0.131 | 0.166 |   1.899 |   -0.469 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51150_n196         | A ^ -> Y ^           | BUFX2    | 0.039 | 0.055 |   1.954 |   -0.415 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109844_0            | B ^ -> Y ^           | AND2X2   | 0.039 | 0.053 |   2.007 |   -0.362 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48871_n36       | A ^ -> Y v           | INVX4    | 0.019 | 0.026 |   2.033 |   -0.336 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC49359_n36       | A v -> Y ^           | INVX8    | 0.065 | 0.034 |   2.067 |   -0.302 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | A ^ -> Y v           | NAND2X1  | 0.041 | 0.059 |   2.126 |   -0.243 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v           | BUFX4    | 0.029 | 0.064 |   2.190 |   -0.179 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A v -> Y v           | BUFX2    | 0.038 | 0.063 |   2.253 |   -0.116 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48746_FE_OCP_RBN35 | A v -> Y v           | BUFX2    | 0.028 | 0.055 |   2.308 |   -0.061 | 
     | 535_FE_RN_2047_0                                   |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51168_FE_OCP_RBN35 | A v -> Y v           | BUFX2    | 0.032 | 0.058 |   2.365 |   -0.004 | 
     | 535_FE_RN_2047_0                                   |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC32069_FE_OCPUNCON3 | A v -> Y v           | BUFX2    | 0.021 | 0.050 |   2.415 |    0.047 | 
     | 1508_FE_OCP_RBN3515_FE_RN_2047_0                   |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC32455_FE_OCPUNCON3 | A v -> Y v           | BUFX2    | 0.008 | 0.038 |   2.454 |    0.085 | 
     | 1508_FE_OCP_RBN3515_FE_RN_2047_0                   |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_800_0               | A v -> Y ^           | OAI21X1  | 0.127 | 0.100 |   2.554 |    0.185 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5]          | D ^                  | DFFPOSX1 | 0.127 | 0.001 |   2.555 |    0.186 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.369 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.369 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.369 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.369 | 
     | FECTS_clks_clk___L4_I1                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.369 | 
     | FECTS_clks_clk___L5_I5                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.369 | 
     | FECTS_clks_clk___L6_I33                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.369 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.369 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.350
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.100
- Arrival Time                  2.267
= Slack Time                   -2.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.725 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.684 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.644 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.554 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.500 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.355 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.273 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.207 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.172 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.125 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.077 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.037 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.979 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.943 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.829 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.740 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.713 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.622 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.576 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.540 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.479 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.387 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v            | BUFX2    | 0.015 | 0.053 |   2.033 |   -0.335 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.060 | 0.057 |   2.090 |   -0.277 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.026 | 0.059 |   2.149 |   -0.219 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.038 | 0.036 |   2.184 |   -0.183 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_102168_0            | S ^ -> Y ^            | MUX2X1   | 0.093 | 0.082 |   2.267 |   -0.101 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9]          | D ^                   | DFFPOSX1 | 0.093 | 0.000 |   2.267 |   -0.100 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.367 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L5_I2                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L6_I15                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[9] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.367 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.185
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.065
- Arrival Time                  2.432
= Slack Time                   -2.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.725 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.684 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.644 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.554 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.499 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.354 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.272 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.206 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.172 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.124 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.077 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.037 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.979 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.943 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.828 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.739 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.712 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.622 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.576 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.540 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.479 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.387 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v            | BUFX2    | 0.015 | 0.053 |   2.033 |   -0.334 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.060 | 0.057 |   2.090 |   -0.277 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.026 | 0.059 |   2.149 |   -0.218 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.038 | 0.036 |   2.184 |   -0.183 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49471_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.139 | 0.116 |   2.301 |   -0.066 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49472_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX4    | 0.035 | 0.036 |   2.337 |   -0.030 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98409_0             | S ^ -> Y ^            | MUX2X1   | 0.113 | 0.094 |   2.431 |    0.064 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15]         | D ^                   | DFFPOSX1 | 0.113 | 0.001 |   2.432 |    0.065 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.367 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | FECTS_clks_clk___L6_I16                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.367 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[15] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.367 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.185
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.065
- Arrival Time                  2.431
= Slack Time                   -2.366
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.724 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.683 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.643 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.553 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.498 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.353 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.271 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y v            | XNOR2X1  | 0.027 | 0.044 |   1.139 |   -1.227 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A v -> Y v            | BUFX4    | 0.013 | 0.054 |   1.192 |   -1.174 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A v -> Y ^            | NOR3X1   | 0.067 | 0.061 |   1.253 |   -1.112 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A ^ -> Y ^            | AND2X2   | 0.029 | 0.046 |   1.300 |   -1.066 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C ^ -> Y v            | NAND3X1  | 0.022 | 0.020 |   1.319 |   -1.046 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A v -> Y v            | OR2X2    | 0.022 | 0.051 |   1.371 |   -0.995 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.090 | 0.041 |   1.412 |   -0.954 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.111 | 0.085 |   1.497 |   -0.869 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A v -> Y v            | BUFX4    | 0.098 | 0.168 |   1.665 |   -0.701 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^            | AOI21X1  | 0.033 | 0.063 |   1.727 |   -0.638 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.049 |   1.776 |   -0.589 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A ^ -> Y v            | INVX8    | 0.018 | 0.028 |   1.804 |   -0.562 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.073 | 0.036 |   1.840 |   -0.526 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A ^ -> Y v            | NAND2X1  | 0.022 | 0.043 |   1.883 |   -0.483 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v            | OR2X2    | 0.031 | 0.055 |   1.938 |   -0.428 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A v -> Y ^            | INVX8    | 0.048 | 0.032 |   1.970 |   -0.396 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^            | AND2X2   | 0.034 | 0.058 |   2.029 |   -0.337 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v            | INVX8    | 0.035 | 0.029 |   2.057 |   -0.308 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^            | INVX8    | 0.057 | 0.043 |   2.101 |   -0.265 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v            | INVX8    | 0.060 | 0.045 |   2.145 |   -0.220 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A v -> Y ^            | INVX8    | 0.041 | 0.055 |   2.201 |   -0.165 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9598_n4690      | A ^ -> Y v            | INVX8    | 0.018 | 0.025 |   2.225 |   -0.141 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48152_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.025 | 0.051 |   2.276 |   -0.090 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48719_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.032 | 0.057 |   2.333 |   -0.033 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98419_0             | A v -> Y ^            | OAI21X1  | 0.113 | 0.097 |   2.430 |    0.064 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | D ^                   | DFFPOSX1 | 0.113 | 0.001 |   2.431 |    0.065 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.366 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.366 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.366 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.366 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.366 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.366 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.366 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.366 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.229
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.021
- Arrival Time                  2.386
= Slack Time                   -2.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.121
     = Beginpoint Arrival Time            0.721
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] ^ |          | 0.169 |       |   0.721 |   -1.644 | 
     | FE_OCP_RBC49331_m_r_dch_RDATA_0_                   | A ^ -> Y ^           | BUFX4    | 0.150 | 0.083 |   0.803 |   -1.561 | 
     | FE_OCP_RBC49335_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.100 | 0.077 |   0.881 |   -1.484 | 
     | FE_OCP_RBC49337_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.054 | 0.072 |   0.953 |   -1.411 | 
     | FE_OCP_RBC49342_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.059 | 0.035 |   0.988 |   -1.376 | 
     | FE_OCP_RBC49341_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.084 | 0.073 |   1.062 |   -1.303 | 
     | \tx_core/axi_master /FE_RC_105076_0                | B ^ -> Y ^           | XNOR2X1  | 0.059 | 0.096 |   1.158 |   -1.207 | 
     | \tx_core/axi_master /FE_OCP_RBC48347_n368          | A ^ -> Y ^           | BUFX4    | 0.089 | 0.064 |   1.222 |   -1.142 | 
     | \tx_core/axi_master /FE_RC_64555_0                 | A ^ -> Y v           | NAND2X1  | 0.021 | 0.041 |   1.264 |   -1.101 | 
     | \tx_core/axi_master /FE_OCPUNCOC47774_n176         | A v -> Y v           | BUFX2    | 0.016 | 0.044 |   1.308 |   -1.057 | 
     | \tx_core/axi_master /FE_RC_108233_0                | A v -> Y ^           | NOR3X1   | 0.066 | 0.060 |   1.368 |   -0.997 | 
     | \tx_core/axi_master /FE_OFC25802_FE_OCP_RBN3143_n4 | A ^ -> Y ^           | BUFX4    | 0.090 | 0.064 |   1.432 |   -0.932 | 
     | 80                                                 |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107337_0                | B ^ -> Y ^           | AND2X2   | 0.026 | 0.058 |   1.490 |   -0.874 | 
     | \tx_core/axi_master /FE_RC_111434_0                | A ^ -> Y ^           | AND2X2   | 0.146 | 0.118 |   1.608 |   -0.757 | 
     | \tx_core/axi_master /FE_RC_111433_0                | B ^ -> Y ^           | OR2X2    | 0.046 | 0.085 |   1.693 |   -0.671 | 
     | \tx_core/axi_master /FE_OFC1724_n4665              | A ^ -> Y v           | INVX8    | 0.178 | 0.040 |   1.734 |   -0.631 | 
     | \tx_core/tx_crc/crcpkt0 /U175                      | A v -> Y ^           | INVX4    | 0.131 | 0.166 |   1.899 |   -0.465 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109846_0            | A ^ -> Y ^           | AND2X2   | 0.035 | 0.047 |   1.947 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | B ^ -> Y ^           | AND2X2   | 0.033 | 0.047 |   1.994 |   -0.371 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51757_FE_RN_661 | A ^ -> Y v           | INVX8    | 0.070 | 0.033 |   2.027 |   -0.338 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51755_FE_RN_661 | A v -> Y ^           | INVX8    | 0.045 | 0.073 |   2.100 |   -0.265 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105983_0            | A ^ -> Y ^           | AND2X2   | 0.033 | 0.051 |   2.151 |   -0.214 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48902_n5382     | A ^ -> Y v           | INVX4    | 0.017 | 0.026 |   2.177 |   -0.188 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48903_n5382     | A v -> Y ^           | INVX8    | 0.047 | 0.029 |   2.206 |   -0.159 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50535_n5382     | A ^ -> Y ^           | BUFX4    | 0.050 | 0.047 |   2.253 |   -0.112 | 
     | \tx_core/tx_crc/crcpkt0 /U404                      | B ^ -> Y ^           | AND2X2   | 0.016 | 0.040 |   2.293 |   -0.072 | 
     | \tx_core/tx_crc/crcpkt0 /U1398                     | A ^ -> Y v           | INVX2    | 0.013 | 0.028 |   2.321 |   -0.043 | 
     | \tx_core/tx_crc/crcpkt0 /U5172                     | C v -> Y ^           | OAI21X1  | 0.107 | 0.064 |   2.385 |    0.020 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28]         | D ^                  | DFFPOSX1 | 0.107 | 0.001 |   2.386 |    0.021 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.365 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.365 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.365 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.365 | 
     | FECTS_clks_clk___L4_I3                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.365 | 
     | FECTS_clks_clk___L5_I10                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.365 | 
     | FECTS_clks_clk___L6_I58                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.365 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.365 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.322
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.072
- Arrival Time                  2.291
= Slack Time                   -2.363
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.721 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.680 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.640 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.550 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.495 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.350 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.268 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.202 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.168 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.120 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.073 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.033 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.975 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.939 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.824 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.735 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.708 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.618 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.572 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.536 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.475 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.414 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.383 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.321 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.295 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.257 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.201 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A ^ -> Y v            | INVX8    | 0.038 | 0.044 |   2.206 |   -0.157 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98412_0             | S v -> Y ^            | MUX2X1   | 0.096 | 0.084 |   2.290 |   -0.073 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13]         | D ^                   | DFFPOSX1 | 0.096 | 0.001 |   2.291 |   -0.072 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.363 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.363 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.363 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.363 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.363 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.363 | 
     | FECTS_clks_clk___L6_I52                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.363 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[13] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.363 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.355
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.105
- Arrival Time                  2.254
= Slack Time                   -2.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.701 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.631 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.596 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.519 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.474 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.400 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX4    | 0.032 | 0.062 |   1.021 |   -1.338 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.054 | 0.082 |   1.103 |   -1.256 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.024 | 0.065 |   1.168 |   -1.191 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.304 | 0.123 |   1.291 |   -1.068 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.219 | 0.116 |   1.407 |   -0.952 | 
     | \tx_core/axi_master /FE_OCPC47977_n2492            | A v -> Y v         | BUFX4    | 0.299 | 0.352 |   1.760 |   -0.600 | 
     | \tx_core/axi_master /FE_RC_106476_0                | A v -> Y v         | AND2X1   | 0.052 | 0.120 |   1.880 |   -0.479 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.036 | 0.038 |   1.919 |   -0.441 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.250 | 0.028 |   1.946 |   -0.413 | 
     | \tx_core/axi_master /FE_OCPUNCOC47899_FE_RN_39950_ | A v -> Y v         | BUFX2    | 0.091 | 0.088 |   2.034 |   -0.326 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.029 | 0.060 |   2.094 |   -0.265 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.015 | 0.025 |   2.119 |   -0.240 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.072 | 0.032 |   2.151 |   -0.209 | 
     | \tx_core/axi_master /FE_RC_95608_0                 | S v -> Y ^         | MUX2X1   | 0.092 | 0.103 |   2.253 |   -0.106 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.092 | 0.001 |   2.254 |   -0.105 | 
     | g[0][10]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.359 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.359 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.359 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.359 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.359 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.359 | 
     | FECTS_clks_clk___L6_I69                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.359 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.359 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.273
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.023
- Arrival Time                  2.328
= Slack Time                   -2.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.709 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.668 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.627 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.537 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.483 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.338 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.256 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC35789_FE_OCP_RBN33265_ | A ^ -> Y ^            | BUFX2    | 0.033 | 0.051 |   1.146 |   -1.205 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99150_0                 | A ^ -> Y v            | INVX8    | 0.017 | 0.026 |   1.171 |   -1.179 | 
     | \tx_core/axi_master /FE_RC_97468_0                 | A v -> Y ^            | XOR2X1   | 0.089 | 0.066 |   1.237 |   -1.113 | 
     | \tx_core/axi_master /FE_RC_7814_0                  | A ^ -> Y ^            | AND2X2   | 0.057 | 0.065 |   1.302 |   -1.048 | 
     | \tx_core/axi_master /FE_RC_76506_0                 | B ^ -> Y v            | NAND3X1  | 0.019 | 0.028 |   1.330 |   -1.020 | 
     | \tx_core/axi_master /FE_OFC43537_FE_RN_44583_0     | A v -> Y ^            | INVX2    | 0.020 | 0.029 |   1.359 |   -0.991 | 
     | \tx_core/axi_master /FE_OFC43538_FE_RN_44583_0     | A ^ -> Y v            | INVX8    | 0.032 | 0.028 |   1.387 |   -0.963 | 
     | \tx_core/axi_master /FE_RC_97266_0                 | C v -> Y ^            | NOR3X1   | 0.082 | 0.060 |   1.447 |   -0.904 | 
     | \tx_core/axi_master /FE_RC_7022_0                  | A ^ -> Y v            | INVX2    | 0.038 | 0.029 |   1.475 |   -0.875 | 
     | \tx_core/axi_master /FE_RC_7018_0                  | B v -> Y v            | OR2X2    | 0.022 | 0.062 |   1.537 |   -0.813 | 
     | \tx_core/axi_master /FE_OCPUNCOC48543_FE_OFN1561_n | A v -> Y v            | BUFX4    | 0.153 | 0.081 |   1.619 |   -0.732 | 
     | 191                                                |                       |          |       |       |         |          | 
     | \tx_core/axi_master /U607                          | A v -> Y v            | AND2X1   | 0.031 | 0.127 |   1.746 |   -0.605 | 
     | \tx_core/axi_master /FE_OFC27050_memif_pcfifo2_f0_ | A v -> Y ^            | INVX4    | 0.016 | 0.025 |   1.771 |   -0.580 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27049_memif_pcfifo2_f0_ | A ^ -> Y v            | INVX8    | 0.093 | 0.033 |   1.804 |   -0.547 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U83                       | A v -> Y ^            | INVX8    | 0.056 | 0.056 |   1.860 |   -0.490 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC48649_n144         | A ^ -> Y ^            | BUFX2    | 0.102 | 0.097 |   1.958 |   -0.393 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97859_0             | B ^ -> Y ^            | AND2X2   | 0.023 | 0.048 |   2.005 |   -0.345 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45892_FE_OCP_RBN349 | A ^ -> Y v            | INVX4    | 0.030 | 0.035 |   2.040 |   -0.310 | 
     | 1_n5023                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45893_FE_OCP_RBN349 | A v -> Y ^            | INVX8    | 0.028 | 0.038 |   2.078 |   -0.273 | 
     | 1_n5023                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC32814_FE_OCP_RBN34 | A ^ -> Y ^            | BUFX2    | 0.094 | 0.094 |   2.172 |   -0.179 | 
     | 91_n5023                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U4799                     | S ^ -> Y ^            | MUX2X1   | 0.046 | 0.055 |   2.227 |   -0.124 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC49827_n4275    | A ^ -> Y ^            | BUFX2    | 0.102 | 0.097 |   2.324 |   -0.027 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30]         | D ^                   | DFFPOSX1 | 0.102 | 0.004 |   2.328 |   -0.023 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.351 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.351 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.351 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.351 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.351 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.351 | 
     | FECTS_clks_clk___L6_I45                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.351 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[30] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.351 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.188
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.062
- Arrival Time                  2.401
= Slack Time                   -2.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.697 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.656 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.616 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.526 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.472 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.326 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.244 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC35789_FE_OCP_RBN33265_ | A ^ -> Y ^            | BUFX2    | 0.033 | 0.051 |   1.146 |   -1.194 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99150_0                 | A ^ -> Y v            | INVX8    | 0.017 | 0.026 |   1.172 |   -1.168 | 
     | \tx_core/axi_master /FE_RC_97468_0                 | A v -> Y ^            | XOR2X1   | 0.089 | 0.066 |   1.237 |   -1.102 | 
     | \tx_core/axi_master /FE_RC_7814_0                  | A ^ -> Y ^            | AND2X2   | 0.057 | 0.065 |   1.302 |   -1.037 | 
     | \tx_core/axi_master /FE_RC_76506_0                 | B ^ -> Y v            | NAND3X1  | 0.019 | 0.028 |   1.330 |   -1.009 | 
     | \tx_core/axi_master /FE_OFC43537_FE_RN_44583_0     | A v -> Y ^            | INVX2    | 0.020 | 0.029 |   1.359 |   -0.980 | 
     | \tx_core/axi_master /FE_OFC43538_FE_RN_44583_0     | A ^ -> Y v            | INVX8    | 0.032 | 0.028 |   1.387 |   -0.952 | 
     | \tx_core/axi_master /FE_RC_97266_0                 | C v -> Y ^            | NOR3X1   | 0.082 | 0.060 |   1.447 |   -0.892 | 
     | \tx_core/axi_master /FE_RC_7022_0                  | A ^ -> Y v            | INVX2    | 0.038 | 0.029 |   1.475 |   -0.864 | 
     | \tx_core/axi_master /FE_RC_7018_0                  | B v -> Y v            | OR2X2    | 0.022 | 0.062 |   1.537 |   -0.802 | 
     | \tx_core/axi_master /FE_OCPUNCOC48543_FE_OFN1561_n | A v -> Y v            | BUFX4    | 0.153 | 0.081 |   1.619 |   -0.720 | 
     | 191                                                |                       |          |       |       |         |          | 
     | \tx_core/axi_master /U607                          | A v -> Y v            | AND2X1   | 0.031 | 0.127 |   1.746 |   -0.593 | 
     | \tx_core/axi_master /FE_OFC27050_memif_pcfifo2_f0_ | A v -> Y ^            | INVX4    | 0.016 | 0.025 |   1.771 |   -0.568 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27049_memif_pcfifo2_f0_ | A ^ -> Y v            | INVX8    | 0.093 | 0.033 |   1.804 |   -0.535 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U83                       | A v -> Y ^            | INVX8    | 0.056 | 0.056 |   1.860 |   -0.479 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC48649_n144         | A ^ -> Y ^            | BUFX2    | 0.102 | 0.097 |   1.958 |   -0.381 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97859_0             | B ^ -> Y ^            | AND2X2   | 0.023 | 0.048 |   2.005 |   -0.334 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45892_FE_OCP_RBN349 | A ^ -> Y v            | INVX4    | 0.030 | 0.035 |   2.040 |   -0.299 | 
     | 1_n5023                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45893_FE_OCP_RBN349 | A v -> Y ^            | INVX8    | 0.028 | 0.038 |   2.078 |   -0.261 | 
     | 1_n5023                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC49216_FE_OFN45893_ | A ^ -> Y ^            | BUFX2    | 0.030 | 0.053 |   2.131 |   -0.208 | 
     | FE_OCP_RBN3491_n5023                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC49218_FE_OFN45893_ | A ^ -> Y ^            | BUFX2    | 0.060 | 0.068 |   2.200 |   -0.140 | 
     | FE_OCP_RBN3491_n5023                               |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC14982_FE_OCP_RBN34 | A ^ -> Y ^            | BUFX2    | 0.030 | 0.050 |   2.250 |   -0.090 | 
     | 91_n5023                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U5139                     | S ^ -> Y ^            | MUX2X1   | 0.045 | 0.047 |   2.296 |   -0.043 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_105387_0            | A ^ -> Y ^            | BUFX2    | 0.112 | 0.100 |   2.396 |    0.057 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31]         | D ^                   | DFFPOSX1 | 0.112 | 0.005 |   2.401 |    0.062 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.339 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.339 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.339 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.339 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.339 | 
     | FECTS_clks_clk___L5_I8                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.339 | 
     | FECTS_clks_clk___L6_I50                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.339 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[31] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.339 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.170
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.080
- Arrival Time                  2.414
= Slack Time                   -2.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.693 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.652 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.612 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.522 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.467 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.322 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.240 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.174 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.140 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.092 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -1.045 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -1.004 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.947 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.911 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.796 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.707 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.680 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.590 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.544 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.507 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.447 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.385 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.355 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.293 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.266 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.228 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.041 | 0.063 |   2.225 |   -0.110 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.049 | 0.047 |   2.272 |   -0.063 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U362                      | A ^ -> Y ^            | AND2X2   | 0.018 | 0.042 |   2.314 |   -0.021 | 
     | \tx_core/tx_crc/crcpkt1 /U1824                     | A ^ -> Y v            | INVX2    | 0.016 | 0.030 |   2.343 |    0.008 | 
     | \tx_core/tx_crc/crcpkt1 /U5135                     | C v -> Y ^            | OAI21X1  | 0.115 | 0.070 |   2.413 |    0.079 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18]         | D ^                   | DFFPOSX1 | 0.115 | 0.001 |   2.414 |    0.080 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.335 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.335 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.335 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.335 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.335 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.335 | 
     | FECTS_clks_clk___L6_I7                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.335 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.335 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.234
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.016
- Arrival Time                  2.317
= Slack Time                   -2.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.659 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.618 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.578 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.488 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.434 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.289 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.207 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y v            | XNOR2X1  | 0.027 | 0.044 |   1.138 |   -1.163 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A v -> Y v            | BUFX4    | 0.013 | 0.054 |   1.192 |   -1.109 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A v -> Y ^            | NOR3X1   | 0.067 | 0.061 |   1.253 |   -1.048 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A ^ -> Y ^            | AND2X2   | 0.029 | 0.046 |   1.300 |   -1.002 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C ^ -> Y v            | NAND3X1  | 0.022 | 0.020 |   1.319 |   -0.982 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A v -> Y v            | OR2X2    | 0.022 | 0.051 |   1.371 |   -0.931 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.090 | 0.041 |   1.412 |   -0.890 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.111 | 0.085 |   1.497 |   -0.804 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A v -> Y v            | BUFX4    | 0.098 | 0.168 |   1.665 |   -0.636 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^            | AOI21X1  | 0.033 | 0.063 |   1.727 |   -0.574 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.049 |   1.776 |   -0.525 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A ^ -> Y v            | INVX8    | 0.018 | 0.028 |   1.804 |   -0.497 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.073 | 0.036 |   1.840 |   -0.461 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A ^ -> Y v            | NAND2X1  | 0.022 | 0.043 |   1.883 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v            | OR2X2    | 0.031 | 0.055 |   1.938 |   -0.364 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A v -> Y ^            | INVX8    | 0.048 | 0.032 |   1.970 |   -0.331 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A ^ -> Y ^            | BUFX2    | 0.021 | 0.051 |   2.021 |   -0.280 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A ^ -> Y ^            | AND2X2   | 0.065 | 0.067 |   2.088 |   -0.214 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A ^ -> Y ^            | AND2X2   | 0.036 | 0.053 |   2.141 |   -0.161 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A ^ -> Y v            | INVX8    | 0.029 | 0.033 |   2.174 |   -0.128 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC34068_FE_OCP_RBN33 | A v -> Y v            | BUFX4    | 0.009 | 0.057 |   2.230 |   -0.071 | 
     | 289_FE_RN_1998_0                                   |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_3141_0              | S v -> Y ^            | MUX2X1   | 0.107 | 0.086 |   2.317 |    0.015 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11]         | D ^                   | DFFPOSX1 | 0.107 | 0.001 |   2.317 |    0.016 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.301 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.301 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.301 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.301 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.301 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.301 | 
     | FECTS_clks_clk___L6_I13                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.301 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.301 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.638
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.388
- Arrival Time                  1.912
= Slack Time                   -2.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.642 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.572 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.537 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.460 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.415 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.340 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.111 | 0.081 |   1.040 |   -1.260 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.034 | 0.089 |   1.130 |   -1.171 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47971_FE_OCPUNCON36298 | A v -> Y v         | BUFX4    | 0.018 | 0.057 |   1.186 |   -1.114 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | B v -> Y v         | AND2X2   | 0.014 | 0.052 |   1.238 |   -1.062 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.025 |   1.263 |   -1.038 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.036 | 0.036 |   1.298 |   -1.002 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.069 | 0.046 |   1.344 |   -0.956 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.067 | 0.055 |   1.400 |   -0.901 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.052 | 0.067 |   1.467 |   -0.834 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43160_tx_core_pfifo_pus | A ^ -> Y v         | INVX8    | 0.058 | 0.041 |   1.508 |   -0.793 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | FE_OCPUNCOC49782_tx_core_pfifo_push_2              | A v -> Y v         | BUFX4    | 0.077 | 0.078 |   1.586 |   -0.714 | 
     | \tx_core/axi_master /FE_OFC43726_FE_OCPN31799_FE_O | A v -> Y ^         | INVX8    | 0.054 | 0.058 |   1.644 |   -0.656 | 
     | CPUNCON31484_tx_core_pfifo_push_2                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43727_FE_OCPN31799_FE_O | A ^ -> Y v         | INVX8    | 0.042 | 0.038 |   1.683 |   -0.617 | 
     | CPUNCON31484_tx_core_pfifo_push_2                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2144                         | S v -> Y ^         | MUX2X1   | 0.057 | 0.064 |   1.747 |   -0.553 | 
     | \tx_core/axi_master /FE_OCPC48634_link_datain_2_4_ | A ^ -> Y ^         | BUFX4    | 0.023 | 0.028 |   1.775 |   -0.525 | 
     | \tx_core/axi_master /U2648                         | A ^ -> Y v         | INVX4    | 0.018 | 0.030 |   1.805 |   -0.495 | 
     | \tx_core/axi_master /U2649                         | A v -> Y ^         | MUX2X1   | 0.058 | 0.051 |   1.856 |   -0.444 | 
     | \tx_core/axi_master /FE_OCPUNCOC49792_n1725        | A ^ -> Y ^         | BUFX4    | 0.058 | 0.051 |   1.907 |   -0.393 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.058 | 0.005 |   1.912 |   -0.388 | 
     | g[0][4]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.300 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.300 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.300 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.300 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.300 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.300 | 
     | FECTS_clks_clk___L6_I69                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.300 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.300 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.241
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.009
- Arrival Time                  2.294
= Slack Time                   -2.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.626 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.557 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.522 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.444 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.400 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.325 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.111 | 0.081 |   1.040 |   -1.245 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.034 | 0.089 |   1.130 |   -1.155 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47971_FE_OCPUNCON36298 | A v -> Y v         | BUFX4    | 0.018 | 0.057 |   1.186 |   -1.099 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | B v -> Y v         | AND2X2   | 0.014 | 0.052 |   1.238 |   -1.047 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.025 |   1.263 |   -1.022 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.036 | 0.036 |   1.298 |   -0.987 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.069 | 0.046 |   1.344 |   -0.941 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.067 | 0.055 |   1.400 |   -0.885 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.052 | 0.067 |   1.467 |   -0.818 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43159_tx_core_pfifo_pus | A ^ -> Y v         | INVX1    | 0.021 | 0.037 |   1.504 |   -0.781 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_97596_0                 | B v -> Y ^         | NAND2X1  | 0.065 | 0.037 |   1.541 |   -0.744 | 
     | \tx_core/axi_master /FE_OFC26451_n24               | A ^ -> Y ^         | BUFX4    | 0.022 | 0.027 |   1.568 |   -0.717 | 
     | \tx_core/axi_master /FE_RC_97083_0                 | A ^ -> Y v         | INVX8    | 0.053 | 0.032 |   1.599 |   -0.686 | 
     | \tx_core/axi_master /FE_OFC26680_n24               | A v -> Y ^         | INVX8    | 0.077 | 0.076 |   1.675 |   -0.610 | 
     | \tx_core/axi_master /U109                          | C ^ -> Y v         | OAI21X1  | 0.022 | 0.061 |   1.737 |   -0.548 | 
     | \tx_core/axi_master /FE_OFC27294_memif_pcfifo2_f0_ | A v -> Y ^         | INVX4    | 0.018 | 0.026 |   1.763 |   -0.522 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27293_memif_pcfifo2_f0_ | A ^ -> Y v         | INVX8    | 0.076 | 0.038 |   1.801 |   -0.484 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A v -> Y v         | AND2X2   | 0.034 | 0.067 |   1.869 |   -0.416 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC48076_n325         | A v -> Y v         | BUFX4    | 0.030 | 0.064 |   1.933 |   -0.352 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97860_0             | A v -> Y v         | AND2X2   | 0.011 | 0.046 |   1.978 |   -0.307 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97859_0             | A v -> Y v         | AND2X2   | 0.018 | 0.038 |   2.016 |   -0.269 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45892_FE_OCP_RBN349 | A v -> Y ^         | INVX4    | 0.049 | 0.041 |   2.057 |   -0.228 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45893_FE_OCP_RBN349 | A ^ -> Y v         | INVX8    | 0.029 | 0.036 |   2.093 |   -0.192 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC49216_FE_OFN45893_ | A v -> Y v         | BUFX2    | 0.018 | 0.051 |   2.144 |   -0.141 | 
     | FE_OCP_RBN3491_n5023                               |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3380_0              | S v -> Y ^         | MUX2X1   | 0.046 | 0.046 |   2.190 |   -0.095 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC49824_n4287    | A ^ -> Y ^         | BUFX2    | 0.106 | 0.099 |   2.289 |    0.004 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[18]         | D ^                | DFFPOSX1 | 0.106 | 0.005 |   2.294 |    0.009 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.285 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.285 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.285 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.285 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.285 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.285 | 
     | FECTS_clks_clk___L6_I45                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.285 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.285 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.083
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.167
- Arrival Time                  2.440
= Slack Time                   -2.272
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.121
     = Beginpoint Arrival Time            0.721
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] ^ |          | 0.169 |       |   0.721 |   -1.551 | 
     | FE_OCP_RBC49331_m_r_dch_RDATA_0_                   | A ^ -> Y ^           | BUFX4    | 0.150 | 0.083 |   0.803 |   -1.469 | 
     | FE_OCP_RBC49335_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.100 | 0.077 |   0.881 |   -1.391 | 
     | FE_OCP_RBC49337_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.054 | 0.072 |   0.953 |   -1.319 | 
     | FE_OCP_RBC49342_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.059 | 0.035 |   0.988 |   -1.284 | 
     | FE_OCP_RBC49341_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.084 | 0.073 |   1.062 |   -1.211 | 
     | \tx_core/axi_master /FE_RC_105076_0                | B ^ -> Y ^           | XNOR2X1  | 0.059 | 0.096 |   1.158 |   -1.114 | 
     | \tx_core/axi_master /FE_OCP_RBC48347_n368          | A ^ -> Y ^           | BUFX4    | 0.089 | 0.064 |   1.222 |   -1.050 | 
     | \tx_core/axi_master /FE_RC_64555_0                 | A ^ -> Y v           | NAND2X1  | 0.021 | 0.041 |   1.264 |   -1.009 | 
     | \tx_core/axi_master /FE_OCPUNCOC47774_n176         | A v -> Y v           | BUFX2    | 0.016 | 0.044 |   1.308 |   -0.965 | 
     | \tx_core/axi_master /FE_RC_108233_0                | A v -> Y ^           | NOR3X1   | 0.066 | 0.060 |   1.368 |   -0.904 | 
     | \tx_core/axi_master /FE_OFC25802_FE_OCP_RBN3143_n4 | A ^ -> Y ^           | BUFX4    | 0.090 | 0.064 |   1.432 |   -0.840 | 
     | 80                                                 |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107337_0                | B ^ -> Y ^           | AND2X2   | 0.026 | 0.058 |   1.490 |   -0.782 | 
     | \tx_core/axi_master /FE_RC_111434_0                | A ^ -> Y ^           | AND2X2   | 0.146 | 0.118 |   1.608 |   -0.664 | 
     | \tx_core/axi_master /FE_RC_111433_0                | B ^ -> Y ^           | OR2X2    | 0.046 | 0.085 |   1.693 |   -0.579 | 
     | \tx_core/axi_master /FE_OFC1724_n4665              | A ^ -> Y v           | INVX8    | 0.178 | 0.040 |   1.734 |   -0.539 | 
     | \tx_core/tx_crc/crcpkt0 /U175                      | A v -> Y ^           | INVX4    | 0.131 | 0.166 |   1.899 |   -0.373 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109846_0            | A ^ -> Y ^           | AND2X2   | 0.035 | 0.047 |   1.947 |   -0.326 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109845_0            | B ^ -> Y ^           | AND2X2   | 0.033 | 0.047 |   1.994 |   -0.278 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC51757_FE_RN_661 | A ^ -> Y v           | INVX8    | 0.070 | 0.033 |   2.027 |   -0.245 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_99076_0             | A v -> Y v           | OR2X2    | 0.035 | 0.098 |   2.125 |   -0.148 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_107552_0            | A v -> Y ^           | INVX4    | 0.035 | 0.037 |   2.162 |   -0.110 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_107553_0            | A ^ -> Y v           | INVX8    | 0.021 | 0.029 |   2.191 |   -0.081 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48898_FE_RN_604 | A v -> Y ^           | INVX1    | 0.046 | 0.052 |   2.243 |   -0.029 | 
     | 74_0                                               |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48899_FE_RN_604 | A ^ -> Y ^           | BUFX4    | 0.051 | 0.048 |   2.291 |    0.018 | 
     | 74_0                                               |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /U59                       | A ^ -> Y ^           | AND2X2   | 0.022 | 0.045 |   2.335 |    0.063 | 
     | \tx_core/tx_crc/crcpkt0 /U1413                     | A ^ -> Y v           | INVX4    | 0.014 | 0.027 |   2.362 |    0.090 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_105109_0            | C v -> Y ^           | OAI21X1  | 0.125 | 0.076 |   2.438 |    0.166 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]         | D ^                  | DFFPOSX1 | 0.125 | 0.001 |   2.440 |    0.167 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.272 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.272 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.272 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.272 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.272 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.272 | 
     | FECTS_clks_clk___L6_I39                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.272 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.272 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.097
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.153
- Arrival Time                  2.403
= Slack Time                   -2.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.591 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.522 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.487 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.409 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.365 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.290 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.111 | 0.081 |   1.040 |   -1.210 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.034 | 0.089 |   1.130 |   -1.120 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47971_FE_OCPUNCON36298 | A v -> Y v         | BUFX4    | 0.018 | 0.057 |   1.186 |   -1.064 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | B v -> Y v         | AND2X2   | 0.014 | 0.052 |   1.238 |   -1.012 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.025 |   1.263 |   -0.987 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.036 | 0.036 |   1.298 |   -0.952 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.069 | 0.046 |   1.344 |   -0.906 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.067 | 0.055 |   1.400 |   -0.850 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.052 | 0.067 |   1.467 |   -0.783 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43160_tx_core_pfifo_pus | A ^ -> Y v         | INVX8    | 0.058 | 0.041 |   1.508 |   -0.742 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | FE_OCPC47998_tx_core_pfifo_push_2                  | A v -> Y v         | BUFX4    | 0.051 | 0.093 |   1.601 |   -0.649 | 
     | FE_OCPC48624_tx_core_pfifo_push_2                  | A v -> Y v         | BUFX2    | 0.073 | 0.089 |   1.690 |   -0.560 | 
     | \tx_core/axi_master /FE_OCPC47999_tx_core_pfifo_pu | A v -> Y v         | BUFX2    | 0.022 | 0.057 |   1.747 |   -0.503 | 
     | sh_2                                               |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_81570_0                 | A v -> Y v         | AND2X2   | 0.010 | 0.044 |   1.790 |   -0.460 | 
     | \tx_core/axi_master /FE_RC_81568_0                 | A v -> Y v         | AND2X2   | 0.038 | 0.044 |   1.834 |   -0.416 | 
     | \tx_core/axi_master /FE_RC_81569_0                 | A v -> Y ^         | INVX8    | 0.038 | 0.039 |   1.874 |   -0.376 | 
     | \tx_core/axi_master /U750                          | A ^ -> Y v         | INVX8    | 0.089 | 0.038 |   1.912 |   -0.338 | 
     | \tx_core/axi_master /FE_OCPC48651_n2946            | A v -> Y v         | BUFX2    | 0.027 | 0.059 |   1.971 |   -0.279 | 
     | \tx_core/axi_master /FE_OCPC48038_n2946            | A v -> Y v         | BUFX2    | 0.017 | 0.046 |   2.017 |   -0.233 | 
     | \tx_core/axi_master /FE_OCPC48041_n2946            | A v -> Y v         | BUFX4    | 0.059 | 0.060 |   2.077 |   -0.173 | 
     | \tx_core/axi_master /FE_OCPC48042_n2946            | A v -> Y v         | BUFX4    | 0.099 | 0.092 |   2.169 |   -0.081 | 
     | \tx_core/axi_master /FE_OCPC31881_n2946            | A v -> Y v         | BUFX2    | 0.026 | 0.076 |   2.245 |   -0.005 | 
     | \tx_core/axi_master /U2932                         | S v -> Y ^         | MUX2X1   | 0.045 | 0.046 |   2.291 |    0.041 | 
     | \tx_core/axi_master /FE_RC_105302_0                | A ^ -> Y ^         | BUFX2    | 0.123 | 0.106 |   2.397 |    0.147 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.123 | 0.006 |   2.403 |    0.153 | 
     | g[1][23]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.250 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.250 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.250 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.250 | 
     | FECTS_clks_clk___L4_I1                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.250 | 
     | FECTS_clks_clk___L5_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.250 | 
     | FECTS_clks_clk___L6_I23                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.250 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.250 | 
     | g[1][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.127
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.123
- Arrival Time                  2.370
= Slack Time                   -2.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.605 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.564 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.524 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.434 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.380 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.235 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.153 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.087 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.052 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -1.005 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.957 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.917 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.859 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.823 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.708 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.620 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.592 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.502 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.456 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.420 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.359 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.298 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.267 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v            | BUFX2    | 0.015 | 0.053 |   2.033 |   -0.215 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.060 | 0.057 |   2.090 |   -0.157 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.026 | 0.059 |   2.149 |   -0.099 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.038 | 0.036 |   2.184 |   -0.063 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49201_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.075 | 0.080 |   2.265 |    0.017 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_97779_0             | S ^ -> Y ^            | MUX2X1   | 0.120 | 0.104 |   2.369 |    0.122 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10]         | D ^                   | DFFPOSX1 | 0.120 | 0.001 |   2.370 |    0.123 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.247 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.247 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.247 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.247 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.247 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.247 | 
     | FECTS_clks_clk___L6_I15                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.247 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.247 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.298
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.048
- Arrival Time                  2.198
= Slack Time                   -2.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.587 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.517 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.482 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.405 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.360 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A v -> Y v         | AND2X2   | 0.027 | 0.077 |   0.962 |   -1.283 | 
     | \tx_core/axi_master /FE_OFC24505_n2242             | A v -> Y ^         | INVX4    | 0.016 | 0.025 |   0.988 |   -1.258 | 
     | \tx_core/axi_master /FE_OCP_RBC49266_FE_OFN24505_n | A ^ -> Y v         | INVX8    | 0.047 | 0.031 |   1.019 |   -1.226 | 
     | 2242                                               |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107297_0                | A v -> Y v         | AND2X2   | 0.031 | 0.064 |   1.082 |   -1.163 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A v -> Y ^         | INVX8    | 0.073 | 0.041 |   1.123 |   -1.122 | 
     | \tx_core/axi_master /FE_OCP_RBC48827_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.047 | 0.054 |   1.177 |   -1.068 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49588_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.077 | 0.053 |   1.230 |   -1.015 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49594_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.086 | 0.045 |   1.275 |   -0.970 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49593_FE_OFN42956_F | A v -> Y v         | BUFX2    | 0.040 | 0.114 |   1.390 |   -0.855 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107709_0                | A v -> Y ^         | INVX8    | 0.083 | 0.042 |   1.432 |   -0.813 | 
     | \tx_core/axi_master /FE_RC_110937_0                | A ^ -> Y ^         | BUFX4    | 0.033 | 0.044 |   1.476 |   -0.770 | 
     | \tx_core/axi_master /FE_OCP_RBC16405_tx_core_pfifo | A ^ -> Y v         | INVX8    | 0.056 | 0.034 |   1.509 |   -0.736 | 
     | _push_0                                            |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_98809_0                 | C v -> Y ^         | NAND3X1  | 0.043 | 0.067 |   1.576 |   -0.669 | 
     | \tx_core/axi_master /FE_OFC44577_FE_RN_50114_0     | A ^ -> Y v         | INVX2    | 0.024 | 0.030 |   1.606 |   -0.640 | 
     | \tx_core/axi_master /FE_OFC44578_FE_RN_50114_0     | A v -> Y ^         | INVX8    | 0.023 | 0.030 |   1.635 |   -0.610 | 
     | \tx_core/axi_master /FE_RC_81421_0                 | A ^ -> Y ^         | OR2X2    | 0.034 | 0.060 |   1.695 |   -0.550 | 
     | \tx_core/axi_master /FE_OCP_RBC16271_FE_RN_45211_0 | A ^ -> Y v         | INVX8    | 0.021 | 0.029 |   1.724 |   -0.521 | 
     | \tx_core/axi_master /FE_OCP_RBC16270_FE_RN_45211_0 | A v -> Y ^         | INVX8    | 0.009 | 0.024 |   1.749 |   -0.497 | 
     | \tx_core/axi_master /FE_OCP_RBC15135_n2645         | A ^ -> Y v         | INVX8    | 0.080 | 0.031 |   1.780 |   -0.466 | 
     | \tx_core/axi_master /FE_RC_106643_0                | A v -> Y ^         | INVX8    | 0.056 | 0.093 |   1.872 |   -0.373 | 
     | \tx_core/axi_master /FE_OFC1713_n2948              | A ^ -> Y v         | INVX8    | 0.054 | 0.035 |   1.907 |   -0.338 | 
     | \tx_core/axi_master /FE_OCPC49211_FE_OFN1713_n2948 | A v -> Y v         | BUFX2    | 0.047 | 0.074 |   1.981 |   -0.265 | 
     | \tx_core/axi_master /FE_OCPC48145_FE_OFN1713_n2948 | A v -> Y v         | BUFX4    | 0.032 | 0.068 |   2.048 |   -0.197 | 
     | \tx_core/axi_master /U2920                         | S v -> Y ^         | MUX2X1   | 0.046 | 0.051 |   2.099 |   -0.146 | 
     | \tx_core/axi_master /FE_OCPUNCOC48558_n1868        | A ^ -> Y ^         | BUFX2    | 0.099 | 0.095 |   2.194 |   -0.052 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.099 | 0.004 |   2.198 |   -0.048 | 
     | g[1][22]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.245 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.245 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.245 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.245 | 
     | FECTS_clks_clk___L4_I1                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.245 | 
     | FECTS_clks_clk___L5_I4                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.245 | 
     | FECTS_clks_clk___L6_I30                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.245 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.245 | 
     | g[1][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.156
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.094
- Arrival Time                  2.333
= Slack Time                   -2.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.580 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.510 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.475 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.398 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.353 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.279 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX4    | 0.032 | 0.062 |   1.021 |   -1.217 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.054 | 0.082 |   1.103 |   -1.135 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.024 | 0.065 |   1.168 |   -1.070 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.304 | 0.123 |   1.291 |   -0.947 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.219 | 0.116 |   1.407 |   -0.831 | 
     | \tx_core/axi_master /FE_OCPC47977_n2492            | A v -> Y v         | BUFX4    | 0.299 | 0.352 |   1.760 |   -0.479 | 
     | \tx_core/axi_master /FE_RC_106476_0                | A v -> Y v         | AND2X1   | 0.052 | 0.120 |   1.880 |   -0.358 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.036 | 0.038 |   1.919 |   -0.320 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.250 | 0.028 |   1.946 |   -0.292 | 
     | \tx_core/axi_master /FE_OCPUNCOC47899_FE_RN_39950_ | A v -> Y v         | BUFX2    | 0.091 | 0.088 |   2.034 |   -0.205 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.029 | 0.060 |   2.094 |   -0.144 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.015 | 0.025 |   2.119 |   -0.119 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.072 | 0.032 |   2.151 |   -0.088 | 
     | \tx_core/axi_master /U2837                         | S v -> Y ^         | MUX2X1   | 0.058 | 0.089 |   2.240 |    0.002 | 
     | \tx_core/axi_master /FE_OCPUNCOC49800_n1952        | A ^ -> Y ^         | BUFX4    | 0.112 | 0.074 |   2.314 |    0.075 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.116 | 0.019 |   2.333 |    0.094 | 
     | g[0][16]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.239 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.239 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.239 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.239 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.239 | 
     | FECTS_clks_clk___L5_I8                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.239 | 
     | FECTS_clks_clk___L6_I49                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.239 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.239 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.810
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.440
- Arrival Time                  2.675
= Slack Time                   -2.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.593 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.552 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.512 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.422 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.367 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.222 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.140 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y v            | XNOR2X1  | 0.027 | 0.044 |   1.139 |   -1.097 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A v -> Y v            | BUFX4    | 0.013 | 0.054 |   1.192 |   -1.043 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A v -> Y ^            | NOR3X1   | 0.067 | 0.061 |   1.253 |   -0.982 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A ^ -> Y ^            | AND2X2   | 0.029 | 0.046 |   1.300 |   -0.936 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C ^ -> Y v            | NAND3X1  | 0.022 | 0.020 |   1.319 |   -0.916 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A v -> Y v            | OR2X2    | 0.022 | 0.051 |   1.371 |   -0.864 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.090 | 0.041 |   1.412 |   -0.823 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.111 | 0.085 |   1.497 |   -0.738 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A v -> Y v            | BUFX4    | 0.098 | 0.168 |   1.665 |   -0.570 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^            | AOI21X1  | 0.033 | 0.063 |   1.727 |   -0.508 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.049 |   1.776 |   -0.459 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A ^ -> Y v            | INVX8    | 0.018 | 0.028 |   1.804 |   -0.431 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.073 | 0.036 |   1.840 |   -0.395 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A ^ -> Y v            | NAND2X1  | 0.022 | 0.043 |   1.883 |   -0.352 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v            | OR2X2    | 0.031 | 0.055 |   1.938 |   -0.297 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A v -> Y ^            | INVX8    | 0.048 | 0.032 |   1.970 |   -0.265 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^            | AND2X2   | 0.034 | 0.058 |   2.029 |   -0.207 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v            | INVX8    | 0.035 | 0.029 |   2.057 |   -0.178 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^            | INVX8    | 0.057 | 0.043 |   2.101 |   -0.134 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v            | INVX8    | 0.060 | 0.045 |   2.145 |   -0.090 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.028 | 0.063 |   2.209 |   -0.027 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A v -> Y v            | BUFX4    | 0.024 | 0.061 |   2.269 |    0.034 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51633_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.017 | 0.045 |   2.315 |    0.080 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51161_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.018 | 0.046 |   2.360 |    0.125 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51162_FE_OCP_RBN95 | A v -> Y v            | BUFX4    | 0.056 | 0.060 |   2.421 |    0.186 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48150_FE_OCPUNCON4 | A v -> Y v            | BUFX4    | 0.029 | 0.070 |   2.491 |    0.256 | 
     | 7904_FE_OCP_RBN9595_n4690                          |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC10717_FE_OCP_RBN83 | A v -> Y v            | BUFX4    | 0.017 | 0.057 |   2.548 |    0.313 | 
     | 77_FE_OCPN4850_FE_OCP_RBN4395_n4690                |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98424_0             | A v -> Y ^            | OAI21X1  | 0.158 | 0.125 |   2.673 |    0.438 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | D ^                   | DFFPOSX1 | 0.158 | 0.002 |   2.675 |    0.440 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.235 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.235 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.235 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.235 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.235 | 
     | FECTS_clks_clk___L5_I1                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.235 | 
     | FECTS_clks_clk___L6_I7                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.235 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.235 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.838
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.412
- Arrival Time                  2.646
= Slack Time                   -2.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.592 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.551 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.511 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.421 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.366 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.221 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.139 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.073 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.039 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.991 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.944 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.904 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.846 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.810 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.695 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.606 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.579 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.489 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.443 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.407 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.346 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.285 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.254 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v            | BUFX2    | 0.015 | 0.053 |   2.033 |   -0.201 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.060 | 0.057 |   2.090 |   -0.144 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.026 | 0.059 |   2.149 |   -0.085 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.038 | 0.036 |   2.184 |   -0.050 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49471_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.139 | 0.116 |   2.301 |    0.067 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49472_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX4    | 0.035 | 0.036 |   2.337 |    0.103 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC50392_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.024 | 0.045 |   2.381 |    0.147 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49208_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.060 | 0.068 |   2.450 |    0.215 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_3155_0              | S ^ -> Y ^            | MUX2X1   | 0.057 | 0.060 |   2.509 |    0.275 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC45982_n5484         | A ^ -> Y v            | INVX2    | 0.022 | 0.022 |   2.531 |    0.297 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC45983_n5484         | A v -> Y ^            | INVX2    | 0.155 | 0.104 |   2.635 |    0.401 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[2]          | D ^                   | DFFPOSX1 | 0.155 | 0.011 |   2.646 |    0.412 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.234 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.234 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.234 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.234 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.234 | 
     | FECTS_clks_clk___L5_I2                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.234 | 
     | FECTS_clks_clk___L6_I16                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.234 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[2] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.234 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[26] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.067
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.183
- Arrival Time                  2.416
= Slack Time                   -2.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.591 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.550 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.510 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.420 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.366 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.220 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.138 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.073 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.038 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.990 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.943 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.903 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.845 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.809 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.694 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.606 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.578 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.488 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.442 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.406 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.345 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.284 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.253 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.192 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.165 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.127 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.071 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A ^ -> Y v            | INVX8    | 0.038 | 0.044 |   2.206 |   -0.027 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9598_n4690      | A v -> Y ^            | INVX8    | 0.015 | 0.025 |   2.230 |   -0.003 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48152_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.044 | 0.058 |   2.288 |    0.055 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106670_0            | A ^ -> Y v            | INVX4    | 0.020 | 0.025 |   2.313 |    0.080 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_97792_0             | S v -> Y ^            | MUX2X1   | 0.127 | 0.101 |   2.415 |    0.182 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[26]         | D ^                   | DFFPOSX1 | 0.127 | 0.001 |   2.416 |    0.183 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.233 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.233 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.233 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.233 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.233 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.233 | 
     | FECTS_clks_clk___L6_I16                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.233 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[26] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.233 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.972
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.278
- Arrival Time                  2.510
= Slack Time                   -2.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.590 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.549 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.509 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.419 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.364 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.219 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.137 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.071 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.037 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.989 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.942 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.902 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.844 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.808 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.693 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.604 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.577 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.487 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.441 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.404 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.344 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.283 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.252 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.190 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.164 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.125 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.070 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A ^ -> Y v            | INVX8    | 0.038 | 0.044 |   2.206 |   -0.026 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9598_n4690      | A v -> Y ^            | INVX8    | 0.015 | 0.025 |   2.230 |   -0.001 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48153_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.028 | 0.047 |   2.278 |    0.046 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48155_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.015 | 0.025 |   2.303 |    0.071 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51635_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.034 | 0.039 |   2.342 |    0.110 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U370                      | B ^ -> Y ^            | AND2X2   | 0.014 | 0.037 |   2.379 |    0.147 | 
     | \tx_core/tx_crc/crcpkt1 /U1822                     | A ^ -> Y v            | INVX2    | 0.026 | 0.038 |   2.417 |    0.185 | 
     | \tx_core/tx_crc/crcpkt1 /U5142                     | C v -> Y ^            | OAI21X1  | 0.139 | 0.091 |   2.508 |    0.276 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[10]         | D ^                   | DFFPOSX1 | 0.139 | 0.001 |   2.510 |    0.278 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.232 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.232 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.232 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.232 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.232 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.232 | 
     | FECTS_clks_clk___L6_I11                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.232 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.232 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.834
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.416
- Arrival Time                  2.646
= Slack Time                   -2.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.589 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.548 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.508 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.418 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.363 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.218 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.136 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.070 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.036 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.988 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.941 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.900 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.843 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.807 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.692 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.603 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.576 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.486 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.440 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.403 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.343 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.281 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.251 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.189 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.162 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.124 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.069 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.041 | 0.063 |   2.225 |   -0.006 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.049 | 0.047 |   2.272 |    0.041 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51633_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.031 | 0.050 |   2.322 |    0.091 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51161_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX2    | 0.034 | 0.052 |   2.373 |    0.143 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC50391_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.016 | 0.025 |   2.399 |    0.168 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51637_FE_OCP_RBN95 | A ^ -> Y ^            | BUFX4    | 0.059 | 0.052 |   2.451 |    0.220 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U364                      | A ^ -> Y ^            | AND2X2   | 0.031 | 0.054 |   2.505 |    0.274 | 
     | \tx_core/tx_crc/crcpkt1 /U951                      | A ^ -> Y v            | INVX4    | 0.028 | 0.036 |   2.540 |    0.310 | 
     | \tx_core/tx_crc/crcpkt1 /U5423                     | C v -> Y ^            | OAI21X1  | 0.155 | 0.104 |   2.644 |    0.414 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[6]          | D ^                   | DFFPOSX1 | 0.155 | 0.002 |   2.646 |    0.416 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.231 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.231 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.231 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.231 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.231 | 
     | FECTS_clks_clk___L5_I1                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.231 | 
     | FECTS_clks_clk___L6_I7                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.231 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.231 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (v) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.005
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.245
- Arrival Time                  2.475
= Slack Time                   -2.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] v |          | 0.052 |       |   0.637 |   -1.593 | 
     | \tx_core/axi_master /U267                          | B v -> Y v         | OR2X2    | 0.028 | 0.067 |   0.704 |   -1.526 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A v -> Y ^         | INVX8    | 0.074 | 0.040 |   0.744 |   -1.486 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A ^ -> Y v         | INVX8    | 0.053 | 0.061 |   0.805 |   -1.426 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A v -> Y ^         | INVX8    | 0.079 | 0.057 |   0.861 |   -1.369 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A ^ -> Y ^         | AND2X2   | 0.034 | 0.067 |   0.929 |   -1.302 | 
     | \tx_core/axi_master /FE_OFC24505_n2242             | A ^ -> Y v         | INVX4    | 0.018 | 0.027 |   0.956 |   -1.275 | 
     | \tx_core/axi_master /FE_OCP_RBC49266_FE_OFN24505_n | A v -> Y ^         | INVX8    | 0.061 | 0.034 |   0.990 |   -1.241 | 
     | 2242                                               |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107297_0                | A ^ -> Y ^         | AND2X2   | 0.045 | 0.062 |   1.052 |   -1.179 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   1.087 |   -1.144 | 
     | \tx_core/axi_master /FE_OCP_RBC48827_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.052 | 0.069 |   1.156 |   -1.075 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49588_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.060 | 0.042 |   1.197 |   -1.033 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49594_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.112 | 0.061 |   1.258 |   -0.972 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49593_FE_OFN42956_F | A ^ -> Y ^         | BUFX2    | 0.049 | 0.106 |   1.364 |   -0.866 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107709_0                | A ^ -> Y v         | INVX8    | 0.066 | 0.034 |   1.398 |   -0.832 | 
     | \tx_core/axi_master /FE_RC_110937_0                | A v -> Y v         | BUFX4    | 0.034 | 0.076 |   1.474 |   -0.756 | 
     | \tx_core/axi_master /FE_OCP_RBC16405_tx_core_pfifo | A v -> Y ^         | INVX8    | 0.072 | 0.041 |   1.516 |   -0.715 | 
     | _push_0                                            |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47993_FE_OCP_RBN16405_ | A ^ -> Y ^         | BUFX2    | 0.089 | 0.089 |   1.605 |   -0.626 | 
     | tx_core_pfifo_push_0                               |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U338                          | A ^ -> Y v         | INVX8    | 0.044 | 0.035 |   1.640 |   -0.591 | 
     | \tx_core/axi_master /U333                          | A v -> Y ^         | INVX8    | 0.017 | 0.028 |   1.667 |   -0.563 | 
     | \tx_core/axi_master /FE_OCPC48643_n285             | A ^ -> Y ^         | BUFX4    | 0.156 | 0.096 |   1.764 |   -0.467 | 
     | \tx_core/axi_master /FE_OCPC49450_n285             | A ^ -> Y ^         | BUFX2    | 0.064 | 0.074 |   1.838 |   -0.393 | 
     | \tx_core/axi_master /FE_OCPC49171_n285             | A ^ -> Y ^         | BUFX2    | 0.119 | 0.104 |   1.941 |   -0.289 | 
     | \tx_core/axi_master /FE_OCPC49172_n285             | A ^ -> Y ^         | BUFX2    | 0.162 | 0.140 |   2.081 |   -0.150 | 
     | \tx_core/axi_master /FE_OCPC31827_n285             | A ^ -> Y ^         | BUFX2    | 0.034 | 0.062 |   2.142 |   -0.088 | 
     | \tx_core/axi_master /U2121                         | S ^ -> Y ^         | MUX2X1   | 0.057 | 0.055 |   2.197 |   -0.033 | 
     | \tx_core/axi_master /FE_OFC26168_link_datain_0_31_ | A ^ -> Y v         | INVX2    | 0.033 | 0.033 |   2.230 |   -0.000 | 
     | \tx_core/axi_master /FE_OFC26169_link_datain_0_31_ | A v -> Y ^         | INVX8    | 0.090 | 0.046 |   2.276 |    0.045 | 
     | \tx_core/axi_master /U3052                         | A ^ -> Y v         | INVX4    | 0.041 | 0.028 |   2.304 |    0.073 | 
     | \tx_core/axi_master /U3062                         | A v -> Y ^         | MUX2X1   | 0.049 | 0.051 |   2.355 |    0.124 | 
     | \tx_core/axi_master /FE_RC_105342_0                | A ^ -> Y ^         | BUFX2    | 0.134 | 0.113 |   2.468 |    0.238 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.134 | 0.007 |   2.475 |    0.245 | 
     | g[0][31]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.230 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.230 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.230 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.230 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.230 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.230 | 
     | FECTS_clks_clk___L6_I59                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.230 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.230 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.920
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.330
- Arrival Time                  2.557
= Slack Time                   -2.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.585 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.544 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.504 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.414 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.359 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.214 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.132 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y v            | XNOR2X1  | 0.027 | 0.044 |   1.139 |   -1.088 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A v -> Y v            | BUFX4    | 0.013 | 0.054 |   1.192 |   -1.035 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A v -> Y ^            | NOR3X1   | 0.067 | 0.061 |   1.253 |   -0.974 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A ^ -> Y ^            | AND2X2   | 0.029 | 0.046 |   1.300 |   -0.927 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C ^ -> Y v            | NAND3X1  | 0.022 | 0.020 |   1.319 |   -0.908 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A v -> Y v            | OR2X2    | 0.022 | 0.051 |   1.371 |   -0.856 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.090 | 0.041 |   1.412 |   -0.815 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.111 | 0.085 |   1.497 |   -0.730 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A v -> Y v            | BUFX4    | 0.098 | 0.168 |   1.665 |   -0.562 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^            | AOI21X1  | 0.033 | 0.063 |   1.727 |   -0.500 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.049 |   1.776 |   -0.451 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A ^ -> Y v            | INVX8    | 0.018 | 0.028 |   1.804 |   -0.423 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.073 | 0.036 |   1.840 |   -0.387 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A ^ -> Y v            | NAND2X1  | 0.022 | 0.043 |   1.883 |   -0.344 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v            | OR2X2    | 0.031 | 0.055 |   1.938 |   -0.289 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A v -> Y ^            | INVX8    | 0.048 | 0.032 |   1.970 |   -0.257 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^            | AND2X2   | 0.034 | 0.058 |   2.029 |   -0.198 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v            | INVX8    | 0.035 | 0.029 |   2.057 |   -0.170 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^            | INVX8    | 0.057 | 0.043 |   2.101 |   -0.126 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v            | INVX8    | 0.060 | 0.045 |   2.145 |   -0.081 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51154_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.028 | 0.063 |   2.209 |   -0.018 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48702_FE_OCP_RBN95 | A v -> Y v            | BUFX4    | 0.024 | 0.061 |   2.269 |    0.042 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51633_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.017 | 0.045 |   2.315 |    0.088 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51161_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.018 | 0.046 |   2.360 |    0.134 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51162_FE_OCP_RBN95 | A v -> Y v            | BUFX4    | 0.056 | 0.060 |   2.421 |    0.194 | 
     | 95_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_97787_0             | A v -> Y ^            | OAI21X1  | 0.145 | 0.134 |   2.555 |    0.328 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11]         | D ^                   | DFFPOSX1 | 0.145 | 0.002 |   2.557 |    0.330 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.227 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.227 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.227 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.227 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.227 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.227 | 
     | FECTS_clks_clk___L6_I7                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.227 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.227 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.877
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.373
- Arrival Time                  2.599
= Slack Time                   -2.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.568 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.498 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.463 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.386 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.341 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.266 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX4    | 0.032 | 0.062 |   1.021 |   -1.205 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.054 | 0.082 |   1.103 |   -1.123 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.024 | 0.065 |   1.168 |   -1.058 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.304 | 0.123 |   1.291 |   -0.935 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.219 | 0.116 |   1.407 |   -0.819 | 
     | \tx_core/axi_master /FE_OCPC47977_n2492            | A v -> Y v         | BUFX4    | 0.299 | 0.352 |   1.760 |   -0.466 | 
     | \tx_core/axi_master /FE_RC_106476_0                | A v -> Y v         | AND2X1   | 0.052 | 0.120 |   1.880 |   -0.346 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.036 | 0.038 |   1.919 |   -0.308 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.250 | 0.028 |   1.946 |   -0.280 | 
     | \tx_core/axi_master /FE_OCPUNCOC47899_FE_RN_39950_ | A v -> Y v         | BUFX2    | 0.091 | 0.088 |   2.034 |   -0.192 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.029 | 0.060 |   2.094 |   -0.132 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.015 | 0.025 |   2.119 |   -0.107 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.072 | 0.032 |   2.151 |   -0.075 | 
     | \tx_core/axi_master /FE_OCPC32151_FE_OFN27592_n266 | A v -> Y v         | BUFX4    | 0.031 | 0.076 |   2.227 |    0.000 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49191_FE_OFN27592_n266 | A v -> Y v         | BUFX2    | 0.053 | 0.074 |   2.300 |    0.074 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC31487_FE_OFN27592_ | A v -> Y v         | BUFX4    | 0.046 | 0.076 |   2.376 |    0.150 | 
     | n2662                                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49197_FE_OCPUNCON31487 | A v -> Y v         | BUFX2    | 0.070 | 0.092 |   2.468 |    0.241 | 
     | _FE_OFN27592_n2662                                 |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_3131_0                  | S v -> Y ^         | MUX2X1   | 0.150 | 0.130 |   2.597 |    0.371 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.150 | 0.002 |   2.599 |    0.373 | 
     | g[0][22]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.226 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.226 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.226 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.226 | 
     | FECTS_clks_clk___L4_I1                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.226 | 
     | FECTS_clks_clk___L5_I4                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.226 | 
     | FECTS_clks_clk___L6_I28                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.226 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.226 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.093
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.157
- Arrival Time                  2.382
= Slack Time                   -2.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.583 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.542 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.502 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.412 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.357 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.212 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.130 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC35789_FE_OCP_RBN33265_ | A ^ -> Y ^            | BUFX2    | 0.033 | 0.051 |   1.146 |   -1.079 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99150_0                 | A ^ -> Y v            | INVX8    | 0.017 | 0.026 |   1.172 |   -1.053 | 
     | \tx_core/axi_master /FE_RC_97468_0                 | A v -> Y ^            | XOR2X1   | 0.089 | 0.066 |   1.237 |   -0.988 | 
     | \tx_core/axi_master /FE_RC_7814_0                  | A ^ -> Y ^            | AND2X2   | 0.057 | 0.065 |   1.302 |   -0.922 | 
     | \tx_core/axi_master /FE_RC_76506_0                 | B ^ -> Y v            | NAND3X1  | 0.019 | 0.028 |   1.330 |   -0.895 | 
     | \tx_core/axi_master /FE_OFC43537_FE_RN_44583_0     | A v -> Y ^            | INVX2    | 0.020 | 0.029 |   1.359 |   -0.866 | 
     | \tx_core/axi_master /FE_OFC43538_FE_RN_44583_0     | A ^ -> Y v            | INVX8    | 0.032 | 0.028 |   1.387 |   -0.838 | 
     | \tx_core/axi_master /FE_RC_97266_0                 | C v -> Y ^            | NOR3X1   | 0.082 | 0.060 |   1.447 |   -0.778 | 
     | \tx_core/axi_master /FE_RC_7022_0                  | A ^ -> Y v            | INVX2    | 0.038 | 0.029 |   1.475 |   -0.749 | 
     | \tx_core/axi_master /FE_RC_7018_0                  | B v -> Y v            | OR2X2    | 0.022 | 0.062 |   1.537 |   -0.688 | 
     | \tx_core/axi_master /FE_OCPUNCOC48543_FE_OFN1561_n | A v -> Y v            | BUFX4    | 0.153 | 0.081 |   1.619 |   -0.606 | 
     | 191                                                |                       |          |       |       |         |          | 
     | \tx_core/axi_master /U607                          | A v -> Y v            | AND2X1   | 0.031 | 0.127 |   1.746 |   -0.479 | 
     | \tx_core/axi_master /FE_OFC27050_memif_pcfifo2_f0_ | A v -> Y ^            | INVX4    | 0.016 | 0.025 |   1.771 |   -0.454 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27049_memif_pcfifo2_f0_ | A ^ -> Y v            | INVX8    | 0.093 | 0.033 |   1.804 |   -0.421 | 
     | wdata_1_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U83                       | A v -> Y ^            | INVX8    | 0.056 | 0.056 |   1.860 |   -0.364 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC48649_n144         | A ^ -> Y ^            | BUFX2    | 0.102 | 0.097 |   1.958 |   -0.267 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97859_0             | B ^ -> Y ^            | AND2X2   | 0.023 | 0.048 |   2.005 |   -0.219 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45892_FE_OCP_RBN349 | A ^ -> Y v            | INVX4    | 0.030 | 0.035 |   2.040 |   -0.184 | 
     | 1_n5023                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45893_FE_OCP_RBN349 | A v -> Y ^            | INVX8    | 0.028 | 0.038 |   2.078 |   -0.147 | 
     | 1_n5023                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC32814_FE_OCP_RBN34 | A ^ -> Y ^            | BUFX2    | 0.094 | 0.094 |   2.172 |   -0.053 | 
     | 91_n5023                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC31976_FE_OCP_RBN34 | A ^ -> Y ^            | BUFX2    | 0.031 | 0.052 |   2.224 |   -0.001 | 
     | 91_n5023                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3332_0              | S ^ -> Y ^            | MUX2X1   | 0.044 | 0.046 |   2.270 |    0.045 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_105403_0            | A ^ -> Y ^            | BUFX2    | 0.124 | 0.106 |   2.376 |    0.151 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[17]         | D ^                   | DFFPOSX1 | 0.124 | 0.006 |   2.382 |    0.157 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.225 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.225 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.225 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.225 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.225 | 
     | FECTS_clks_clk___L5_I8                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.225 | 
     | FECTS_clks_clk___L6_I50                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.225 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[17] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.225 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[1][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                              (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.176
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.074
- Arrival Time                  2.296
= Slack Time                   -2.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.564 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.494 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.459 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.382 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.337 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.263 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.111 | 0.081 |   1.040 |   -1.182 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.034 | 0.089 |   1.130 |   -1.093 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47971_FE_OCPUNCON36298 | A v -> Y v         | BUFX4    | 0.018 | 0.057 |   1.186 |   -1.036 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | B v -> Y v         | AND2X2   | 0.014 | 0.052 |   1.238 |   -0.984 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.025 |   1.263 |   -0.960 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.036 | 0.036 |   1.298 |   -0.924 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.069 | 0.046 |   1.344 |   -0.878 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.067 | 0.055 |   1.400 |   -0.823 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.052 | 0.067 |   1.467 |   -0.756 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43160_tx_core_pfifo_pus | A ^ -> Y v         | INVX8    | 0.058 | 0.041 |   1.508 |   -0.715 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | FE_OCPC47998_tx_core_pfifo_push_2                  | A v -> Y v         | BUFX4    | 0.051 | 0.093 |   1.601 |   -0.622 | 
     | FE_OCPC48624_tx_core_pfifo_push_2                  | A v -> Y v         | BUFX2    | 0.073 | 0.089 |   1.690 |   -0.533 | 
     | FE_OCPC49164_tx_core_pfifo_push_2                  | A v -> Y v         | BUFX2    | 0.028 | 0.058 |   1.747 |   -0.475 | 
     | FE_OCPUNCOC35673_tx_core_pfifo_push_2              | A v -> Y v         | BUFX4    | 0.150 | 0.093 |   1.840 |   -0.382 | 
     | \tx_core/axi_master /FE_OCPC48005_FE_OCPUNCON35673 | A v -> Y v         | BUFX2    | 0.049 | 0.107 |   1.948 |   -0.275 | 
     | _tx_core_pfifo_push_2                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC32313_FE_OCPUNCON16800 | A v -> Y v         | BUFX2    | 0.019 | 0.049 |   1.997 |   -0.225 | 
     | _tx_core_pfifo_push_2                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2176                         | S v -> Y ^         | MUX2X1   | 0.062 | 0.057 |   2.054 |   -0.168 | 
     | \tx_core/axi_master /FE_OCPC32316_link_datain_2_18 | A ^ -> Y ^         | BUFX4    | 0.086 | 0.065 |   2.119 |   -0.103 | 
     | _                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2861                         | A ^ -> Y v         | INVX8    | 0.034 | 0.025 |   2.144 |   -0.078 | 
     | \tx_core/axi_master /U2864                         | A v -> Y ^         | MUX2X1   | 0.045 | 0.047 |   2.191 |   -0.032 | 
     | \tx_core/axi_master /FE_RC_105300_0                | A ^ -> Y ^         | BUFX2    | 0.114 | 0.100 |   2.291 |    0.069 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.114 | 0.005 |   2.296 |    0.074 | 
     | g[1][18]                                           |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.223 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.223 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.223 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.223 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.223 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.223 | 
     | FECTS_clks_clk___L6_I59                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.223 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.223 | 
     | g[1][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[1][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (v) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.336
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                -0.086
- Arrival Time                  2.136
= Slack Time                   -2.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.637
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] v |          | 0.052 |       |   0.637 |   -1.584 | 
     | \tx_core/axi_master /U267                          | B v -> Y v         | OR2X2    | 0.028 | 0.067 |   0.704 |   -1.517 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A v -> Y ^         | INVX8    | 0.074 | 0.040 |   0.744 |   -1.477 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A ^ -> Y v         | INVX8    | 0.053 | 0.061 |   0.805 |   -1.416 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A v -> Y ^         | INVX8    | 0.079 | 0.057 |   0.861 |   -1.360 | 
     | \tx_core/axi_master /FE_RC_99324_0                 | A ^ -> Y ^         | AND2X2   | 0.034 | 0.067 |   0.929 |   -1.292 | 
     | \tx_core/axi_master /FE_OFC24505_n2242             | A ^ -> Y v         | INVX4    | 0.018 | 0.027 |   0.956 |   -1.266 | 
     | \tx_core/axi_master /FE_OCP_RBC49266_FE_OFN24505_n | A v -> Y ^         | INVX8    | 0.061 | 0.034 |   0.990 |   -1.232 | 
     | 2242                                               |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107297_0                | A ^ -> Y ^         | AND2X2   | 0.045 | 0.062 |   1.052 |   -1.170 | 
     | \tx_core/axi_master /FE_RC_107298_0                | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   1.086 |   -1.135 | 
     | \tx_core/axi_master /FE_OCP_RBC48827_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.052 | 0.069 |   1.155 |   -1.066 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49588_FE_OFN42956_F | A ^ -> Y v         | INVX8    | 0.060 | 0.042 |   1.197 |   -1.024 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49594_FE_OFN42956_F | A v -> Y ^         | INVX8    | 0.112 | 0.061 |   1.258 |   -0.963 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49593_FE_OFN42956_F | A ^ -> Y ^         | BUFX2    | 0.049 | 0.106 |   1.364 |   -0.857 | 
     | E_RN_60324_0                                       |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107709_0                | A ^ -> Y v         | INVX8    | 0.066 | 0.034 |   1.398 |   -0.823 | 
     | \tx_core/axi_master /FE_RC_110937_0                | A v -> Y v         | BUFX4    | 0.034 | 0.076 |   1.474 |   -0.747 | 
     | \tx_core/axi_master /FE_OCP_RBC16405_tx_core_pfifo | A v -> Y ^         | INVX8    | 0.072 | 0.041 |   1.516 |   -0.705 | 
     | _push_0                                            |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47993_FE_OCP_RBN16405_ | A ^ -> Y ^         | BUFX2    | 0.089 | 0.089 |   1.605 |   -0.616 | 
     | tx_core_pfifo_push_0                               |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U338                          | A ^ -> Y v         | INVX8    | 0.044 | 0.035 |   1.640 |   -0.582 | 
     | \tx_core/axi_master /U333                          | A v -> Y ^         | INVX8    | 0.017 | 0.028 |   1.667 |   -0.554 | 
     | \tx_core/axi_master /FE_OCPC48643_n285             | A ^ -> Y ^         | BUFX4    | 0.156 | 0.096 |   1.764 |   -0.458 | 
     | \tx_core/axi_master /FE_OCPC31828_n285             | A ^ -> Y ^         | BUFX2    | 0.039 | 0.089 |   1.853 |   -0.368 | 
     | \tx_core/axi_master /U2097                         | S ^ -> Y ^         | MUX2X1   | 0.095 | 0.082 |   1.935 |   -0.286 | 
     | \tx_core/axi_master /FE_OFC26178_link_datain_0_4_  | A ^ -> Y ^         | BUFX4    | 0.034 | 0.033 |   1.968 |   -0.253 | 
     | \tx_core/axi_master /U2645                         | A ^ -> Y v         | INVX4    | 0.020 | 0.029 |   1.996 |   -0.225 | 
     | \tx_core/axi_master /FE_RC_8195_0                  | A v -> Y ^         | MUX2X1   | 0.046 | 0.044 |   2.040 |   -0.181 | 
     | \tx_core/axi_master /FE_OCPUNCOC48552_n1886        | A ^ -> Y ^         | BUFX2    | 0.094 | 0.092 |   2.132 |   -0.089 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.094 | 0.004 |   2.136 |   -0.086 | 
     | g[1][4]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.221 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.221 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.221 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.221 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.221 | 
     | FECTS_clks_clk___L5_I10                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.221 | 
     | FECTS_clks_clk___L6_I62                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.221 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.221 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                                             (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.890
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.360
- Arrival Time                  2.580
= Slack Time                   -2.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.561 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.491 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.457 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.379 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.335 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.260 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47962_FE_OFN41367_FE_O | A v -> Y v         | BUFX4    | 0.032 | 0.062 |   1.021 |   -1.198 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U117                          | A v -> Y v         | AND2X2   | 0.054 | 0.082 |   1.103 |   -1.116 | 
     | \tx_core/axi_master /U340                          | B v -> Y v         | AND2X2   | 0.024 | 0.065 |   1.168 |   -1.051 | 
     | \tx_core/axi_master /U325                          | A v -> Y ^         | INVX8    | 0.304 | 0.123 |   1.291 |   -0.929 | 
     | \tx_core/axi_master /U1990                         | A ^ -> Y v         | INVX8    | 0.219 | 0.116 |   1.407 |   -0.812 | 
     | \tx_core/axi_master /FE_OCPC47977_n2492            | A v -> Y v         | BUFX4    | 0.299 | 0.352 |   1.760 |   -0.460 | 
     | \tx_core/axi_master /FE_RC_106476_0                | A v -> Y v         | AND2X1   | 0.052 | 0.120 |   1.880 |   -0.339 | 
     | \tx_core/axi_master /FE_RC_106477_0                | A v -> Y ^         | INVX8    | 0.036 | 0.038 |   1.919 |   -0.301 | 
     | \tx_core/axi_master /FE_RC_64631_0                 | A ^ -> Y v         | NAND2X1  | 0.250 | 0.028 |   1.946 |   -0.274 | 
     | \tx_core/axi_master /FE_OCPUNCOC47899_FE_RN_39950_ | A v -> Y v         | BUFX2    | 0.091 | 0.088 |   2.034 |   -0.186 | 
     | 0                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_99021_0                 | A v -> Y v         | AND2X2   | 0.029 | 0.060 |   2.094 |   -0.126 | 
     | \tx_core/axi_master /FE_RC_99022_0                 | A v -> Y ^         | INVX4    | 0.015 | 0.025 |   2.119 |   -0.100 | 
     | \tx_core/axi_master /FE_OFC27592_n2662             | A ^ -> Y v         | INVX8    | 0.072 | 0.032 |   2.151 |   -0.069 | 
     | \tx_core/axi_master /FE_OCPC48670_FE_OFN27592_n266 | A v -> Y v         | BUFX2    | 0.027 | 0.059 |   2.210 |   -0.010 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48082_FE_OFN27592_n266 | A v -> Y v         | BUFX2    | 0.031 | 0.056 |   2.266 |    0.046 | 
     | 2                                                  |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC49106_FE_OCPN48082 | A v -> Y v         | BUFX4    | 0.034 | 0.067 |   2.333 |    0.113 | 
     | _FE_OFN27592_n2662                                 |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48100_FE_OCPUNCON35729 | A v -> Y v         | BUFX2    | 0.056 | 0.077 |   2.410 |    0.190 | 
     | _FE_OFN27592_n2662                                 |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC35830_FE_OCPUNCON35729 | A v -> Y v         | BUFX2    | 0.019 | 0.052 |   2.462 |    0.243 | 
     | _FE_OFN27592_n2662                                 |                    |          |       |       |         |          | 
     | \tx_core/axi_master /U2713                         | S v -> Y ^         | MUX2X1   | 0.148 | 0.116 |   2.578 |    0.359 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^                | DFFPOSX1 | 0.148 | 0.002 |   2.580 |    0.360 | 
     | g[0][8]                                            |                    |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.220 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.220 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.220 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.220 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.220 | 
     | FECTS_clks_clk___L5_I11                            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.220 | 
     | FECTS_clks_clk___L6_I65                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.220 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.220 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.017
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.233
- Arrival Time                  2.448
= Slack Time                   -2.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.572 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.531 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.491 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.401 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.347 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.201 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.119 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.054 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.019 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.972 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.924 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.884 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.826 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.790 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.675 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.587 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.559 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.469 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.423 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.387 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.326 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.265 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.234 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.146 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.108 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A v -> Y ^            | INVX8    | 0.073 | 0.055 |   2.162 |   -0.053 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A ^ -> Y v            | INVX8    | 0.038 | 0.044 |   2.206 |   -0.009 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9599_n4690      | A v -> Y v            | BUFX2    | 0.032 | 0.058 |   2.264 |    0.049 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9600_n4690      | A v -> Y ^            | INVX8    | 0.026 | 0.032 |   2.296 |    0.082 | 
     | \tx_core/tx_crc/crcpkt1 /U351                      | A ^ -> Y ^            | AND2X2   | 0.017 | 0.040 |   2.336 |    0.121 | 
     | \tx_core/tx_crc/crcpkt1 /U1820                     | A ^ -> Y v            | INVX2    | 0.014 | 0.029 |   2.365 |    0.150 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98422_0             | C v -> Y ^            | OAI21X1  | 0.133 | 0.082 |   2.446 |    0.232 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[5]          | D ^                   | DFFPOSX1 | 0.133 | 0.001 |   2.448 |    0.233 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.214 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.214 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.214 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.214 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.214 | 
     | FECTS_clks_clk___L5_I1                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.214 | 
     | FECTS_clks_clk___L6_I11                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.214 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.214 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.172
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.078
- Arrival Time                  2.290
= Slack Time                   -2.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [3] ^ |          | 0.073 |       |   0.659 |   -1.554 | 
     | \tx_core/axi_master /U267                          | B ^ -> Y ^         | OR2X2    | 0.041 | 0.070 |   0.728 |   -1.484 | 
     | \tx_core/axi_master /FE_OCP_RBC16213_n269          | A ^ -> Y v         | INVX8    | 0.058 | 0.035 |   0.763 |   -1.449 | 
     | \tx_core/axi_master /FE_OCP_RBC49537_n269          | A v -> Y ^         | INVX8    | 0.061 | 0.077 |   0.841 |   -1.372 | 
     | \tx_core/axi_master /FE_OCP_RBC49536_n269          | A ^ -> Y v         | INVX8    | 0.064 | 0.045 |   0.885 |   -1.327 | 
     | \tx_core/axi_master /FE_OCPC47961_FE_OFN41367_FE_O | A v -> Y v         | BUFX2    | 0.031 | 0.075 |   0.960 |   -1.252 | 
     | CP_RBN16213_n269                                   |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPUNCOC35724_FE_OCP_RBN16 | A v -> Y v         | BUFX4    | 0.111 | 0.081 |   1.040 |   -1.172 | 
     | 213_n269                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC48608_FE_OCPUNCON35724 | A v -> Y v         | BUFX2    | 0.034 | 0.089 |   1.130 |   -1.083 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC47971_FE_OCPUNCON36298 | A v -> Y v         | BUFX4    | 0.018 | 0.057 |   1.186 |   -1.026 | 
     | _FE_OCP_RBN16213_n269                              |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_105020_0                | B v -> Y v         | AND2X2   | 0.014 | 0.052 |   1.238 |   -0.974 | 
     | \tx_core/axi_master /FE_RC_105021_0                | A v -> Y ^         | INVX8    | 0.036 | 0.025 |   1.263 |   -0.950 | 
     | \tx_core/axi_master /FE_OFC42603_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.036 | 0.036 |   1.298 |   -0.914 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25208_FE_OCP_RBN16235_t | A v -> Y ^         | INVX8    | 0.069 | 0.046 |   1.344 |   -0.868 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC25209_FE_OCP_RBN16235_t | A ^ -> Y v         | INVX8    | 0.067 | 0.055 |   1.400 |   -0.813 | 
     | x_core_pfifo_push_2                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43158_tx_core_pfifo_pus | A v -> Y ^         | INVX8    | 0.052 | 0.067 |   1.467 |   -0.746 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC43159_tx_core_pfifo_pus | A ^ -> Y v         | INVX1    | 0.021 | 0.037 |   1.504 |   -0.708 | 
     | h_2                                                |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_97596_0                 | B v -> Y ^         | NAND2X1  | 0.065 | 0.037 |   1.541 |   -0.672 | 
     | \tx_core/axi_master /FE_OFC26451_n24               | A ^ -> Y ^         | BUFX4    | 0.022 | 0.027 |   1.568 |   -0.645 | 
     | \tx_core/axi_master /FE_RC_97083_0                 | A ^ -> Y v         | INVX8    | 0.053 | 0.032 |   1.599 |   -0.613 | 
     | \tx_core/axi_master /FE_OFC26680_n24               | A v -> Y ^         | INVX8    | 0.077 | 0.076 |   1.675 |   -0.537 | 
     | \tx_core/axi_master /U109                          | C ^ -> Y v         | OAI21X1  | 0.022 | 0.061 |   1.737 |   -0.476 | 
     | \tx_core/axi_master /FE_OFC27294_memif_pcfifo2_f0_ | A v -> Y ^         | INVX4    | 0.018 | 0.026 |   1.763 |   -0.449 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27293_memif_pcfifo2_f0_ | A ^ -> Y v         | INVX8    | 0.076 | 0.038 |   1.801 |   -0.411 | 
     | wdata_2_                                           |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A v -> Y v         | AND2X2   | 0.034 | 0.067 |   1.869 |   -0.344 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC48076_n325         | A v -> Y v         | BUFX4    | 0.030 | 0.064 |   1.933 |   -0.280 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97860_0             | A v -> Y v         | AND2X2   | 0.011 | 0.046 |   1.978 |   -0.234 | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_97859_0             | A v -> Y v         | AND2X2   | 0.018 | 0.038 |   2.016 |   -0.196 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45892_FE_OCP_RBN349 | A v -> Y ^         | INVX4    | 0.049 | 0.041 |   2.057 |   -0.155 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OFC45893_FE_OCP_RBN349 | A ^ -> Y v         | INVX8    | 0.029 | 0.036 |   2.093 |   -0.119 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPC4312_FE_OCP_RBN349 | A v -> Y v         | BUFX2    | 0.012 | 0.047 |   2.140 |   -0.073 | 
     | 1_n5023                                            |                    |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /FE_RC_3167_0              | S v -> Y ^         | MUX2X1   | 0.046 | 0.045 |   2.184 |   -0.028 | 
     | \tx_core/tx_crc/crcpkt2 /FE_OCPUNCOC50710_n4293    | A ^ -> Y ^         | BUFX2    | 0.114 | 0.100 |   2.285 |    0.073 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12]         | D ^                | DFFPOSX1 | 0.114 | 0.005 |   2.290 |    0.078 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.212 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L5_I7                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L6_I44                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin8_d_reg[12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.212 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[9] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.028
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.222
- Arrival Time                  2.435
= Slack Time                   -2.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.570 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.529 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.489 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.399 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.345 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.199 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.117 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.052 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.017 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.969 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.922 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.882 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.824 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.788 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.673 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.585 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.557 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.467 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.421 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.385 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.324 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.263 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.232 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.171 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.144 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.106 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48110_FE_OFN28417_ | A v -> Y v            | BUFX4    | 0.036 | 0.079 |   2.185 |   -0.027 | 
     | n4690                                              |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51155_FE_OFN28417_ | A v -> Y v            | BUFX2    | 0.036 | 0.066 |   2.251 |    0.039 | 
     | n4690                                              |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105015_0            | A v -> Y ^            | INVX8    | 0.013 | 0.024 |   2.275 |    0.063 | 
     | \tx_core/tx_crc/crcpkt1 /U345                      | A ^ -> Y ^            | AND2X2   | 0.023 | 0.041 |   2.317 |    0.104 | 
     | \tx_core/tx_crc/crcpkt1 /U911                      | A ^ -> Y v            | INVX4    | 0.021 | 0.032 |   2.349 |    0.137 | 
     | \tx_core/tx_crc/crcpkt1 /U5242                     | C v -> Y ^            | OAI21X1  | 0.132 | 0.084 |   2.433 |    0.221 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[9]          | D ^                   | DFFPOSX1 | 0.132 | 0.001 |   2.435 |    0.222 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.212 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L5_I1                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L6_I7                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[9] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.212 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.036
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.214
- Arrival Time                  2.426
= Slack Time                   -2.212
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.570 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.529 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.489 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.399 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.344 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.199 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.117 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.051 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.017 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.969 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.922 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.882 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.824 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.788 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.673 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.584 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.557 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.467 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.421 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.384 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.324 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.263 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.232 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v            | BUFX2    | 0.015 | 0.053 |   2.033 |   -0.179 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.060 | 0.057 |   2.090 |   -0.122 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.026 | 0.059 |   2.149 |   -0.063 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.038 | 0.036 |   2.184 |   -0.027 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49201_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.075 | 0.080 |   2.265 |    0.053 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48706_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.035 | 0.054 |   2.319 |    0.107 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_102709_0            | S ^ -> Y ^            | MUX2X1   | 0.131 | 0.106 |   2.425 |    0.213 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18]         | D ^                   | DFFPOSX1 | 0.131 | 0.001 |   2.426 |    0.214 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.212 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | FECTS_clks_clk___L6_I16                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.212 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.212 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.082
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.168
- Arrival Time                  2.375
= Slack Time                   -2.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.565 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.524 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.484 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.394 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.339 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.194 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.112 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.046 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -1.012 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.964 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.917 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.877 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.819 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.783 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.668 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.579 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.552 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.462 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.416 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.379 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.319 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.258 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.227 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A v -> Y v            | BUFX2    | 0.015 | 0.053 |   2.033 |   -0.174 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A v -> Y v            | AND2X2   | 0.060 | 0.057 |   2.090 |   -0.117 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A v -> Y v            | AND2X2   | 0.026 | 0.059 |   2.149 |   -0.058 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A v -> Y ^            | INVX8    | 0.038 | 0.036 |   2.184 |   -0.022 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49201_FE_OCP_RBN36 | A ^ -> Y ^            | BUFX2    | 0.075 | 0.080 |   2.265 |    0.058 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U5217                     | S ^ -> Y ^            | MUX2X1   | 0.125 | 0.109 |   2.374 |    0.167 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23]         | D ^                   | DFFPOSX1 | 0.125 | 0.001 |   2.375 |    0.168 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.207 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.207 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.207 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.207 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.207 | 
     | FECTS_clks_clk___L5_I2                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.207 | 
     | FECTS_clks_clk___L6_I15                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.207 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.207 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.168
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.082
- Arrival Time                  2.286
= Slack Time                   -2.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.121
     = Beginpoint Arrival Time            0.721
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] ^ |          | 0.169 |       |   0.721 |   -1.483 | 
     | FE_OCP_RBC49331_m_r_dch_RDATA_0_                   | A ^ -> Y ^           | BUFX4    | 0.150 | 0.083 |   0.804 |   -1.401 | 
     | FE_OCP_RBC49335_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.100 | 0.077 |   0.881 |   -1.323 | 
     | FE_OCP_RBC49337_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.054 | 0.072 |   0.953 |   -1.251 | 
     | FE_OCP_RBC49342_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.059 | 0.035 |   0.988 |   -1.216 | 
     | FE_OCP_RBC49341_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.084 | 0.073 |   1.062 |   -1.143 | 
     | \tx_core/axi_master /FE_RC_105076_0                | B ^ -> Y ^           | XNOR2X1  | 0.059 | 0.096 |   1.158 |   -1.046 | 
     | \tx_core/axi_master /FE_OCP_RBC48347_n368          | A ^ -> Y ^           | BUFX4    | 0.089 | 0.064 |   1.222 |   -0.982 | 
     | \tx_core/axi_master /FE_RC_64555_0                 | A ^ -> Y v           | NAND2X1  | 0.021 | 0.041 |   1.264 |   -0.940 | 
     | \tx_core/axi_master /FE_OCPUNCOC47774_n176         | A v -> Y v           | BUFX2    | 0.016 | 0.044 |   1.308 |   -0.897 | 
     | \tx_core/axi_master /FE_RC_108233_0                | A v -> Y ^           | NOR3X1   | 0.066 | 0.060 |   1.368 |   -0.836 | 
     | \tx_core/axi_master /FE_OFC25802_FE_OCP_RBN3143_n4 | A ^ -> Y ^           | BUFX4    | 0.090 | 0.064 |   1.432 |   -0.772 | 
     | 80                                                 |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107337_0                | B ^ -> Y ^           | AND2X2   | 0.026 | 0.058 |   1.490 |   -0.714 | 
     | \tx_core/axi_master /FE_RC_111434_0                | A ^ -> Y ^           | AND2X2   | 0.146 | 0.118 |   1.608 |   -0.596 | 
     | \tx_core/axi_master /FE_RC_111433_0                | B ^ -> Y ^           | OR2X2    | 0.046 | 0.085 |   1.693 |   -0.511 | 
     | \tx_core/axi_master /FE_OFC1724_n4665              | A ^ -> Y v           | INVX8    | 0.178 | 0.040 |   1.734 |   -0.471 | 
     | \tx_core/tx_crc/crcpkt0 /U175                      | A v -> Y ^           | INVX4    | 0.131 | 0.166 |   1.899 |   -0.305 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51150_n196         | A ^ -> Y ^           | BUFX2    | 0.039 | 0.055 |   1.954 |   -0.250 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109844_0            | B ^ -> Y ^           | AND2X2   | 0.039 | 0.053 |   2.007 |   -0.197 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48871_n36       | A ^ -> Y v           | INVX4    | 0.019 | 0.026 |   2.033 |   -0.171 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC49359_n36       | A v -> Y ^           | INVX8    | 0.065 | 0.034 |   2.067 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | A ^ -> Y v           | NAND2X1  | 0.041 | 0.059 |   2.126 |   -0.078 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v           | BUFX4    | 0.029 | 0.064 |   2.190 |   -0.015 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109933_0            | S v -> Y ^           | MUX2X1   | 0.115 | 0.096 |   2.285 |    0.081 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23]         | D ^                  | DFFPOSX1 | 0.115 | 0.001 |   2.286 |    0.082 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.204 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.204 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.204 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.204 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.204 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.204 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.204 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.204 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.938
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.312
- Arrival Time                  2.513
= Slack Time                   -2.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.121
     = Beginpoint Arrival Time            0.721
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] ^ |          | 0.169 |       |   0.721 |   -1.480 | 
     | FE_OCP_RBC49331_m_r_dch_RDATA_0_                   | A ^ -> Y ^           | BUFX4    | 0.150 | 0.083 |   0.804 |   -1.398 | 
     | FE_OCP_RBC49335_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.100 | 0.077 |   0.881 |   -1.321 | 
     | FE_OCP_RBC49337_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.054 | 0.072 |   0.953 |   -1.248 | 
     | FE_OCP_RBC49342_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.059 | 0.035 |   0.988 |   -1.213 | 
     | FE_OCP_RBC49341_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.084 | 0.073 |   1.062 |   -1.140 | 
     | \tx_core/axi_master /FE_RC_105076_0                | B ^ -> Y ^           | XNOR2X1  | 0.059 | 0.096 |   1.158 |   -1.043 | 
     | \tx_core/axi_master /FE_OCP_RBC48347_n368          | A ^ -> Y ^           | BUFX4    | 0.089 | 0.064 |   1.222 |   -0.979 | 
     | \tx_core/axi_master /FE_RC_64555_0                 | A ^ -> Y v           | NAND2X1  | 0.021 | 0.041 |   1.264 |   -0.938 | 
     | \tx_core/axi_master /FE_OCPUNCOC47774_n176         | A v -> Y v           | BUFX2    | 0.016 | 0.044 |   1.308 |   -0.894 | 
     | \tx_core/axi_master /FE_RC_108233_0                | A v -> Y ^           | NOR3X1   | 0.066 | 0.060 |   1.368 |   -0.834 | 
     | \tx_core/axi_master /FE_OFC25802_FE_OCP_RBN3143_n4 | A ^ -> Y ^           | BUFX4    | 0.090 | 0.064 |   1.432 |   -0.769 | 
     | 80                                                 |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107337_0                | B ^ -> Y ^           | AND2X2   | 0.026 | 0.058 |   1.490 |   -0.711 | 
     | \tx_core/axi_master /FE_RC_111434_0                | A ^ -> Y ^           | AND2X2   | 0.146 | 0.118 |   1.608 |   -0.594 | 
     | \tx_core/axi_master /FE_RC_111433_0                | B ^ -> Y ^           | OR2X2    | 0.046 | 0.085 |   1.693 |   -0.508 | 
     | \tx_core/axi_master /FE_OFC1724_n4665              | A ^ -> Y v           | INVX8    | 0.178 | 0.040 |   1.734 |   -0.468 | 
     | \tx_core/tx_crc/crcpkt0 /U175                      | A v -> Y ^           | INVX4    | 0.131 | 0.166 |   1.899 |   -0.302 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51150_n196         | A ^ -> Y ^           | BUFX2    | 0.039 | 0.055 |   1.954 |   -0.248 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109844_0            | B ^ -> Y ^           | AND2X2   | 0.039 | 0.053 |   2.007 |   -0.195 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48871_n36       | A ^ -> Y v           | INVX4    | 0.019 | 0.026 |   2.033 |   -0.168 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC49359_n36       | A v -> Y ^           | INVX8    | 0.065 | 0.034 |   2.067 |   -0.134 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | A ^ -> Y v           | NAND2X1  | 0.041 | 0.059 |   2.126 |   -0.076 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v           | BUFX4    | 0.029 | 0.064 |   2.190 |   -0.012 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A v -> Y v           | BUFX2    | 0.038 | 0.063 |   2.253 |    0.051 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC34231_FE_RN_204 | A v -> Y v           | BUFX4    | 0.009 | 0.052 |   2.304 |    0.103 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48183_FE_OCP_RBN34 | A v -> Y v           | BUFX2    | 0.026 | 0.051 |   2.355 |    0.153 | 
     | 231_FE_RN_2047_0                                   |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_104828_0            | A v -> Y ^           | INVX8    | 0.007 | 0.020 |   2.375 |    0.173 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC3522_FE_RN_2047 | A ^ -> Y v           | INVX8    | 0.006 | 0.026 |   2.401 |    0.200 | 
     | _0                                                 |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_71619_0             | A v -> Y ^           | OAI21X1  | 0.143 | 0.110 |   2.512 |    0.310 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[12]         | D ^                  | DFFPOSX1 | 0.143 | 0.002 |   2.513 |    0.312 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.202 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.202 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.202 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.202 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.202 | 
     | FECTS_clks_clk___L5_I5                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.202 | 
     | FECTS_clks_clk___L6_I33                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.202 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.202 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.871
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.379
- Arrival Time                  2.575
= Slack Time                   -2.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.554 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.513 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.473 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.383 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.328 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.183 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.101 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y v            | XNOR2X1  | 0.027 | 0.044 |   1.138 |   -1.058 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A v -> Y v            | BUFX4    | 0.013 | 0.054 |   1.192 |   -1.004 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A v -> Y ^            | NOR3X1   | 0.067 | 0.061 |   1.253 |   -0.943 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A ^ -> Y ^            | AND2X2   | 0.029 | 0.046 |   1.300 |   -0.897 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C ^ -> Y v            | NAND3X1  | 0.022 | 0.020 |   1.319 |   -0.877 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A v -> Y v            | OR2X2    | 0.022 | 0.051 |   1.371 |   -0.825 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.090 | 0.041 |   1.412 |   -0.784 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.111 | 0.085 |   1.497 |   -0.699 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A v -> Y v            | BUFX4    | 0.098 | 0.168 |   1.665 |   -0.531 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^            | AOI21X1  | 0.033 | 0.063 |   1.727 |   -0.469 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.049 |   1.776 |   -0.420 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A ^ -> Y v            | INVX8    | 0.018 | 0.028 |   1.804 |   -0.392 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.073 | 0.036 |   1.840 |   -0.356 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A ^ -> Y v            | NAND2X1  | 0.022 | 0.043 |   1.883 |   -0.313 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v            | OR2X2    | 0.031 | 0.055 |   1.938 |   -0.258 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A v -> Y ^            | INVX8    | 0.048 | 0.032 |   1.970 |   -0.226 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^            | AND2X2   | 0.034 | 0.058 |   2.029 |   -0.168 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v            | INVX8    | 0.035 | 0.029 |   2.057 |   -0.139 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^            | INVX8    | 0.057 | 0.043 |   2.101 |   -0.095 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v            | INVX8    | 0.060 | 0.045 |   2.145 |   -0.051 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A v -> Y ^            | INVX8    | 0.041 | 0.055 |   2.201 |    0.004 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9598_n4690      | A ^ -> Y v            | INVX8    | 0.018 | 0.025 |   2.225 |    0.029 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48153_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.016 | 0.044 |   2.269 |    0.073 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48155_FE_OCP_RBN95 | A v -> Y v            | BUFX4    | 0.018 | 0.045 |   2.314 |    0.118 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51635_FE_OCP_RBN95 | A v -> Y v            | BUFX4    | 0.012 | 0.053 |   2.367 |    0.171 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48156_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.011 | 0.041 |   2.408 |    0.212 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_15549_0             | A v -> Y ^            | INVX2    | 0.046 | 0.043 |   2.451 |    0.255 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_15548_0             | S ^ -> Y ^            | MUX2X1   | 0.151 | 0.123 |   2.574 |    0.377 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[15]         | D ^                   | DFFPOSX1 | 0.151 | 0.002 |   2.575 |    0.379 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.196 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.196 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.196 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.196 | 
     | FECTS_clks_clk___L4_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.196 | 
     | FECTS_clks_clk___L5_I1                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.196 | 
     | FECTS_clks_clk___L6_I11                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.196 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[15] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.196 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data24_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.842
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.408
- Arrival Time                  2.594
= Slack Time                   -2.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.121
     = Beginpoint Arrival Time            0.721
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                      |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [0] ^ |          | 0.169 |       |   0.721 |   -1.464 | 
     | FE_OCP_RBC49331_m_r_dch_RDATA_0_                   | A ^ -> Y ^           | BUFX4    | 0.150 | 0.083 |   0.803 |   -1.382 | 
     | FE_OCP_RBC49335_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.100 | 0.077 |   0.881 |   -1.304 | 
     | FE_OCP_RBC49337_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.054 | 0.072 |   0.953 |   -1.232 | 
     | FE_OCP_RBC49342_m_r_dch_RDATA_0_                   | A ^ -> Y v           | INVX8    | 0.059 | 0.035 |   0.988 |   -1.197 | 
     | FE_OCP_RBC49341_m_r_dch_RDATA_0_                   | A v -> Y ^           | INVX8    | 0.084 | 0.073 |   1.062 |   -1.124 | 
     | \tx_core/axi_master /FE_RC_105076_0                | B ^ -> Y ^           | XNOR2X1  | 0.059 | 0.096 |   1.158 |   -1.027 | 
     | \tx_core/axi_master /FE_OCP_RBC48347_n368          | A ^ -> Y ^           | BUFX4    | 0.089 | 0.064 |   1.222 |   -0.963 | 
     | \tx_core/axi_master /FE_RC_64555_0                 | A ^ -> Y v           | NAND2X1  | 0.021 | 0.041 |   1.264 |   -0.922 | 
     | \tx_core/axi_master /FE_OCPUNCOC47774_n176         | A v -> Y v           | BUFX2    | 0.016 | 0.044 |   1.308 |   -0.878 | 
     | \tx_core/axi_master /FE_RC_108233_0                | A v -> Y ^           | NOR3X1   | 0.066 | 0.060 |   1.368 |   -0.817 | 
     | \tx_core/axi_master /FE_OFC25802_FE_OCP_RBN3143_n4 | A ^ -> Y ^           | BUFX4    | 0.090 | 0.064 |   1.432 |   -0.753 | 
     | 80                                                 |                      |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_107337_0                | B ^ -> Y ^           | AND2X2   | 0.026 | 0.058 |   1.490 |   -0.695 | 
     | \tx_core/axi_master /FE_RC_111434_0                | A ^ -> Y ^           | AND2X2   | 0.146 | 0.118 |   1.608 |   -0.577 | 
     | \tx_core/axi_master /FE_RC_111433_0                | B ^ -> Y ^           | OR2X2    | 0.046 | 0.085 |   1.693 |   -0.492 | 
     | \tx_core/axi_master /FE_OFC1724_n4665              | A ^ -> Y v           | INVX8    | 0.178 | 0.040 |   1.734 |   -0.452 | 
     | \tx_core/tx_crc/crcpkt0 /U175                      | A v -> Y ^           | INVX4    | 0.131 | 0.166 |   1.899 |   -0.286 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC51150_n196         | A ^ -> Y ^           | BUFX2    | 0.039 | 0.055 |   1.954 |   -0.231 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_109844_0            | B ^ -> Y ^           | AND2X2   | 0.039 | 0.053 |   2.007 |   -0.178 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC48871_n36       | A ^ -> Y v           | INVX4    | 0.019 | 0.026 |   2.033 |   -0.152 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC49359_n36       | A v -> Y ^           | INVX8    | 0.065 | 0.034 |   2.067 |   -0.118 | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_101134_0            | A ^ -> Y v           | NAND2X1  | 0.041 | 0.059 |   2.126 |   -0.059 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50606_FE_RN_204 | A v -> Y v           | BUFX4    | 0.029 | 0.064 |   2.190 |    0.004 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC50598_FE_RN_204 | A v -> Y v           | BUFX2    | 0.038 | 0.063 |   2.253 |    0.067 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCP_RBC34231_FE_RN_204 | A v -> Y v           | BUFX4    | 0.009 | 0.052 |   2.304 |    0.119 | 
     | 7_0                                                |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48182_FE_OCP_RBN34 | A v -> Y v           | BUFX4    | 0.014 | 0.054 |   2.359 |    0.173 | 
     | 231_FE_RN_2047_0                                   |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC48187_FE_OCP_RBN35 | A v -> Y v           | BUFX2    | 0.025 | 0.052 |   2.410 |    0.225 | 
     | 15_FE_RN_2047_0                                    |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_OCPC32438_FE_OCP_RBN35 | A v -> Y v           | BUFX2    | 0.030 | 0.056 |   2.466 |    0.281 | 
     | 15_FE_RN_2047_0                                    |                      |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /FE_RC_8904_0              | A v -> Y ^           | OAI21X1  | 0.154 | 0.125 |   2.592 |    0.406 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11]         | D ^                  | DFFPOSX1 | 0.154 | 0.002 |   2.594 |    0.408 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.185 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.185 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.185 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.185 | 
     | FECTS_clks_clk___L4_I1                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.185 | 
     | FECTS_clks_clk___L5_I6                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.185 | 
     | FECTS_clks_clk___L6_I40                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.185 | 
     | \tx_core/tx_crc/crcpkt0 /\data24_d_reg[11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.185 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.994
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.256
- Arrival Time                  2.438
= Slack Time                   -2.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.540 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.499 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.459 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.369 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.314 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.169 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.087 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y ^            | XNOR2X1  | 0.056 | 0.066 |   1.161 |   -1.021 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A ^ -> Y ^            | BUFX4    | 0.033 | 0.034 |   1.195 |   -0.987 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A ^ -> Y v            | NOR3X1   | 0.036 | 0.048 |   1.243 |   -0.939 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A v -> Y v            | AND2X2   | 0.014 | 0.047 |   1.290 |   -0.892 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C v -> Y ^            | NAND3X1  | 0.051 | 0.040 |   1.330 |   -0.852 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A ^ -> Y ^            | OR2X2    | 0.037 | 0.058 |   1.388 |   -0.794 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.070 | 0.036 |   1.424 |   -0.758 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.147 | 0.115 |   1.539 |   -0.643 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A ^ -> Y ^            | BUFX4    | 0.048 | 0.089 |   1.628 |   -0.554 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A ^ -> Y v            | AOI21X1  | 0.252 | 0.027 |   1.655 |   -0.527 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A v -> Y v            | BUFX2    | 0.094 | 0.090 |   1.745 |   -0.437 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A v -> Y ^            | INVX8    | 0.049 | 0.046 |   1.791 |   -0.391 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A ^ -> Y v            | INVX8    | 0.062 | 0.036 |   1.827 |   -0.355 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A v -> Y ^            | NAND2X1  | 0.037 | 0.061 |   1.888 |   -0.294 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A ^ -> Y ^            | OR2X2    | 0.046 | 0.061 |   1.949 |   -0.233 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A ^ -> Y v            | INVX8    | 0.043 | 0.031 |   1.980 |   -0.202 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A v -> Y v            | AND2X2   | 0.021 | 0.061 |   2.042 |   -0.141 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A v -> Y ^            | INVX8    | 0.038 | 0.027 |   2.068 |   -0.114 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A ^ -> Y v            | INVX8    | 0.045 | 0.038 |   2.106 |   -0.076 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48109_FE_OFN28417_ | A v -> Y v            | BUFX2    | 0.144 | 0.105 |   2.212 |    0.029 | 
     | n4690                                              |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105012_0            | B v -> Y ^            | NOR2X1   | 0.047 | 0.092 |   2.303 |    0.121 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105009_0            | B ^ -> Y ^            | OR2X2    | 0.136 | 0.126 |   2.429 |    0.247 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[3]          | D ^                   | DFFPOSX1 | 0.136 | 0.009 |   2.438 |    0.256 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.182 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.182 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.182 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.182 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.182 | 
     | FECTS_clks_clk___L5_I1                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.182 | 
     | FECTS_clks_clk___L6_I7                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.182 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.182 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data24_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.820
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.430
- Arrival Time                  2.610
= Slack Time                   -2.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.539 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.498 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.457 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.367 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.313 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.168 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.086 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y v            | XNOR2X1  | 0.027 | 0.044 |   1.138 |   -1.042 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A v -> Y v            | BUFX4    | 0.013 | 0.054 |   1.192 |   -0.989 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A v -> Y ^            | NOR3X1   | 0.067 | 0.061 |   1.253 |   -0.927 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A ^ -> Y ^            | AND2X2   | 0.029 | 0.046 |   1.300 |   -0.881 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C ^ -> Y v            | NAND3X1  | 0.022 | 0.020 |   1.319 |   -0.861 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A v -> Y v            | OR2X2    | 0.022 | 0.051 |   1.371 |   -0.810 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.090 | 0.041 |   1.412 |   -0.769 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.111 | 0.085 |   1.497 |   -0.684 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A v -> Y v            | BUFX4    | 0.098 | 0.168 |   1.665 |   -0.516 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^            | AOI21X1  | 0.033 | 0.063 |   1.727 |   -0.453 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.049 |   1.776 |   -0.404 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A ^ -> Y v            | INVX8    | 0.018 | 0.028 |   1.804 |   -0.376 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.073 | 0.036 |   1.840 |   -0.341 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A ^ -> Y v            | NAND2X1  | 0.022 | 0.043 |   1.883 |   -0.298 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v            | OR2X2    | 0.031 | 0.055 |   1.938 |   -0.243 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A v -> Y ^            | INVX8    | 0.048 | 0.032 |   1.970 |   -0.211 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49183_FE_OCP_RBN32 | A ^ -> Y ^            | BUFX2    | 0.021 | 0.051 |   2.021 |   -0.160 | 
     | 82_n161                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U156                      | A ^ -> Y ^            | AND2X2   | 0.065 | 0.067 |   2.088 |   -0.093 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106537_0            | A ^ -> Y ^            | AND2X2   | 0.036 | 0.053 |   2.141 |   -0.040 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106538_0            | A ^ -> Y v            | INVX8    | 0.029 | 0.033 |   2.174 |   -0.007 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49471_FE_OCP_RBN36 | A v -> Y v            | BUFX2    | 0.082 | 0.089 |   2.262 |    0.082 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC49472_FE_OCP_RBN36 | A v -> Y v            | BUFX4    | 0.035 | 0.072 |   2.334 |    0.154 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC50392_FE_OCP_RBN36 | A v -> Y v            | BUFX2    | 0.015 | 0.045 |   2.379 |    0.198 | 
     | 837_FE_RN_62493_0                                  |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110991_0            | A v -> Y v            | BUFX4    | 0.006 | 0.050 |   2.429 |    0.248 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_3145_0              | S v -> Y ^            | MUX2X1   | 0.046 | 0.045 |   2.473 |    0.293 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPUNCOC49825_n5483    | A ^ -> Y ^            | BUFX2    | 0.157 | 0.126 |   2.599 |    0.419 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3]          | D ^                   | DFFPOSX1 | 0.157 | 0.011 |   2.610 |    0.430 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.181 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.181 | 
     | FECTS_clks_clk___L2_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.181 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.181 | 
     | FECTS_clks_clk___L4_I0                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.181 | 
     | FECTS_clks_clk___L5_I2                    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.181 | 
     | FECTS_clks_clk___L6_I16                   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.181 | 
     | \tx_core/tx_crc/crcpkt1 /\data24_d_reg[3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.181 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.814
+ Phase Shift                   1.500
- Uncertainty                   0.250
= Required Time                 0.436
- Arrival Time                  2.617
= Slack Time                   -2.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.042
     = Beginpoint Arrival Time            0.642
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [12] v |          | 0.060 |       |   0.642 |   -1.538 | 
     | FE_OCP_RBC49667_m_r_dch_RDATA_12_                  | A v -> Y ^            | INVX8    | 0.044 | 0.041 |   0.683 |   -1.497 | 
     | \tx_core/axi_master /FE_OCP_RBC49676_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.072 | 0.040 |   0.723 |   -1.457 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49675_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.067 | 0.090 |   0.813 |   -1.367 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49548_m_r_dch_RDATA | A ^ -> Y v            | INVX8    | 0.081 | 0.054 |   0.868 |   -1.313 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCP_RBC49550_m_r_dch_RDATA | A v -> Y ^            | INVX8    | 0.115 | 0.145 |   1.013 |   -1.168 | 
     | _12_                                               |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OCPC49444_FE_OCP_RBN36900_ | A ^ -> Y ^            | BUFX2    | 0.052 | 0.082 |   1.095 |   -1.086 | 
     | m_r_dch_RDATA_12_                                  |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_110829_0                | B ^ -> Y v            | XNOR2X1  | 0.027 | 0.044 |   1.139 |   -1.042 | 
     | \tx_core/axi_master /FE_OCPC50966_FE_RN_62591_0    | A v -> Y v            | BUFX4    | 0.013 | 0.054 |   1.192 |   -0.988 | 
     | \tx_core/axi_master /FE_RC_106769_0                | A v -> Y ^            | NOR3X1   | 0.067 | 0.061 |   1.253 |   -0.927 | 
     | \tx_core/axi_master /FE_RC_105048_0                | A ^ -> Y ^            | AND2X2   | 0.029 | 0.046 |   1.300 |   -0.881 | 
     | \tx_core/axi_master /FE_RC_105047_0                | C ^ -> Y v            | NAND3X1  | 0.022 | 0.020 |   1.319 |   -0.861 | 
     | \tx_core/axi_master /FE_RC_105046_0                | A v -> Y v            | OR2X2    | 0.022 | 0.051 |   1.371 |   -0.810 | 
     | \tx_core/axi_master /FE_OCP_RBC49343_FE_RN_1783_0  | A v -> Y ^            | INVX8    | 0.090 | 0.041 |   1.412 |   -0.769 | 
     | \tx_core/axi_master /FE_OCP_RBC37329_FE_RN_1783_0  | A ^ -> Y v            | INVX8    | 0.111 | 0.085 |   1.497 |   -0.683 | 
     | \tx_core/axi_master /FE_OCPUNCOC48400_FE_OCP_RBN37 | A v -> Y v            | BUFX4    | 0.098 | 0.168 |   1.665 |   -0.516 | 
     | 329_FE_RN_1783_0                                   |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_RC_106773_0                | A v -> Y ^            | AOI21X1  | 0.033 | 0.063 |   1.727 |   -0.453 | 
     | \tx_core/axi_master /FE_OCPUNCOC48767_FE_OFN27540_ | A ^ -> Y ^            | BUFX2    | 0.031 | 0.049 |   1.776 |   -0.404 | 
     | memif_pcfifo1_f0_wdata_2_                          |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC44583_FE_OCPUNCON33439_ | A ^ -> Y v            | INVX8    | 0.018 | 0.028 |   1.804 |   -0.376 | 
     | FE_OFN27540_memif_pcfifo1_f0_wdata_2_              |                       |          |       |       |         |          | 
     | \tx_core/axi_master /FE_OFC27540_memif_pcfifo1_f0_ | A v -> Y ^            | INVX8    | 0.073 | 0.036 |   1.840 |   -0.340 | 
     | wdata_2_                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /U164                      | A ^ -> Y v            | NAND2X1  | 0.022 | 0.043 |   1.883 |   -0.298 | 
     | \tx_core/tx_crc/crcpkt1 /U78                       | A v -> Y v            | OR2X2    | 0.031 | 0.055 |   1.938 |   -0.243 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC3282_n161       | A v -> Y ^            | INVX8    | 0.048 | 0.032 |   1.970 |   -0.210 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_110398_0            | A ^ -> Y ^            | AND2X2   | 0.034 | 0.058 |   2.029 |   -0.152 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_106523_0            | A ^ -> Y v            | INVX8    | 0.035 | 0.029 |   2.057 |   -0.123 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC28417_n4690         | A v -> Y ^            | INVX8    | 0.057 | 0.043 |   2.101 |   -0.080 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_105014_0            | A ^ -> Y v            | INVX8    | 0.060 | 0.045 |   2.145 |   -0.035 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9596_n4690      | A v -> Y ^            | INVX8    | 0.041 | 0.055 |   2.201 |    0.020 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC9598_n4690      | A ^ -> Y v            | INVX8    | 0.018 | 0.025 |   2.225 |    0.045 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48153_FE_OCP_RBN95 | A v -> Y v            | BUFX2    | 0.016 | 0.044 |   2.269 |    0.089 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC48155_FE_OCP_RBN95 | A v -> Y v            | BUFX4    | 0.018 | 0.045 |   2.314 |    0.134 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCPC51635_FE_OCP_RBN95 | A v -> Y v            | BUFX4    | 0.012 | 0.053 |   2.367 |    0.187 | 
     | 98_n4690                                           |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC5072_n4690      | A v -> Y ^            | INVX4    | 0.029 | 0.033 |   2.400 |    0.220 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OCP_RBC4414_FE_OCPN192 | A ^ -> Y v            | INVX2    | 0.022 | 0.032 |   2.432 |    0.251 | 
     | 0_n5228                                            |                       |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_98429_0             | A v -> Y ^            | OAI21X1  | 0.045 | 0.048 |   2.479 |    0.299 | 
     | \tx_core/tx_crc/crcpkt1 /FE_RC_104838_0            | A ^ -> Y ^            | BUFX2    | 0.158 | 0.127 |   2.606 |    0.426 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[19]         | D ^                   | DFFPOSX1 | 0.158 | 0.010 |   2.617 |    0.436 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.180 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.180 | 
     | FECTS_clks_clk___L2_I0                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.180 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.180 | 
     | FECTS_clks_clk___L4_I2                     | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.180 | 
     | FECTS_clks_clk___L5_I9                     | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.180 | 
     | FECTS_clks_clk___L6_I54                    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.180 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.180 | 
     +-----------------------------------------------------------------------------------------------------------+ 

