library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity  multiplexor is 

	port(
	
	S: in std_logic_vector(1 downto 0);
	D: in std_logic_vector(3 downto 0);

	Y : out std_logic);
	
 end multiplexor;	
 
 architecture selecion of multiplexor is

 begin
	with S select
	Y<= D(0) when "00",
	    D(1) when "01",
		D(2) when "10",
		D(3) when "11";
end selecion;