verilog xil_defaultlib --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../1_AXIFull_HP.srcs/sources_1/bd/design_1/ipshared/85a3" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ipshared/31a1/src/asyn_rst_syn.v" \
"../../../bd/design_1/ipshared/31a1/src/dvi_encoder.v" \
"../../../bd/design_1/ipshared/31a1/src/serializer_10_to_1.v" \
"../../../bd/design_1/ipshared/31a1/src/dvi_transmitter_top.v" \
"../../../bd/design_1/ip/design_1_DVI_Transmitter_0_0/sim/design_1_DVI_Transmitter_0_0.v" \
"../../../bd/design_1/ipshared/da7c/src/data_reciver.v" \
"../../../bd/design_1/ipshared/da7c/hdl/myip_v1_0_M00_AXI.v" \
"../../../bd/design_1/ipshared/da7c/hdl/myip_v1_0.v" \
"../../../bd/design_1/ip/design_1_myip_0_2/sim/design_1_myip_0_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
