
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Wed Nov 15 19:40:13 2023
| Design       : multimedia_video_processor
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                               
******************************************************************************************************************************************************************************************************************************
                                                                             Clock   Non-clock                                                                                                                                
 Clock                    Period       Waveform       Type                   Loads       Loads  Sources                                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared                   0           7  {clk}                                                                                                                         
   clk_50m                20.000       {0 10}         Generated (clk)         2516           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT0}                                                                                           
   clk_200m               5.000        {0 2.5}        Generated (clk)           75           5  {u_sys_pll/u_pll_e3/goppll/CLKOUT1}                                                                                           
     ddrphy_clkin         10.000       {0 5}          Generated (clk_200m)    5464           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                 
     ioclk0               2.500        {0 1.25}       Generated (clk_200m)      11           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                                                               
     ioclk1               2.500        {0 1.25}       Generated (clk_200m)      27           1  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                                                               
     ioclk2               2.500        {0 1.25}       Generated (clk_200m)       2           0  {u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                                                               
     ioclk_gate_clk       10.000       {0 5}          Generated (clk_200m)       1           0  {u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT}                                                              
   clk_100m               10.000       {0 5}          Generated (clk)            0           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT2}                                                                                           
   clk_25m                40.000       {0 20}         Generated (clk)           26           2  {u_sys_pll/u_pll_e3/goppll/CLKOUT3}                                                                                           
     clk_20k              50000.000    {0 25000}      Generated (clk_25m)       38           0  {u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT} 
   clk_10m                100.000      {0 50}         Generated (clk)          235           0  {u_sys_pll/u_pll_e3/goppll/CLKOUT4}                                                                                           
   clk_1080p60Hz          6.737        {0 3.368}      Generated (clk)          750           0  {U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0}                                                                                          
   clk_720p60Hz           13.474       {0 6.736}      Generated (clk)         1635           1  {U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1}                                                                                          
 cmos1_pclk               11.900       {0 5.95}       Declared                 118           0  {cmos1_pclk}                                                                                                                  
 cmos2_pclk               11.900       {0 5.95}       Declared                 118           0  {cmos2_pclk}                                                                                                                  
 hdmi_in_clk              6.666        {0 3.333}      Declared                 167           0  {hdmi_in_clk}                                                                                                                 
 eth_rxc                  8.000        {0 4}          Declared                1862           1  {eth_rxc}                                                                                                                     
==============================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 clk_200m                      asynchronous               clk_200m                                  
 clk_100m                      asynchronous               clk_100m                                  
 clk_50m                       asynchronous               clk_50m                                   
 clk_10m                       asynchronous               clk_10m                                   
 clk_1080p60Hz                 asynchronous               clk_1080p60Hz                             
 clk_720p60Hz                  asynchronous               clk_720p60Hz                              
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 hdmi_in_clk                   asynchronous               hdmi_in_clk                               
 eth_rxc                       asynchronous               eth_rxc                                   
 clk_25m                       asynchronous               clk_20k  clk_25m                          
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 cmos1_pclk                  84.034 MHz     151.630 MHz         11.900          6.595          5.305
 cmos2_pclk                  84.034 MHz     132.398 MHz         11.900          7.553          4.347
 hdmi_in_clk                150.015 MHz     207.168 MHz          6.666          4.827          1.839
 eth_rxc                    125.000 MHz     143.390 MHz          8.000          6.974          1.026
 clk_50m                     50.000 MHz     103.670 MHz         20.000          9.646         10.354
 clk_200m                   200.000 MHz     257.798 MHz          5.000          3.879          1.121
 clk_25m                     25.000 MHz     222.272 MHz         40.000          4.499         35.501
 clk_10m                     10.000 MHz     184.775 MHz        100.000          5.412         94.588
 clk_1080p60Hz              148.438 MHz     176.875 MHz          6.737          5.654          1.083
 clk_720p60Hz                74.219 MHz     133.594 MHz         13.474          7.485          5.988
 clk_20k                      0.020 MHz     185.563 MHz      50000.000          5.389      49994.611
 ddrphy_clkin               100.000 MHz     132.837 MHz         10.000          7.528          2.472
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   5.305       0.000              0            251
 cmos2_pclk             cmos2_pclk                   4.347       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  1.839       0.000              0            311
 eth_rxc                eth_rxc                      1.026       0.000              0           5918
 clk_50m                clk_50m                     10.354       0.000              0           9493
 clk_200m               clk_200m                     1.121       0.000              0            258
 clk_25m                clk_25m                     35.501       0.000              0             30
 clk_10m                clk_10m                     94.588       0.000              0           1092
 clk_1080p60Hz          clk_1080p60Hz                1.083       0.000              0           3524
 clk_720p60Hz           clk_720p60Hz                 5.988       0.000              0           4786
 clk_20k                clk_20k                  49994.611       0.000              0            177
 ddrphy_clkin           ddrphy_clkin                 2.472       0.000              0          18286
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   0.175       0.000              0            251
 cmos2_pclk             cmos2_pclk                   0.407       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  0.189       0.000              0            311
 eth_rxc                eth_rxc                      0.157       0.000              0           5918
 clk_50m                clk_50m                      0.201       0.000              0           9493
 clk_200m               clk_200m                     0.315       0.000              0            258
 clk_25m                clk_25m                      0.550       0.000              0             30
 clk_10m                clk_10m                      0.287       0.000              0           1092
 clk_1080p60Hz          clk_1080p60Hz                0.212       0.000              0           3524
 clk_720p60Hz           clk_720p60Hz                 0.314       0.000              0           4786
 clk_20k                clk_20k                      0.372       0.000              0            177
 ddrphy_clkin           ddrphy_clkin                 0.161       0.000              0          18286
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     15.776       0.000              0            192
 clk_200m               clk_200m                     1.149       0.000              0             69
 clk_10m                clk_10m                     97.797       0.000              0              1
 clk_1080p60Hz          clk_1080p60Hz                3.268       0.000              0            106
 clk_720p60Hz           clk_720p60Hz                 8.940       0.000              0            717
 ddrphy_clkin           ddrphy_clkin                 5.676       0.000              0           2569
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.610       0.000              0            192
 clk_200m               clk_200m                     0.555       0.000              0             69
 clk_10m                clk_10m                      1.263       0.000              0              1
 clk_1080p60Hz          clk_1080p60Hz                1.249       0.000              0            106
 clk_720p60Hz           clk_720p60Hz                 0.984       0.000              0            717
 ddrphy_clkin           ddrphy_clkin                 0.637       0.000              0           2569
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk                                          5.052       0.000              0            118
 cmos2_pclk                                          5.052       0.000              0            118
 hdmi_in_clk                                         2.435       0.000              0            167
 eth_rxc                                             2.483       0.000              0           1862
 clk_50m                                             8.862       0.000              0           2516
 clk_200m                                            1.880       0.000              0             75
 clk_25m                                            19.380       0.000              0             26
 clk_10m                                            49.102       0.000              0            235
 clk_1080p60Hz                                       2.230       0.000              0            750
 clk_720p60Hz                                        5.598       0.000              0           1635
 clk_20k                                         24999.102       0.000              0             38
 ddrphy_clkin                                        3.100       0.000              0           5464
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   6.435       0.000              0            251
 cmos2_pclk             cmos2_pclk                   5.869       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  3.150       0.000              0            311
 eth_rxc                eth_rxc                      3.051       0.000              0           5918
 clk_50m                clk_50m                     12.954       0.000              0           9493
 clk_200m               clk_200m                     2.129       0.000              0            258
 clk_25m                clk_25m                     36.784       0.000              0             30
 clk_10m                clk_10m                     96.148       0.000              0           1092
 clk_1080p60Hz          clk_1080p60Hz                2.488       0.000              0           3524
 clk_720p60Hz           clk_720p60Hz                 8.191       0.000              0           4786
 clk_20k                clk_20k                  49996.111       0.000              0            177
 ddrphy_clkin           ddrphy_clkin                 4.645       0.000              0          18286
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk             cmos1_pclk                   0.104       0.000              0            251
 cmos2_pclk             cmos2_pclk                   0.250       0.000              0            251
 hdmi_in_clk            hdmi_in_clk                  0.103       0.000              0            311
 eth_rxc                eth_rxc                      0.075       0.000              0           5918
 clk_50m                clk_50m                      0.143       0.000              0           9493
 clk_200m               clk_200m                     0.242       0.000              0            258
 clk_25m                clk_25m                      0.388       0.000              0             30
 clk_10m                clk_10m                      0.232       0.000              0           1092
 clk_1080p60Hz          clk_1080p60Hz                0.160       0.000              0           3524
 clk_720p60Hz           clk_720p60Hz                 0.252       0.000              0           4786
 clk_20k                clk_20k                      0.273       0.000              0            177
 ddrphy_clkin           ddrphy_clkin                 0.115       0.000              0          18286
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.962       0.000              0            192
 clk_200m               clk_200m                     2.160       0.000              0             69
 clk_10m                clk_10m                     98.381       0.000              0              1
 clk_1080p60Hz          clk_1080p60Hz                4.288       0.000              0            106
 clk_720p60Hz           clk_720p60Hz                10.123       0.000              0            717
 ddrphy_clkin           ddrphy_clkin                 6.879       0.000              0           2569
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.454       0.000              0            192
 clk_200m               clk_200m                     0.452       0.000              0             69
 clk_10m                clk_10m                      0.873       0.000              0              1
 clk_1080p60Hz          clk_1080p60Hz                0.860       0.000              0            106
 clk_720p60Hz           clk_720p60Hz                 0.722       0.000              0            717
 ddrphy_clkin           ddrphy_clkin                 0.482       0.000              0           2569
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 cmos1_pclk                                          5.232       0.000              0            118
 cmos2_pclk                                          5.232       0.000              0            118
 hdmi_in_clk                                         2.615       0.000              0            167
 eth_rxc                                             2.787       0.000              0           1862
 clk_50m                                             9.090       0.000              0           2516
 clk_200m                                            2.004       0.000              0             75
 clk_25m                                            19.504       0.000              0             26
 clk_10m                                            49.282       0.000              0            235
 clk_1080p60Hz                                       2.458       0.000              0            750
 clk_720p60Hz                                        5.826       0.000              0           1635
 clk_20k                                         24999.282       0.000              0             38
 ddrphy_clkin                                        3.480       0.000              0           5464
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : u_ov5640/cmos1_href_d0/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB10                                                    0.000       1.000 f       cmos1_href (port)
                                   net (fanout=1)        0.063       1.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    1.367       2.430 f       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.430         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.127       2.557 f       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        8.888      11.445         nt_cmos1_href    
 CLMA_150_12/M1                                                            f       u_ov5640/cmos1_href_d0/opit_0/D

 Data arrival time                                                  11.445         Logic Levels: 2  
                                                                                   Logic: 1.494ns(14.303%), Route: 8.951ns(85.697%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_6      
 CLMA_150_12/CLK                                                           r       u_ov5640/cmos1_href_d0/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                             -0.088      16.750                          

 Data required time                                                 16.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.750                          
 Data arrival time                                                  11.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.305                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[6] (port)
Endpoint    : u_ov5640/cmos1_d_d0[6]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 AA10                                                    0.000       1.000 r       cmos1_data[6] (port)
                                   net (fanout=1)        0.080       1.080         cmos1_data[6]    
 IOBD_149_0/DIN                    td                    2.166       3.246 r       cmos1_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       3.246         cmos1_data_ibuf[6]/ntD
 IOL_151_6/RX_DATA_DD              td                    0.126       3.372 r       cmos1_data_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        7.463      10.835         nt_cmos1_data[6] 
 CLMS_150_41/M1                                                            r       u_ov5640/cmos1_d_d0[6]/opit_0/D

 Data arrival time                                                  10.835         Logic Levels: 2  
                                                                                   Logic: 2.292ns(23.305%), Route: 7.543ns(76.695%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_6      
 CLMS_150_41/CLK                                                           r       u_ov5640/cmos1_d_d0[6]/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                             -0.079      16.759                          

 Data required time                                                 16.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.759                          
 Data arrival time                                                  10.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.924                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : u_ov5640/cmos1_d_d0[0]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 r                        

 V11                                                     0.000       1.000 r       cmos1_data[0] (port)
                                   net (fanout=1)        0.053       1.053         cmos1_data[0]    
 IOBD_133_0/DIN                    td                    2.166       3.219 r       cmos1_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       3.219         cmos1_data_ibuf[0]/ntD
 IOL_135_6/RX_DATA_DD              td                    0.126       3.345 r       cmos1_data_ibuf[0]/opit_1/OUT
                                   net (fanout=1)        7.485      10.830         nt_cmos1_data[0] 
 CLMS_134_45/CD                                                            r       u_ov5640/cmos1_d_d0[0]/opit_0/D

 Data arrival time                                                  10.830         Logic Levels: 2  
                                                                                   Logic: 2.292ns(23.316%), Route: 7.538ns(76.684%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      15.557         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      15.557 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.088         ntclkbufg_6      
 CLMS_134_45/CLK                                                           r       u_ov5640/cmos1_d_d0[0]/opit_0/CLK
 clock pessimism                                         0.000      17.088                          
 clock uncertainty                                      -0.250      16.838                          

 Setup time                                              0.029      16.867                          

 Data required time                                                 16.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.867                          
 Data arrival time                                                  10.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_6      
 CLMA_138_60/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_138_60/Q0                    tco                   0.222       5.410 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.088       5.498         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/wr_addr [8]
 CLMA_138_61/A0                                                            f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_6      
 CLMA_138_61/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.094       5.323                          

 Data required time                                                  5.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.323                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_6      
 CLMA_138_56/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_138_56/Q1                    tco                   0.224       5.412 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.089       5.501         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/wr_addr [5]
 CLMA_138_57/C0                                                            f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_6      
 CLMA_138_57/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.093       5.324                          

 Data required time                                                  5.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.324                          
 Data arrival time                                                   5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_8_16bit/pdata_i2[4]/opit_0/CLK
Endpoint    : u_ov5640/cmos1_8_16bit/image_data0[12]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.657 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.188         ntclkbufg_6      
 CLMA_138_44/CLK                                                           r       u_ov5640/cmos1_8_16bit/pdata_i2[4]/opit_0/CLK

 CLMA_138_44/Y0                    tco                   0.284       5.472 f       u_ov5640/cmos1_8_16bit/pdata_i2[4]/opit_0/Q
                                   net (fanout=1)        0.191       5.663         u_ov5640/cmos1_8_16bit/pdata_i2 [4]
 CLMA_138_45/AD                                                            f       u_ov5640/cmos1_8_16bit/image_data0[12]/opit_0/D

 Data arrival time                                                   5.663         Logic Levels: 0  
                                                                                   Logic: 0.284ns(59.789%), Route: 0.191ns(40.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       3.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.521         ntclkbufg_6      
 CLMA_138_45/CLK                                                           r       u_ov5640/cmos1_8_16bit/image_data0[12]/opit_0/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                               0.053       5.470                          

 Data required time                                                  5.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.470                          
 Data arrival time                                                   5.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[6] (port)
Endpoint    : u_ov5640/cmos2_d_d0[6]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.548  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 Y9                                                      0.000       1.000 f       cmos2_data[6] (port)
                                   net (fanout=1)        0.078       1.078         cmos2_data[6]    
 IOBD_129_0/DIN                    td                    1.513       2.591 f       cmos2_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       2.591         cmos2_data_ibuf[6]/ntD
 IOL_131_6/RX_DATA_DD              td                    0.127       2.718 f       cmos2_data_ibuf[6]/opit_1/OUT
                                   net (fanout=1)       10.045      12.763         nt_cmos2_data[6] 
 CLMA_138_8/M1                                                             f       u_ov5640/cmos2_d_d0[6]/opit_0/D

 Data arrival time                                                  12.763         Logic Levels: 2  
                                                                                   Logic: 1.640ns(13.942%), Route: 10.123ns(86.058%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      15.917         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      15.917 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.448         ntclkbufg_7      
 CLMA_138_8/CLK                                                            r       u_ov5640/cmos2_d_d0[6]/opit_0/CLK
 clock pessimism                                         0.000      17.448                          
 clock uncertainty                                      -0.250      17.198                          

 Setup time                                             -0.088      17.110                          

 Data required time                                                 17.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.110                          
 Data arrival time                                                  12.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.347                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[5] (port)
Endpoint    : u_ov5640/cmos2_d_d0[5]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.548  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB8                                                     0.000       1.000 f       cmos2_data[5] (port)
                                   net (fanout=1)        0.084       1.084         cmos2_data[5]    
 IOBS_TB_116_0/DIN                 td                    1.513       2.597 f       cmos2_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       2.597         cmos2_data_ibuf[5]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.127       2.724 f       cmos2_data_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        1.531       4.255         nt_cmos2_data[5] 
 CLMS_198_49/Y6CD                  td                    0.134       4.389 f       CLKROUTE_0/Z     
                                   net (fanout=1)        8.355      12.744         ntR3940          
 CLMA_138_8/M0                                                             f       u_ov5640/cmos2_d_d0[5]/opit_0/D

 Data arrival time                                                  12.744         Logic Levels: 3  
                                                                                   Logic: 1.774ns(15.106%), Route: 9.970ns(84.894%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      15.917         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      15.917 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531      17.448         ntclkbufg_7      
 CLMA_138_8/CLK                                                            r       u_ov5640/cmos2_d_d0[5]/opit_0/CLK
 clock pessimism                                         0.000      17.448                          
 clock uncertainty                                      -0.250      17.198                          

 Setup time                                             -0.088      17.110                          

 Data required time                                                 17.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.110                          
 Data arrival time                                                  12.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.366                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href (port)
Endpoint    : u_ov5640/cmos2_href_d0/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.595  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.595
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB5                                                     0.000       1.000 f       cmos2_href (port)
                                   net (fanout=1)        0.093       1.093         cmos2_href       
 IOBS_TB_32_0/DIN                  td                    1.367       2.460 f       cmos2_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.460         cmos2_href_ibuf/ntD
 IOL_35_5/RX_DATA_DD               td                    0.127       2.587 f       cmos2_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.780       3.367         nt_cmos2_href    
 CLMA_18_12/Y6AB                   td                    0.132       3.499 f       CLKROUTE_2/Z     
                                   net (fanout=1)        4.461       7.960         ntR3942          
 CLMA_18_80/Y6CD                   td                    0.134       8.094 f       CLKROUTE_1/Z     
                                   net (fanout=1)        4.777      12.871         ntR3941          
 CLMS_78_21/CD                                                             f       u_ov5640/cmos2_href_d0/opit_0/D

 Data arrival time                                                  12.871         Logic Levels: 4  
                                                                                   Logic: 1.760ns(14.826%), Route: 10.111ns(85.174%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      15.917         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      15.917 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.578      17.495         ntclkbufg_7      
 CLMS_78_21/CLK                                                            r       u_ov5640/cmos2_href_d0/opit_0/CLK
 clock pessimism                                         0.000      17.495                          
 clock uncertainty                                      -0.250      17.245                          

 Setup time                                              0.029      17.274                          

 Data required time                                                 17.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.274                          
 Data arrival time                                                  12.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.017 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.548         ntclkbufg_7      
 CLMA_138_41/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK

 CLMA_138_41/Y2                    tco                   0.284       5.832 f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/Q
                                   net (fanout=3)        0.085       5.917         u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/wrptr2 [10]
 CLMA_138_41/A3                                                            f       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.917         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.965%), Route: 0.085ns(23.035%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.615 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.200         ntclkbufg_7      
 CLMA_138_41/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.652       5.548                          
 clock uncertainty                                       0.200       5.748                          

 Hold time                                              -0.238       5.510                          

 Data required time                                                  5.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.510                          
 Data arrival time                                                   5.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/cnt1_w[2]/opit_0_A2Q21/CE
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.017 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.548         ntclkbufg_7      
 CLMA_90_20/CLK                                                            r       u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_90_20/Q2                     tco                   0.224       5.772 f       u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.210       5.982         u_ov5640/cmos2_href_16bit
 CLMA_90_24/CE                                                             f       u_ov5640/u_mix_image/cnt1_w[2]/opit_0_A2Q21/CE

 Data arrival time                                                   5.982         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.613%), Route: 0.210ns(48.387%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.615 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.200         ntclkbufg_7      
 CLMA_90_24/CLK                                                            r       u_ov5640/u_mix_image/cnt1_w[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.623       5.577                          
 clock uncertainty                                       0.200       5.777                          

 Hold time                                              -0.220       5.557                          

 Data required time                                                  5.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.557                          
 Data arrival time                                                   5.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640/u_mix_image/cnt1_w[4]/opit_0_A2Q21/CE
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.017 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531       5.548         ntclkbufg_7      
 CLMA_90_20/CLK                                                            r       u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_90_20/Q2                     tco                   0.224       5.772 f       u_ov5640/cmos2_8_16bit/image_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.210       5.982         u_ov5640/cmos2_href_16bit
 CLMA_90_24/CE                                                             f       u_ov5640/u_mix_image/cnt1_w[4]/opit_0_A2Q21/CE

 Data arrival time                                                   5.982         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.613%), Route: 0.210ns(48.387%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       4.615 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       6.200         ntclkbufg_7      
 CLMA_90_24/CLK                                                            r       u_ov5640/u_mix_image/cnt1_w[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.623       5.577                          
 clock uncertainty                                       0.200       5.777                          

 Hold time                                              -0.220       5.557                          

 Data required time                                                  5.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.557                          
 Data arrival time                                                   5.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_5      
 CLMA_110_85/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q0                    tco                   0.289       6.724 r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.769       7.493         wr1_data_in_valid
                                   td                    0.288       7.781 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.781         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15959
 CLMA_90_101/COUT                  td                    0.058       7.839 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.839         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15961
 CLMA_90_105/Y1                    td                    0.498       8.337 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.658       8.995         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMS_74_105/Y3                    td                    0.210       9.205 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N3[5]_1/gateop_perm/Z
                                   net (fanout=1)        0.517       9.722         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N109251
 CLMA_90_100/COUT                  td                    0.511      10.233 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.233         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [6]
 CLMA_90_104/Y1                    td                    0.498      10.731 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.122      10.853         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158
 CLMA_90_104/C4                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.853         Logic Levels: 5  
                                                                                   Logic: 2.352ns(53.237%), Route: 2.066ns(46.763%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N37             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531      12.617         ntclkbufg_5      
 CLMA_90_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.065                          
 clock uncertainty                                      -0.250      12.815                          

 Setup time                                             -0.123      12.692                          

 Data required time                                                 12.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.692                          
 Data arrival time                                                  10.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L2
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_5      
 CLMA_110_85/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q0                    tco                   0.289       6.724 r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.769       7.493         wr1_data_in_valid
                                   td                    0.288       7.781 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.781         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15959
 CLMA_90_101/COUT                  td                    0.058       7.839 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.839         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15961
                                   td                    0.058       7.897 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.897         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15963
 CLMA_90_105/Y2                    td                    0.271       8.168 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.734       8.902         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [6]
 CLMA_90_104/D2                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.902         Logic Levels: 2  
                                                                                   Logic: 0.964ns(39.076%), Route: 1.503ns(60.924%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N37             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531      12.617         ntclkbufg_5      
 CLMA_90_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.065                          
 clock uncertainty                                      -0.250      12.815                          

 Setup time                                             -0.368      12.447                          

 Data required time                                                 12.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.447                          
 Data arrival time                                                   8.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : hdmi_in_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  6.435
  Clock Pessimism Removal :  0.448

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_5      
 CLMA_110_85/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q0                    tco                   0.289       6.724 r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.769       7.493         wr1_data_in_valid
                                   td                    0.288       7.781 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.781         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15959
 CLMA_90_101/COUT                  td                    0.058       7.839 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.839         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15961
                                   td                    0.058       7.897 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.897         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15963
 CLMA_90_105/COUT                  td                    0.058       7.955 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.955         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15965
                                   td                    0.058       8.013 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.013         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15967
 CLMA_90_109/Y3                    td                    0.501       8.514 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.410       8.924         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_104/C1                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.924         Logic Levels: 3  
                                                                                   Logic: 1.310ns(52.632%), Route: 1.179ns(47.368%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       8.552 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.552         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       8.600 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      11.086         _N37             
 USCM_84_111/CLK_USCM              td                    0.000      11.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531      12.617         ntclkbufg_5      
 CLMA_90_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.448      13.065                          
 clock uncertainty                                      -0.250      12.815                          

 Setup time                                             -0.234      12.581                          

 Data required time                                                 12.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.581                          
 Data arrival time                                                   8.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_5      
 CLMA_122_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q2                    tco                   0.224       6.175 f       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       6.261         u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt [2]
 CLMA_122_92/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.261         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_5      
 CLMA_122_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.079       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L1
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.455

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_5      
 CLMA_90_105/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_90_105/Q1                    tco                   0.224       6.175 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.089       6.264         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/wr_addr [5]
 CLMA_90_104/D1                                                            f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.264         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_5      
 CLMA_90_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.455       5.980                          
 clock uncertainty                                       0.200       6.180                          

 Hold time                                              -0.106       6.074                          

 Data required time                                                  6.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.074                          
 Data arrival time                                                   6.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.435
  Launch Clock Delay      :  5.951
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.808       1.886 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.886         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.934 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       4.420         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.420 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.531       5.951         ntclkbufg_5      
 CLMS_118_93/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/CLK

 CLMS_118_93/Q2                    tco                   0.224       6.175 f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.089       6.264         u_ddr_addr_ctr/u_wr1_addr_ctr/wr_sta_reg [2]
 CLMS_118_93/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.264         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    2.166       2.244 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.244         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       2.320 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       4.850         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       4.850 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.585       6.435         ntclkbufg_5      
 CLMS_118_93/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/wr_vs_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       5.951                          
 clock uncertainty                                       0.200       6.151                          

 Hold time                                              -0.079       6.072                          

 Data required time                                                  6.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.072                          
 Data arrival time                                                   6.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[4]/opit_0/D
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.708      10.153         gmii_clk         
 CLMA_194_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK

 CLMA_194_261/Q0                   tco                   0.289      10.442 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.817      11.259         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t [0]
 CLMA_182_241/Y1                   td                    0.288      11.547 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_39/gateop_perm/Z
                                   net (fanout=1)        0.698      12.245         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108159
 CLMA_190_252/Y3                   td                    0.210      12.455 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_59/gateop_perm/Z
                                   net (fanout=1)        0.559      13.014         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108179
 CLMA_190_240/Y2                   td                    0.210      13.224 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_63/gateop_perm/Z
                                   net (fanout=2)        0.934      14.158         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446
 CLMA_210_265/Y3                   td                    0.210      14.368 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N289_6/gateop_perm/Z
                                   net (fanout=6)        0.490      14.858         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108187
 CLMA_198_264/Y3                   td                    0.210      15.068 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/arp_rx_done/opit_0_L5Q_perm/Z
                                   net (fanout=187)      0.763      15.831         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N319
 CLMA_194_264/Y0                   td                    0.196      16.027 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[4]/opit_0_L5Q/Z
                                   net (fanout=3)        0.733      16.760         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N642 [4]
 CLMA_194_257/M1                                                           f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[4]/opit_0/D

 Data arrival time                                                  16.760         Logic Levels: 6  
                                                                                   Logic: 1.613ns(24.414%), Route: 4.994ns(75.586%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.652      16.567         gmii_clk         
 CLMA_194_257/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[4]/opit_0/CLK
 clock pessimism                                         1.557      18.124                          
 clock uncertainty                                      -0.250      17.874                          

 Setup time                                             -0.088      17.786                          

 Data required time                                                 17.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.786                          
 Data arrival time                                                  16.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.026                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[14]/opit_0/CE
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.708      10.153         gmii_clk         
 CLMA_194_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK

 CLMA_194_261/Q0                   tco                   0.289      10.442 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.817      11.259         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t [0]
 CLMA_182_241/Y1                   td                    0.288      11.547 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_39/gateop_perm/Z
                                   net (fanout=1)        0.698      12.245         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108159
 CLMA_190_252/Y3                   td                    0.210      12.455 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_59/gateop_perm/Z
                                   net (fanout=1)        0.559      13.014         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108179
 CLMA_190_240/Y2                   td                    0.210      13.224 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_63/gateop_perm/Z
                                   net (fanout=2)        0.934      14.158         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446
 CLMA_210_265/Y3                   td                    0.210      14.368 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N289_6/gateop_perm/Z
                                   net (fanout=6)        0.490      14.858         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108187
 CLMA_198_264/Y3                   td                    0.210      15.068 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/arp_rx_done/opit_0_L5Q_perm/Z
                                   net (fanout=187)      0.672      15.740         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N319
 CLMA_202_272/CECO                 td                    0.184      15.924 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[47]/opit_0/CEOUT
                                   net (fanout=1)        0.000      15.924         ntR2081          
 CLMA_202_276/CECO                 td                    0.184      16.108 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[42]/opit_0/CEOUT
                                   net (fanout=6)        0.000      16.108         ntR2080          
 CLMA_202_280/CECI                                                         r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[14]/opit_0/CE

 Data arrival time                                                  16.108         Logic Levels: 7  
                                                                                   Logic: 1.785ns(29.975%), Route: 4.170ns(70.025%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.652      16.567         gmii_clk         
 CLMA_202_280/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[14]/opit_0/CLK
 clock pessimism                                         1.550      18.117                          
 clock uncertainty                                      -0.250      17.867                          

 Setup time                                             -0.729      17.138                          

 Data required time                                                 17.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.138                          
 Data arrival time                                                  16.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.030                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[22]/opit_0/CE
Path Group  : eth_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.708      10.153         gmii_clk         
 CLMA_194_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK

 CLMA_194_261/Q0                   tco                   0.289      10.442 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.817      11.259         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t [0]
 CLMA_182_241/Y1                   td                    0.288      11.547 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_39/gateop_perm/Z
                                   net (fanout=1)        0.698      12.245         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108159
 CLMA_190_252/Y3                   td                    0.210      12.455 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_59/gateop_perm/Z
                                   net (fanout=1)        0.559      13.014         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108179
 CLMA_190_240/Y2                   td                    0.210      13.224 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_63/gateop_perm/Z
                                   net (fanout=2)        0.934      14.158         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446
 CLMA_210_265/Y3                   td                    0.210      14.368 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N289_6/gateop_perm/Z
                                   net (fanout=6)        0.490      14.858         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108187
 CLMA_198_264/Y3                   td                    0.210      15.068 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/arp_rx_done/opit_0_L5Q_perm/Z
                                   net (fanout=187)      0.672      15.740         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N319
 CLMA_202_272/CECO                 td                    0.184      15.924 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[47]/opit_0/CEOUT
                                   net (fanout=1)        0.000      15.924         ntR2081          
 CLMA_202_276/CECO                 td                    0.184      16.108 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[42]/opit_0/CEOUT
                                   net (fanout=6)        0.000      16.108         ntR2080          
 CLMA_202_280/CECI                                                         r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[22]/opit_0/CE

 Data arrival time                                                  16.108         Logic Levels: 7  
                                                                                   Logic: 1.785ns(29.975%), Route: 4.170ns(70.025%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574      12.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      14.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.652      16.567         gmii_clk         
 CLMA_202_280/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[22]/opit_0/CLK
 clock pessimism                                         1.550      18.117                          
 clock uncertainty                                      -0.250      17.867                          

 Setup time                                             -0.729      17.138                          

 Data required time                                                 17.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.138                          
 Data arrival time                                                  16.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.030                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[30]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[24][6]/opit_0/D
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.652       8.567         gmii_clk         
 CLMA_194_288/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[30]/opit_0/CLK

 CLMA_194_288/Q0                   tco                   0.222       8.789 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[30]/opit_0/Q
                                   net (fanout=3)        0.224       9.013         udp_osd_inst/eth_udp_inst/des_ip [30]
 CLMA_198_288/AD                                                           f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[24][6]/opit_0/D

 Data arrival time                                                   9.013         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.776%), Route: 0.224ns(50.224%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.708      10.153         gmii_clk         
 CLMA_198_288/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[24][6]/opit_0/CLK
 clock pessimism                                        -1.550       8.603                          
 clock uncertainty                                       0.200       8.803                          

 Hold time                                               0.053       8.856                          

 Data required time                                                  8.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.856                          
 Data arrival time                                                   9.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/param_offsetX/cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : param_manager_inst/param_offsetX/cnt[6]/opit_0_A2Q21/Cin
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.531       8.446         gmii_clk         
 CLMA_250_212/CLK                                                          r       param_manager_inst/param_offsetX/cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_250_212/Q3                   tco                   0.221       8.667 f       param_manager_inst/param_offsetX/cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.188       8.855         param_manager_inst/param_offsetX/cnt [3]
 CLMA_250_213/COUT                 td                    0.118       8.973 r       param_manager_inst/param_offsetX/N26_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.973         param_manager_inst/param_offsetX/N26_1.co [4]
 CLMA_250_217/CIN                                                          r       param_manager_inst/param_offsetX/cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.973         Logic Levels: 1  
                                                                                   Logic: 0.339ns(64.326%), Route: 0.188ns(35.674%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.585      10.030         gmii_clk         
 CLMA_250_217/CLK                                                          r       param_manager_inst/param_offsetX/cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.200       8.675                          

 Hold time                                              -0.085       8.590                          

 Data required time                                                  8.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.590                          
 Data arrival time                                                   8.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : udp_wr_mem_inst/data_count[1]/opit_0_L5Q_perm/CLK
Endpoint    : udp_wr_mem_inst/data_count[4]/opit_0_A2Q21/Cin
Path Group  : eth_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.574       4.362 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.531       8.446         gmii_clk         
 CLMA_198_224/CLK                                                          r       udp_wr_mem_inst/data_count[1]/opit_0_L5Q_perm/CLK

 CLMA_198_224/Q0                   tco                   0.222       8.668 f       udp_wr_mem_inst/data_count[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       8.754         udp_wr_mem_inst/data_count [1]
                                   td                    0.236       8.990 r       udp_wr_mem_inst/N30_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.990         udp_wr_mem_inst/N30_1.co [2]
                                                                           r       udp_wr_mem_inst/data_count[4]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.990         Logic Levels: 0  
                                                                                   Logic: 0.458ns(84.191%), Route: 0.086ns(15.809%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.585      10.030         gmii_clk         
 CLMS_198_225/CLK                                                          r       udp_wr_mem_inst/data_count[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.200       8.675                          

 Hold time                                              -0.082       8.593                          

 Data required time                                                  8.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.593                          
 Data arrival time                                                   8.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.392
  Launch Clock Delay      :  5.909
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.621       5.909         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_54_24/QB0[0]                  tco                   2.307       8.216 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.422       9.638         u_rotate_image/dout [0]
 CLMS_74_117/Y1                    td                    0.466      10.104 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.540      11.644         u_rotate_image/addr_fifo_rd_en
                                   td                    0.288      11.932 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.932         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16576
 CLMS_50_33/COUT                   td                    0.058      11.990 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.990         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16578
 CLMS_50_37/Y1                     td                    0.498      12.488 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.527      13.015         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [5]
 CLMA_58_29/Y1                     td                    0.468      13.483 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=3)        0.612      14.095         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_58_36/COUT                   td                    0.511      14.606 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.606         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_58_40/Y1                     td                    0.498      15.104 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.120      15.224         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21
 CLMA_58_40/C4                                                             r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.224         Logic Levels: 6  
                                                                                   Logic: 5.094ns(54.686%), Route: 4.221ns(45.314%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.545      25.392         ntclkbufg_1      
 CLMA_58_40/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.459      25.851                          
 clock uncertainty                                      -0.150      25.701                          

 Setup time                                             -0.123      25.578                          

 Data required time                                                 25.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.578                          
 Data arrival time                                                  15.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.389
  Launch Clock Delay      :  5.909
  Clock Pessimism Removal :  0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.621       5.909         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_54_24/QB0[0]                  tco                   2.307       8.216 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        1.422       9.638         u_rotate_image/dout [0]
 CLMS_74_117/Y1                    td                    0.466      10.104 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.540      11.644         u_rotate_image/addr_fifo_rd_en
                                   td                    0.288      11.932 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.932         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16576
 CLMS_50_33/COUT                   td                    0.058      11.990 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.990         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16578
 CLMS_50_37/Y1                     td                    0.498      12.488 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.527      13.015         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [5]
 CLMA_58_29/Y1                     td                    0.468      13.483 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=3)        0.405      13.888         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_62_32/COUT                   td                    0.511      14.399 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.399         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_62_36/CIN                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  14.399         Logic Levels: 5  
                                                                                   Logic: 4.596ns(54.134%), Route: 3.894ns(45.866%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.542      25.389         ntclkbufg_1      
 CLMA_62_36/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.459      25.848                          
 clock uncertainty                                      -0.150      25.698                          

 Setup time                                             -0.357      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                  14.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.942                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/hor_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.499
  Launch Clock Delay      :  5.996
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.708       5.996         ntclkbufg_1      
 CLMA_78_280/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/hor_cnt[4]/opit_0_A2Q21/CLK

 CLMA_78_280/Q2                    tco                   0.290       6.286 r       image_filiter_inst/multiline_buffer_inst/hor_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.417       6.703         image_filiter_inst/multiline_buffer_inst/hor_cnt [3]
 CLMA_74_280/Y1                    td                    0.460       7.163 r       image_filiter_inst/multiline_buffer_inst/N229_8/gateop_perm/Z
                                   net (fanout=1)        0.407       7.570         image_filiter_inst/multiline_buffer_inst/_N104607
 CLMS_78_285/Y2                    td                    0.286       7.856 r       image_filiter_inst/multiline_buffer_inst/N229_11/gateop_perm/Z
                                   net (fanout=5)        0.525       8.381         image_filiter_inst/multiline_buffer_inst/N229
 CLMS_94_289/Y2                    td                    0.487       8.868 r       image_filiter_inst/multiline_buffer_inst/N176_7/gateop_perm/Z
                                   net (fanout=1)        0.403       9.271         image_filiter_inst/multiline_buffer_inst/N176
 CLMA_90_284/Y2                    td                    0.478       9.749 r       image_filiter_inst/multiline_buffer_inst/N189[1]_4/gateop_perm/Z
                                   net (fanout=4)        0.839      10.588         image_filiter_inst/multiline_buffer_inst/rd_en [1]
                                   td                    0.234      10.822 f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.822         image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14178
 CLMS_78_269/COUT                  td                    0.058      10.880 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.880         image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14180
                                   td                    0.058      10.938 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.938         image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/_N14182
 CLMS_78_273/Y3                    td                    0.501      11.439 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.519      11.958         image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N11 [7]
 CLMS_94_273/Y3                    td                    0.465      12.423 f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=2)        0.847      13.270         image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_90_276/COUT                  td                    0.515      13.785 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.785         image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_90_280/Y1                    td                    0.498      14.283 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.447      14.730         image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/N21
 CLMA_90_272/C4                                                            r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.730         Logic Levels: 9  
                                                                                   Logic: 4.330ns(49.576%), Route: 4.404ns(50.424%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.652      25.499         ntclkbufg_1      
 CLMA_90_272/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[1].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.461      25.960                          
 clock uncertainty                                      -0.150      25.810                          

 Setup time                                             -0.123      25.687                          

 Data required time                                                 25.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.687                          
 Data arrival time                                                  14.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531       5.378         ntclkbufg_1      
 CLMS_50_117/CLK                                                           r       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMS_50_117/Q0                    tco                   0.222       5.600 f       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.225       5.825         u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/wr_addr [8]
 DRM_54_108/ADA0[10]                                                       f       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]

 Data arrival time                                                   5.825         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.664%), Route: 0.225ns(50.336%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 DRM_54_108/CLKA[0]                                                        r       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.459       5.414                          
 clock uncertainty                                       0.000       5.414                          

 Hold time                                               0.210       5.624                          

 Data required time                                                  5.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.624                          
 Data arrival time                                                   5.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
Endpoint    : u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.873
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.531       5.378         ntclkbufg_1      
 CLMA_58_108/CLK                                                           r       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK

 CLMA_58_108/Q2                    tco                   0.224       5.602 f       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/Q
                                   net (fanout=1)        0.084       5.686         u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/wrptr1 [2]
 CLMA_58_109/CD                                                            f       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/D

 Data arrival time                                                   5.686         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMA_58_109/CLK                                                           r       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                        -0.466       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Hold time                                               0.053       5.460                          

 Data required time                                                  5.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.460                          
 Data arrival time                                                   5.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[2]
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.903
  Launch Clock Delay      :  5.421
  Clock Pessimism Removal :  -0.459

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.574       5.421         ntclkbufg_1      
 CLMA_50_32/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_32/Q0                     tco                   0.222       5.643 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.218       5.861         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/wr_addr [0]
 DRM_54_24/ADA0[2]                                                         f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[2]

 Data arrival time                                                   5.861         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.455%), Route: 0.218ns(49.545%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.615       5.903         ntclkbufg_1      
 DRM_54_24/CLKA[0]                                                         r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.459       5.444                          
 clock uncertainty                                       0.000       5.444                          

 Hold time                                               0.186       5.630                          

 Data required time                                                  5.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.630                          
 Data arrival time                                                   5.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.291       6.158 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.408       6.566         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMS_94_197/Y0                    td                    0.487       7.053 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=2)        0.123       7.176         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107154
 CLMA_94_196/Y2                    td                    0.478       7.654 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=1)        0.120       7.774         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107157
 CLMA_94_196/Y3                    td                    0.287       8.061 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=11)       0.438       8.499         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_90_185/CECO                  td                    0.184       8.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.683         ntR1851          
 CLMA_90_193/CECO                  td                    0.184       8.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.867         ntR1850          
 CLMA_90_197/CECI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.867         Logic Levels: 5  
                                                                                   Logic: 1.911ns(63.700%), Route: 1.089ns(36.300%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.493      10.867                          
 clock uncertainty                                      -0.150      10.717                          

 Setup time                                             -0.729       9.988                          

 Data required time                                                  9.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.988                          
 Data arrival time                                                   8.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.291       6.158 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.408       6.566         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMS_94_197/Y0                    td                    0.487       7.053 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=2)        0.123       7.176         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107154
 CLMA_94_196/Y2                    td                    0.478       7.654 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=1)        0.120       7.774         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107157
 CLMA_94_196/Y3                    td                    0.287       8.061 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=11)       0.438       8.499         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_90_185/CECO                  td                    0.184       8.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.683         ntR1851          
 CLMA_90_193/CECO                  td                    0.184       8.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.867         ntR1850          
 CLMA_90_197/CECI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.867         Logic Levels: 5  
                                                                                   Logic: 1.911ns(63.700%), Route: 1.089ns(36.300%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.493      10.867                          
 clock uncertainty                                      -0.150      10.717                          

 Setup time                                             -0.729       9.988                          

 Data required time                                                  9.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.988                          
 Data arrival time                                                   8.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.867
  Clock Pessimism Removal :  0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.291       6.158 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.408       6.566         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMS_94_197/Y0                    td                    0.487       7.053 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=2)        0.123       7.176         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107154
 CLMA_94_196/Y2                    td                    0.478       7.654 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=1)        0.120       7.774         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107157
 CLMA_94_196/Y3                    td                    0.287       8.061 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=11)       0.438       8.499         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_90_185/CECO                  td                    0.184       8.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.683         ntR1851          
 CLMA_90_193/CECO                  td                    0.184       8.867 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.867         ntR1850          
 CLMA_90_197/CECI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.867         Logic Levels: 5  
                                                                                   Logic: 1.911ns(63.700%), Route: 1.089ns(36.300%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.493      10.867                          
 clock uncertainty                                      -0.150      10.717                          

 Setup time                                             -0.729       9.988                          

 Data required time                                                  9.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.988                          
 Data arrival time                                                   8.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/D
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531       5.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK

 CLMS_94_193/Q0                    tco                   0.226       5.600 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/Q
                                   net (fanout=3)        0.104       5.704         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d [1]
 CLMA_94_192/M0                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/D

 Data arrival time                                                   5.704         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.485%), Route: 0.104ns(31.515%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                        -0.464       5.403                          
 clock uncertainty                                       0.000       5.403                          

 Hold time                                              -0.014       5.389                          

 Data required time                                                  5.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.389                          
 Data arrival time                                                   5.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531       5.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_38_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_185/Q3                    tco                   0.221       5.595 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.087       5.682         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [4]
 CLMS_38_185/D4                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.682         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_38_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       5.374                          
 clock uncertainty                                       0.000       5.374                          

 Hold time                                              -0.034       5.340                          

 Data required time                                                  5.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.340                          
 Data arrival time                                                   5.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531       5.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_38_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_185/Q0                    tco                   0.222       5.596 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.683         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [2]
 CLMS_38_185/B4                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.683         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_38_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       5.374                          
 clock uncertainty                                       0.000       5.374                          

 Hold time                                              -0.035       5.339                          

 Data required time                                                  5.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.339                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_122_13/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMS_122_13/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.406       6.574         u_ov5640/coms2_reg_config/clock_20k_cnt [0]
 CLMA_122_16/Y3                    td                    0.468       7.042 r       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.560       7.602         u_ov5640/coms2_reg_config/_N9749
 CLMA_122_16/Y2                    td                    0.210       7.812 r       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.569       8.381         u_ov5640/coms2_reg_config/N8
                                   td                    0.477       8.858 f       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.858         u_ov5640/coms2_reg_config/_N16307
 CLMS_122_17/COUT                  td                    0.058       8.916 r       u_ov5640/coms2_reg_config/N11_2_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.916         u_ov5640/coms2_reg_config/_N16309
 CLMS_122_21/Y1                    td                    0.498       9.414 r       u_ov5640/coms2_reg_config/N11_2_9/gateop_A2/Y1
                                   net (fanout=1)        0.704      10.118         u_ov5640/coms2_reg_config/N1114 [10]
 CLMS_122_17/M3                                                            r       u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/D

 Data arrival time                                                  10.118         Logic Levels: 4  
                                                                                   Logic: 2.002ns(47.206%), Route: 2.239ns(52.794%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_8      
 CLMS_122_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/CLK
 clock pessimism                                         0.465      45.848                          
 clock uncertainty                                      -0.150      45.698                          

 Setup time                                             -0.079      45.619                          

 Data required time                                                 45.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.619                          
 Data arrival time                                                  10.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[8]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_122_13/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMS_122_13/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.406       6.574         u_ov5640/coms2_reg_config/clock_20k_cnt [0]
 CLMA_122_16/Y3                    td                    0.468       7.042 r       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.560       7.602         u_ov5640/coms2_reg_config/_N9749
 CLMA_122_16/Y2                    td                    0.210       7.812 r       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.569       8.381         u_ov5640/coms2_reg_config/N8
                                   td                    0.477       8.858 f       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.858         u_ov5640/coms2_reg_config/_N16307
 CLMS_122_17/Y3                    td                    0.501       9.359 r       u_ov5640/coms2_reg_config/N11_2_7/gateop_A2/Y1
                                   net (fanout=1)        0.747      10.106         u_ov5640/coms2_reg_config/N1114 [8]
 CLMS_122_17/M2                                                            r       u_ov5640/coms2_reg_config/clock_20k_cnt[8]/opit_0_inv/D

 Data arrival time                                                  10.106         Logic Levels: 3  
                                                                                   Logic: 1.947ns(46.039%), Route: 2.282ns(53.961%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_8      
 CLMS_122_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[8]/opit_0_inv/CLK
 clock pessimism                                         0.465      45.848                          
 clock uncertainty                                      -0.150      45.698                          

 Setup time                                             -0.079      45.619                          

 Data required time                                                 45.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.619                          
 Data arrival time                                                  10.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[9]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.383
  Launch Clock Delay      :  5.877
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_122_13/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/CLK

 CLMS_122_13/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clock_20k_cnt[0]/opit_0_inv/Q
                                   net (fanout=4)        0.406       6.574         u_ov5640/coms2_reg_config/clock_20k_cnt [0]
 CLMA_122_16/Y3                    td                    0.468       7.042 r       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.560       7.602         u_ov5640/coms2_reg_config/_N9749
 CLMA_122_16/Y2                    td                    0.210       7.812 r       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.569       8.381         u_ov5640/coms2_reg_config/N8
                                   td                    0.477       8.858 f       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.858         u_ov5640/coms2_reg_config/_N16307
 CLMS_122_17/COUT                  td                    0.058       8.916 r       u_ov5640/coms2_reg_config/N11_2_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.916         u_ov5640/coms2_reg_config/_N16309
 CLMS_122_21/Y0                    td                    0.267       9.183 f       u_ov5640/coms2_reg_config/N11_2_9/gateop_A2/Y0
                                   net (fanout=1)        0.710       9.893         u_ov5640/coms2_reg_config/N1114 [9]
 CLMS_122_17/M1                                                            f       u_ov5640/coms2_reg_config/clock_20k_cnt[9]/opit_0_inv/D

 Data arrival time                                                   9.893         Logic Levels: 4  
                                                                                   Logic: 1.771ns(44.099%), Route: 2.245ns(55.901%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      41.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      41.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      42.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105      42.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      43.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531      45.383         ntclkbufg_8      
 CLMS_122_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[9]/opit_0_inv/CLK
 clock pessimism                                         0.465      45.848                          
 clock uncertainty                                      -0.150      45.698                          

 Setup time                                             -0.088      45.610                          

 Data required time                                                 45.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.610                          
 Data arrival time                                                   9.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_8      
 CLMS_122_9/CLK                                                            r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMS_122_9/Q1                     tco                   0.224       5.607 f       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.302       5.909         u_ov5640/coms1_reg_config/clk_20k_regdiv
 CLMS_122_9/M0                                                             f       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   5.909         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.586%), Route: 0.302ns(57.414%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_122_9/CLK                                                            r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                              -0.024       5.359                          

 Data required time                                                  5.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.359                          
 Data arrival time                                                   5.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_8      
 CLMA_122_12/CLK                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMA_122_12/Q1                    tco                   0.229       5.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.338       5.950         u_ov5640/coms2_reg_config/clk_20k_regdiv
 CLMA_122_12/M0                                                            r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   5.950         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.388%), Route: 0.338ns(59.612%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMA_122_12/CLK                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                              -0.014       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   5.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.877
  Launch Clock Delay      :  5.383
  Clock Pessimism Removal :  -0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_8      
 CLMS_118_13/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK

 CLMS_118_13/Q0                    tco                   0.222       5.605 f       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/Q
                                   net (fanout=3)        0.086       5.691         u_ov5640/coms1_reg_config/clock_20k_cnt [1]
 CLMS_118_13/Y0                    td                    0.229       5.920 r       u_ov5640/coms1_reg_config/N11_2_1/gateop_A2/Y0
                                   net (fanout=1)        0.104       6.024         u_ov5640/coms1_reg_config/N1114 [1]
 CLMS_118_13/M0                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/D

 Data arrival time                                                   6.024         Logic Levels: 1  
                                                                                   Logic: 0.451ns(70.359%), Route: 0.190ns(29.641%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_118_13/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK
 clock pessimism                                        -0.494       5.383                          
 clock uncertainty                                       0.000       5.383                          

 Hold time                                              -0.014       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   6.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.655                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.499
  Launch Clock Delay      :  5.996
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.708       5.996         ntclkbufg_4      
 CLMS_218_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_329/Q2                   tco                   0.290       6.286 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.271       6.557         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_218_333/Y3                   td                    0.459       7.016 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       7.273         ms72xx_ctl/ms7200_ctl/_N96627
 CLMS_218_333/Y0                   td                    0.210       7.483 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.412       7.895         ms72xx_ctl/ms7200_ctl/_N96632
 CLMS_222_329/Y0                   td                    0.210       8.105 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.564       8.669         ms72xx_ctl/ms7200_ctl/N261
 CLMS_214_321/Y0                   td                    0.320       8.989 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.548       9.537         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_222_324/Y1                   td                    0.212       9.749 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.560      10.309         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_324/CECO                 td                    0.184      10.493 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.493         ntR1800          
 CLMA_230_328/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.493         Logic Levels: 6  
                                                                                   Logic: 1.885ns(41.917%), Route: 2.612ns(58.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.652     105.499         ntclkbufg_4      
 CLMA_230_328/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.461     105.960                          
 clock uncertainty                                      -0.150     105.810                          

 Setup time                                             -0.729     105.081                          

 Data required time                                                105.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.081                          
 Data arrival time                                                  10.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.588                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.499
  Launch Clock Delay      :  5.996
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.708       5.996         ntclkbufg_4      
 CLMS_218_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_329/Q2                   tco                   0.290       6.286 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.271       6.557         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_218_333/Y3                   td                    0.459       7.016 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       7.273         ms72xx_ctl/ms7200_ctl/_N96627
 CLMS_218_333/Y0                   td                    0.210       7.483 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.412       7.895         ms72xx_ctl/ms7200_ctl/_N96632
 CLMS_222_329/Y0                   td                    0.210       8.105 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.564       8.669         ms72xx_ctl/ms7200_ctl/N261
 CLMS_214_321/Y0                   td                    0.320       8.989 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.548       9.537         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_222_324/Y1                   td                    0.212       9.749 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.560      10.309         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_324/CECO                 td                    0.184      10.493 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.493         ntR1800          
 CLMA_230_328/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.493         Logic Levels: 6  
                                                                                   Logic: 1.885ns(41.917%), Route: 2.612ns(58.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.652     105.499         ntclkbufg_4      
 CLMA_230_328/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.461     105.960                          
 clock uncertainty                                      -0.150     105.810                          

 Setup time                                             -0.729     105.081                          

 Data required time                                                105.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.081                          
 Data arrival time                                                  10.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.588                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.499
  Launch Clock Delay      :  5.996
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.708       5.996         ntclkbufg_4      
 CLMS_218_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_329/Q2                   tco                   0.290       6.286 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.271       6.557         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_218_333/Y3                   td                    0.459       7.016 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.257       7.273         ms72xx_ctl/ms7200_ctl/_N96627
 CLMS_218_333/Y0                   td                    0.210       7.483 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.412       7.895         ms72xx_ctl/ms7200_ctl/_N96632
 CLMS_222_329/Y0                   td                    0.210       8.105 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.564       8.669         ms72xx_ctl/ms7200_ctl/N261
 CLMS_214_321/Y0                   td                    0.320       8.989 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.548       9.537         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_222_324/Y1                   td                    0.212       9.749 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.560      10.309         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_324/CECO                 td                    0.184      10.493 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.493         ntR1800          
 CLMA_230_328/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.493         Logic Levels: 6  
                                                                                   Logic: 1.885ns(41.917%), Route: 2.612ns(58.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.652     105.499         ntclkbufg_4      
 CLMA_230_328/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.461     105.960                          
 clock uncertainty                                      -0.150     105.810                          

 Setup time                                             -0.729     105.081                          

 Data required time                                                105.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.081                          
 Data arrival time                                                  10.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.588                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/D
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.499
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.652       5.499         ntclkbufg_4      
 CLMA_194_305/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK

 CLMA_194_305/Y2                   tco                   0.284       5.783 f       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/Q
                                   net (fanout=2)        0.085       5.868         ms72xx_ctl/iic_dri_tx/receiv_data [5]
 CLMA_194_304/CD                                                           f       ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/D

 Data arrival time                                                   5.868         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.965%), Route: 0.085ns(23.035%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.708       5.996         ntclkbufg_4      
 CLMA_194_304/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/CLK
 clock pessimism                                        -0.468       5.528                          
 clock uncertainty                                       0.000       5.528                          

 Hold time                                               0.053       5.581                          

 Data required time                                                  5.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.581                          
 Data arrival time                                                   5.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/D
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.499
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.652       5.499         ntclkbufg_4      
 CLMA_194_305/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK

 CLMA_194_305/Q0                   tco                   0.226       5.725 r       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.103       5.828         ms72xx_ctl/iic_dri_tx/receiv_data [1]
 CLMA_194_304/M0                                                           r       ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/D

 Data arrival time                                                   5.828         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.693%), Route: 0.103ns(31.307%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.708       5.996         ntclkbufg_4      
 CLMA_194_304/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.468       5.528                          
 clock uncertainty                                       0.000       5.528                          

 Hold time                                              -0.014       5.514                          

 Data required time                                                  5.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.514                          
 Data arrival time                                                   5.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/D
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.499
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.652       5.499         ntclkbufg_4      
 CLMA_194_305/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/CLK

 CLMA_194_305/Q2                   tco                   0.224       5.723 f       ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/Q
                                   net (fanout=1)        0.192       5.915         ms72xx_ctl/iic_dri_tx/receiv_data [7]
 CLMA_194_304/AD                                                           f       ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/D

 Data arrival time                                                   5.915         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.846%), Route: 0.192ns(46.154%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.708       5.996         ntclkbufg_4      
 CLMA_194_304/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/CLK
 clock pessimism                                        -0.468       5.528                          
 clock uncertainty                                       0.000       5.528                          

 Hold time                                               0.053       5.581                          

 Data required time                                                  5.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.581                          
 Data arrival time                                                   5.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1_0/N2/gopapm/X[3]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.835
  Launch Clock Delay      :  9.563
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.708       9.563         ntclkbufg_3      
 APM_206_264/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_264/P[34]                 tco                   1.067      10.630 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[10]
                                   net (fanout=3)        2.016      12.646         u_zoom_image/coe_mult_p1_0 [10]
 APM_206_140/X[3]                                                          f       u_zoom_image/mult_image_g1_0/N2/gopapm/X[3]

 Data arrival time                                                  12.646         Logic Levels: 0  
                                                                                   Logic: 1.067ns(34.609%), Route: 2.016ns(65.391%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      14.040         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      14.040 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531      15.571         ntclkbufg_3      
 APM_206_140/CLK                                                           r       u_zoom_image/mult_image_g1_0/N2/gopapm/CLK
 clock pessimism                                         0.551      16.122                          
 clock uncertainty                                      -0.150      15.972                          

 Setup time                                             -2.243      13.729                          

 Data required time                                                 13.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.729                          
 Data arrival time                                                  12.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.083                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1_0/N2/gopapm/X[0]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.835
  Launch Clock Delay      :  9.563
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.708       9.563         ntclkbufg_3      
 APM_206_264/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_264/P[31]                 tco                   1.067      10.630 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[7]
                                   net (fanout=3)        2.000      12.630         u_zoom_image/coe_mult_p1_0 [7]
 APM_206_140/X[0]                                                          f       u_zoom_image/mult_image_g1_0/N2/gopapm/X[0]

 Data arrival time                                                  12.630         Logic Levels: 0  
                                                                                   Logic: 1.067ns(34.790%), Route: 2.000ns(65.210%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      14.040         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      14.040 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531      15.571         ntclkbufg_3      
 APM_206_140/CLK                                                           r       u_zoom_image/mult_image_g1_0/N2/gopapm/CLK
 clock pessimism                                         0.551      16.122                          
 clock uncertainty                                      -0.150      15.972                          

 Setup time                                             -2.243      13.729                          

 Data required time                                                 13.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.729                          
 Data arrival time                                                  12.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra0_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g0_0/N2/gopapm/X[1]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.835
  Launch Clock Delay      :  9.563
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.708       9.563         ntclkbufg_3      
 APM_206_264/CLK                                                           r       u_zoom_image/mult_fra0_0/N2/gopapm/CLK

 APM_206_264/P[8]                  tco                   1.067      10.630 f       u_zoom_image/mult_fra0_0/N2/gopapm/P[8]
                                   net (fanout=3)        1.968      12.598         u_zoom_image/coe_mult_p0_0 [8]
 APM_206_128/X[1]                                                          f       u_zoom_image/mult_image_g0_0/N2/gopapm/X[1]

 Data arrival time                                                  12.598         Logic Levels: 0  
                                                                                   Logic: 1.067ns(35.157%), Route: 1.968ns(64.843%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      14.040         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      14.040 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531      15.571         ntclkbufg_3      
 APM_206_128/CLK                                                           r       u_zoom_image/mult_image_g0_0/N2/gopapm/CLK
 clock pessimism                                         0.551      16.122                          
 clock uncertainty                                      -0.150      15.972                          

 Setup time                                             -2.243      13.729                          

 Data required time                                                 13.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.729                          
 Data arrival time                                                  12.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       7.304         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.304 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531       8.835         ntclkbufg_3      
 CLMA_146_76/CLK                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_146_76/Q2                    tco                   0.224       9.059 f       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.234       9.293         u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/wr_addr [2]
 DRM_142_68/ADA0[7]                                                        f       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]

 Data arrival time                                                   9.293         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.908%), Route: 0.234ns(51.092%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 DRM_142_68/CLKA[0]                                                        r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.569       8.871                          
 clock uncertainty                                       0.000       8.871                          

 Hold time                                               0.210       9.081                          

 Data required time                                                  9.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.081                          
 Data arrival time                                                   9.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/wr_addr1[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_zoom_image/zoom_ram1_0/U_ipml_sdpram_zoom_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       7.304         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.304 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531       8.835         ntclkbufg_3      
 CLMS_174_177/CLK                                                          r       u_zoom_image/wr_addr1[2]/opit_0_inv_A2Q21/CLK

 CLMS_174_177/Q1                   tco                   0.224       9.059 f       u_zoom_image/wr_addr1[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.221       9.280         u_zoom_image/wr_addr1 [2]
 DRM_178_168/ADA0[5]                                                       f       u_zoom_image/zoom_ram1_0/U_ipml_sdpram_zoom_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   9.280         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.337%), Route: 0.221ns(49.663%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 DRM_178_168/CLKA[0]                                                       r       u_zoom_image/zoom_ram1_0/U_ipml_sdpram_zoom_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.569       8.871                          
 clock uncertainty                                       0.000       8.871                          

 Hold time                                               0.161       9.032                          

 Data required time                                                  9.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.032                          
 Data arrival time                                                   9.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/image_valid[2][1]/opit_0/CLK
Endpoint    : u_zoom_image/image_valid[3][1]/opit_0/D
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.605

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       7.304         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.304 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531       8.835         ntclkbufg_3      
 CLMA_210_153/CLK                                                          r       u_zoom_image/image_valid[2][1]/opit_0/CLK

 CLMA_210_153/Q3                   tco                   0.221       9.056 f       u_zoom_image/image_valid[2][1]/opit_0/Q
                                   net (fanout=1)        0.084       9.140         u_zoom_image/image_valid[2] [1]
 CLMA_210_153/AD                                                           f       u_zoom_image/image_valid[3][1]/opit_0/D

 Data arrival time                                                   9.140         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 CLMA_210_153/CLK                                                          r       u_zoom_image/image_valid[3][1]/opit_0/CLK
 clock pessimism                                        -0.605       8.835                          
 clock uncertainty                                       0.000       8.835                          

 Hold time                                               0.053       8.888                          

 Data required time                                                  8.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.888                          
 Data arrival time                                                   9.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/rd_cnt[5]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.952
  Launch Clock Delay      :  9.557
  Clock Pessimism Removal :  0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_214_292/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/rd_cnt[5]/opit_0_A2Q21/CLK

 CLMA_214_292/Q1                   tco                   0.291       9.848 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/rd_cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.549      10.397         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/rd_cnt [5]
 CLMA_218_284/Y1                   td                    0.304      10.701 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/N140_20/gateop_perm/Z
                                   net (fanout=1)        0.736      11.437         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/_N107752
 CLMA_214_280/Y1                   td                    0.468      11.905 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/N140_29/gateop_perm/Z
                                   net (fanout=3)        0.268      12.173         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/_N98274
 CLMA_214_284/Y1                   td                    0.212      12.385 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/N135_7/gateop_perm/Z
                                   net (fanout=15)       0.990      13.375         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/fifo_rd_data_en
                                   td                    0.474      13.849 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      13.849         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/_N13665
 CLMS_186_277/COUT                 td                    0.058      13.907 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.907         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/_N13667
 CLMS_186_281/Y1                   td                    0.498      14.405 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.461      14.866         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N84 [5]
 CLMA_186_292/Y2                   td                    0.478      15.344 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N85[5]/gateop_perm/Z
                                   net (fanout=1)        0.644      15.988         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_190_285/COUT                 td                    0.511      16.499 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.499         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N170.co [6]
 CLMS_190_289/CIN                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  16.499         Logic Levels: 7  
                                                                                   Logic: 3.294ns(47.450%), Route: 3.648ns(52.550%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652      22.425         ntclkbufg_2      
 CLMS_190_289/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.569      22.994                          
 clock uncertainty                                      -0.150      22.844                          

 Setup time                                             -0.357      22.487                          

 Data required time                                                 22.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.487                          
 Data arrival time                                                  16.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_x[2]/opit_0/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.952
  Launch Clock Delay      :  9.557
  Clock Pessimism Removal :  0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_242_252/CLK                                                          r       u_sync_vg/pos_x[2]/opit_0/CLK

 CLMA_242_252/Q0                   tco                   0.289       9.846 r       u_sync_vg/pos_x[2]/opit_0/Q
                                   net (fanout=2)        0.770      10.616         pos_x[2]         
                                   td                    0.326      10.942 f       udp_osd_inst/N26.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.942         udp_osd_inst/N26.co [2]
 CLMA_230_244/COUT                 td                    0.058      11.000 r       udp_osd_inst/N26.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.000         udp_osd_inst/N26.co [6]
 CLMA_230_248/Y1                   td                    0.498      11.498 r       udp_osd_inst/N26.lt_4/gateop_A2/Y1
                                   net (fanout=4)        0.645      12.143         udp_osd_inst/N26 
 CLMA_250_257/Y2                   td                    0.210      12.353 r       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.257      12.610         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_250_257/Y3                   td                    0.210      12.820 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.401      13.221         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_250_261/Y1                   td                    0.212      13.433 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=12)       0.631      14.064         udp_osd_inst/char_osd_inst/char_next
 CLMA_246_284/Y2                   td                    0.210      14.274 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N74/gateop_perm/Z
                                   net (fanout=1)        0.253      14.527         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N74
 CLMA_246_284/Y1                   td                    0.212      14.739 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/state_fsm[3:0]_62/gateop_perm/Z
                                   net (fanout=3)        0.403      15.142         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N97126
 CLMA_250_284/Y0                   td                    0.210      15.352 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.395      15.747         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_254_288/CECO                 td                    0.184      15.931 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      15.931         ntR2066          
 CLMA_254_292/CECI                                                         r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  15.931         Logic Levels: 9  
                                                                                   Logic: 2.619ns(41.089%), Route: 3.755ns(58.911%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652      22.425         ntclkbufg_2      
 CLMA_254_292/CLK                                                          r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.569      22.994                          
 clock uncertainty                                      -0.150      22.844                          

 Setup time                                             -0.729      22.115                          

 Data required time                                                 22.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.115                          
 Data arrival time                                                  15.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_x[2]/opit_0/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.952
  Launch Clock Delay      :  9.557
  Clock Pessimism Removal :  0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_242_252/CLK                                                          r       u_sync_vg/pos_x[2]/opit_0/CLK

 CLMA_242_252/Q0                   tco                   0.289       9.846 r       u_sync_vg/pos_x[2]/opit_0/Q
                                   net (fanout=2)        0.770      10.616         pos_x[2]         
                                   td                    0.326      10.942 f       udp_osd_inst/N26.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.942         udp_osd_inst/N26.co [2]
 CLMA_230_244/COUT                 td                    0.058      11.000 r       udp_osd_inst/N26.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.000         udp_osd_inst/N26.co [6]
 CLMA_230_248/Y1                   td                    0.498      11.498 r       udp_osd_inst/N26.lt_4/gateop_A2/Y1
                                   net (fanout=4)        0.645      12.143         udp_osd_inst/N26 
 CLMA_250_257/Y2                   td                    0.210      12.353 r       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.257      12.610         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_250_257/Y3                   td                    0.210      12.820 r       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.401      13.221         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_250_261/Y1                   td                    0.212      13.433 r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=12)       0.631      14.064         udp_osd_inst/char_osd_inst/char_next
 CLMA_246_284/Y2                   td                    0.210      14.274 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N74/gateop_perm/Z
                                   net (fanout=1)        0.253      14.527         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N74
 CLMA_246_284/Y1                   td                    0.212      14.739 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/state_fsm[3:0]_62/gateop_perm/Z
                                   net (fanout=3)        0.403      15.142         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N97126
 CLMA_250_284/Y0                   td                    0.210      15.352 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.395      15.747         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_254_288/CECO                 td                    0.184      15.931 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      15.931         ntR2066          
 CLMA_254_292/CECI                                                         r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  15.931         Logic Levels: 9  
                                                                                   Logic: 2.619ns(41.089%), Route: 3.755ns(58.911%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652      22.425         ntclkbufg_2      
 CLMA_254_292/CLK                                                          r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.569      22.994                          
 clock uncertainty                                      -0.150      22.844                          

 Setup time                                             -0.729      22.115                          

 Data required time                                                 22.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.115                          
 Data arrival time                                                  15.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.184                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[2].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[3].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/L4
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.434
  Launch Clock Delay      :  8.831
  Clock Pessimism Removal :  -0.574

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.531       8.831         ntclkbufg_2      
 CLMA_250_177/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[2].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/CLK

 CLMA_250_177/Q2                   tco                   0.224       9.055 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[2].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       9.139         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/dividend_t[13] [9]
 CLMA_250_176/A4                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[3].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.139         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.585       9.434         ntclkbufg_2      
 CLMA_250_176/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[3].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.574       8.860                          
 clock uncertainty                                       0.000       8.860                          

 Hold time                                              -0.035       8.825                          

 Data required time                                                  8.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.825                          
 Data arrival time                                                   9.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/I04
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.557
  Launch Clock Delay      :  8.952
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652       8.952         ntclkbufg_2      
 CLMA_230_280/CLK                                                          r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/CLK

 CLMA_230_280/Q1                   tco                   0.224       9.176 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.085       9.261         udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d [3]
 CLMA_230_281/C4                                                           f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/I04

 Data arrival time                                                   9.261         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_230_281/CLK                                                          r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.576       8.981                          
 clock uncertainty                                       0.000       8.981                          

 Hold time                                              -0.034       8.947                          

 Data required time                                                  8.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.947                          
 Data arrival time                                                   9.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/v_count[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sync_vg/pos_y[4]/opit_0_A2Q21/I04
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.557
  Launch Clock Delay      :  8.952
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652       8.952         ntclkbufg_2      
 CLMS_246_253/CLK                                                          r       u_sync_vg/v_count[3]/opit_0_L5Q_perm/CLK

 CLMS_246_253/Q1                   tco                   0.224       9.176 f       u_sync_vg/v_count[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.089       9.265         u_sync_vg/v_count [3]
 CLMA_246_252/C4                                                           f       u_sync_vg/pos_y[4]/opit_0_A2Q21/I04

 Data arrival time                                                   9.265         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_246_252/CLK                                                          r       u_sync_vg/pos_y[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.576       8.981                          
 clock uncertainty                                       0.000       8.981                          

 Hold time                                              -0.034       8.947                          

 Data required time                                                  8.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.947                          
 Data arrival time                                                   9.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.367
  Launch Clock Delay      :  10.251
  Clock Pessimism Removal :  0.848

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.498       8.666         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.666 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.251         u_ov5640/coms1_reg_config/clock_20k
 DRM_142_4/CLKB[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_142_4/QB0[6]                  tco                   2.286      12.537 r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QB0[6]
                                   net (fanout=1)        0.573      13.110         u_ov5640/coms1_reg_config/i2c_data [22]
 CLMA_146_12/Y1                    td                    0.460      13.570 r       u_ov5640/coms1_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.580      14.150         u_ov5640/coms1_reg_config/u1/_N25311
 CLMA_138_16/Y0                    td                    0.210      14.360 r       u_ov5640/coms1_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.256      14.616         u_ov5640/coms1_reg_config/u1/_N25317
 CLMA_138_16/Y2                    td                    0.295      14.911 r       u_ov5640/coms1_reg_config/u1/N267_36/gateop/F
                                   net (fanout=1)        0.447      15.358         u_ov5640/coms1_reg_config/u1/_N25318
 CLMA_138_9/AD                                                             r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  15.358         Logic Levels: 3  
                                                                                   Logic: 3.251ns(63.658%), Route: 1.856ns(36.342%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.229   50005.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.224   50007.836         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50007.836 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.367         u_ov5640/coms1_reg_config/clock_20k
 CLMA_138_9/CLK                                                            r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.848   50010.215                          
 clock uncertainty                                      -0.050   50010.165                          

 Setup time                                             -0.196   50009.969                          

 Data required time                                              50009.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.969                          
 Data arrival time                                                  15.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49994.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/L4
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.258
  Launch Clock Delay      :  10.167
  Clock Pessimism Removal :  0.816

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.357       8.525         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000       8.525 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.642      10.167         u_ov5640/coms2_reg_config/clock_20k
 DRM_82_4/CLKB[0]                                                          r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_82_4/QB0[5]                   tco                   2.286      12.453 r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/QB0[5]
                                   net (fanout=1)        0.501      12.954         u_ov5640/coms2_reg_config/i2c_data [21]
 CLMS_78_9/Y1                      td                    0.460      13.414 r       u_ov5640/coms2_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.612      14.026         u_ov5640/coms2_reg_config/u1/_N25853
 CLMA_90_12/Y2                     td                    0.210      14.236 r       u_ov5640/coms2_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.257      14.493         u_ov5640/coms2_reg_config/u1/_N25859
 CLMA_90_12/Y6AB                   td                    0.259      14.752 r       u_ov5640/coms2_reg_config/u1/N267_37_muxf6/F
                                   net (fanout=1)        0.258      15.010         u_ov5640/coms2_reg_config/u1/N267
 CLMA_90_13/A4                                                             r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.010         Logic Levels: 3  
                                                                                   Logic: 3.215ns(66.384%), Route: 1.628ns(33.616%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.229   50005.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.115   50007.727         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000   50007.727 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.258         u_ov5640/coms2_reg_config/clock_20k
 CLMA_90_13/CLK                                                            r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.816   50010.074                          
 clock uncertainty                                      -0.050   50010.024                          

 Setup time                                             -0.121   50009.903                          

 Data required time                                              50009.903                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.903                          
 Data arrival time                                                  15.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49994.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk_20k
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.367
  Launch Clock Delay      :  10.251
  Clock Pessimism Removal :  0.848

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.498       8.666         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.666 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.251         u_ov5640/coms1_reg_config/clock_20k
 DRM_142_4/CLKB[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_142_4/QA0[9]                  tco                   2.331      12.582 r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QA0[9]
                                   net (fanout=1)        0.664      13.246         u_ov5640/coms1_reg_config/i2c_data [8]
 CLMA_146_8/Y1                     td                    0.603      13.849 r       u_ov5640/coms1_reg_config/u1/N267_18_muxf7/F
                                   net (fanout=1)        0.585      14.434         u_ov5640/coms1_reg_config/u1/_N25300
 CLMA_138_9/A0                                                             r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  14.434         Logic Levels: 1  
                                                                                   Logic: 2.934ns(70.141%), Route: 1.249ns(29.859%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808   50001.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   50001.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758   50002.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105   50002.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059   50003.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50003.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531   50005.383         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.229   50005.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.224   50007.836         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50007.836 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531   50009.367         u_ov5640/coms1_reg_config/clock_20k
 CLMA_138_9/CLK                                                            r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.848   50010.215                          
 clock uncertainty                                      -0.050   50010.165                          

 Setup time                                             -0.194   50009.971                          

 Data required time                                              50009.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50009.971                          
 Data arrival time                                                  14.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49995.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/I00
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.147
  Launch Clock Delay      :  9.293
  Clock Pessimism Removal :  -0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.229       5.612 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.115       7.727         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000       7.727 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.566       9.293         u_ov5640/coms2_reg_config/clock_20k
 CLMA_78_12/CLK                                                            r       u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_12/Q0                     tco                   0.222       9.515 f       u_ov5640/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.087       9.602         u_ov5640/coms2_reg_config/reg_index [0]
 CLMS_78_13/A0                                                             f       u_ov5640/coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   9.602         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.291       6.168 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.357       8.525         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000       8.525 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.622      10.147         u_ov5640/coms2_reg_config/clock_20k
 CLMS_78_13/CLK                                                            r       u_ov5640/coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.823       9.324                          
 clock uncertainty                                       0.000       9.324                          

 Hold time                                              -0.094       9.230                          

 Data required time                                                  9.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.230                          
 Data arrival time                                                   9.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADA0[5]
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.251
  Launch Clock Delay      :  9.367
  Clock Pessimism Removal :  -0.848

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.229       5.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.224       7.836         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       7.836 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       9.367         u_ov5640/coms1_reg_config/clock_20k
 CLMA_146_12/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_12/Q0                    tco                   0.222       9.589 f       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.359       9.948         u_ov5640/coms1_reg_config/reg_index [0]
 DRM_142_4/ADA0[5]                                                         f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADA0[5]

 Data arrival time                                                   9.948         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.210%), Route: 0.359ns(61.790%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.498       8.666         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.666 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.251         u_ov5640/coms1_reg_config/clock_20k
 DRM_142_4/CLKA[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.848       9.403                          
 clock uncertainty                                       0.000       9.403                          

 Hold time                                               0.161       9.564                          

 Data required time                                                  9.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.564                          
 Data arrival time                                                   9.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/L0
Path Group  : clk_20k
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.251
  Launch Clock Delay      :  9.367
  Clock Pessimism Removal :  -0.884

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT3               td                    0.105       2.793 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.852         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       3.852 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.531       5.383         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.229       5.612 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.224       7.836         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       7.836 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.531       9.367         u_ov5640/coms1_reg_config/clock_20k
 CLMA_134_12/CLK                                                           r       u_ov5640/coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK

 CLMA_134_12/Q0                    tco                   0.222       9.589 f       u_ov5640/coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       9.675         u_ov5640/coms1_reg_config/tr_end
 CLMA_134_12/A0                                                            f       u_ov5640/coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   9.675         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT3               td                    0.111       3.214 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       4.292         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       4.292 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       1.585       5.877         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.291       6.168 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        2.498       8.666         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       8.666 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       1.585      10.251         u_ov5640/coms1_reg_config/clock_20k
 CLMA_134_12/CLK                                                           r       u_ov5640/coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.884       9.367                          
 clock uncertainty                                       0.000       9.367                          

 Hold time                                              -0.094       9.273                          

 Data required time                                                  9.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.273                          
 Data arrival time                                                   9.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMS_10_133/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_133/Q2                    tco                   0.290      11.684 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.687      12.371         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_18_149/Y1                    td                    0.288      12.659 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.402      13.061         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.538 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.538         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_18_145/Y3                    td                    0.501      14.039 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.661      14.700         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_145/Y1                    td                    0.304      15.004 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.406      15.410         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_50_144/COUT                  td                    0.507      15.917 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.917         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14534
 CLMA_50_148/Y0                    td                    0.269      16.186 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.267      16.453         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_46_149/Y0                    td                    0.285      16.738 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.720      17.458         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23975
 CLMA_62_164/Y2                    td                    0.478      17.936 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.402      18.338         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24148
 CLMA_58_161/C3                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  18.338         Logic Levels: 7  
                                                                                   Logic: 3.399ns(48.949%), Route: 3.545ns(51.051%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      20.665         ntclkbufg_0      
 CLMA_58_161/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Setup time                                             -0.398      20.810                          

 Data required time                                                 20.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.810                          
 Data arrival time                                                  18.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMS_10_133/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_133/Q2                    tco                   0.290      11.684 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.687      12.371         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_18_149/Y1                    td                    0.288      12.659 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.402      13.061         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.538 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.538         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_18_145/Y3                    td                    0.501      14.039 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.661      14.700         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_145/Y1                    td                    0.304      15.004 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.406      15.410         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_50_144/COUT                  td                    0.507      15.917 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.917         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14534
 CLMA_50_148/Y0                    td                    0.269      16.186 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.406      16.592         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_46_145/Y0                    td                    0.285      16.877 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.635      17.512         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23906
 CLMS_50_157/Y2                    td                    0.210      17.722 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[15]/gateop_perm/Z
                                   net (fanout=1)        0.581      18.303         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23991
 CLMA_58_156/C2                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.303         Logic Levels: 7  
                                                                                   Logic: 3.131ns(45.318%), Route: 3.778ns(54.682%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      20.665         ntclkbufg_0      
 CLMA_58_156/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Setup time                                             -0.391      20.817                          

 Data required time                                                 20.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.817                          
 Data arrival time                                                  18.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMS_10_133/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_133/Q2                    tco                   0.290      11.684 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.687      12.371         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_18_149/Y1                    td                    0.288      12.659 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.402      13.061         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.538 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.538         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_18_145/Y3                    td                    0.501      14.039 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.661      14.700         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_145/Y1                    td                    0.304      15.004 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.406      15.410         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_50_144/COUT                  td                    0.507      15.917 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.917         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14534
 CLMA_50_148/Y0                    td                    0.269      16.186 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.406      16.592         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_46_145/Y0                    td                    0.294      16.886 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.643      17.529         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23906
 CLMA_62_160/Y3                    td                    0.210      17.739 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[14]/gateop_perm/Z
                                   net (fanout=1)        0.554      18.293         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23990
 CLMA_58_161/A2                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.293         Logic Levels: 7  
                                                                                   Logic: 3.140ns(45.514%), Route: 3.759ns(54.486%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      20.665         ntclkbufg_0      
 CLMA_58_161/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Setup time                                             -0.388      20.820                          

 Data required time                                                 20.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.820                          
 Data arrival time                                                  18.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_50_96/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK

 CLMA_50_96/Q0                     tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/Q
                                   net (fanout=2)        0.355      11.242         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [16]
 CLMS_34_97/AD                                                             f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD

 Data arrival time                                                  11.242         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.475%), Route: 0.355ns(61.525%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMS_34_97/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WCLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Hold time                                               0.380      11.081                          

 Data required time                                                 11.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.081                          
 Data arrival time                                                  11.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.436
  Launch Clock Delay      :  10.721
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.587      10.721         ntclkbufg_0      
 CLMS_42_85/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/CLK

 CLMS_42_85/Q1                     tco                   0.224      10.945 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/opit_0_inv/Q
                                   net (fanout=2)        0.342      11.287         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [12]
 CLMS_38_81/DD                                                             f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WD

 Data arrival time                                                  11.287         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.576%), Route: 0.342ns(60.424%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.627      11.436         ntclkbufg_0      
 CLMS_38_81/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WCLK
 clock pessimism                                        -0.693      10.743                          
 clock uncertainty                                       0.000      10.743                          

 Hold time                                               0.380      11.123                          

 Data required time                                                 11.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.123                          
 Data arrival time                                                  11.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.446
  Launch Clock Delay      :  10.691
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.557      10.691         ntclkbufg_0      
 CLMA_34_76/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_76/Q0                     tco                   0.222      10.913 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=44)       0.392      11.305         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_42_81/M0                                                             f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WADM0

 Data arrival time                                                  11.305         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.156%), Route: 0.392ns(63.844%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.637      11.446         ntclkbufg_0      
 CLMS_42_81/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WCLK
 clock pessimism                                        -0.693      10.753                          
 clock uncertainty                                       0.000      10.753                          

 Hold time                                               0.380      11.133                          

 Data required time                                                 11.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.133                          
 Data arrival time                                                  11.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.062
  Launch Clock Delay      :  7.692
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.692         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       8.220 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.220         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.220         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.808       4.382 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.382         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       4.430 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       5.188         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       5.284 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.343         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       6.343 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       8.008         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       8.131 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       9.233         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.482 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.562         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.636      10.198                          
 clock uncertainty                                      -0.150      10.048                          

 Setup time                                             -0.136       9.912                          

 Data required time                                                  9.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.912                          
 Data arrival time                                                   8.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.712
  Launch Clock Delay      :  7.041
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       7.041         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.462 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.462         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.462         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.712         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.636       7.076                          
 clock uncertainty                                       0.000       7.076                          

 Hold time                                              -0.064       7.012                          

 Data required time                                                  7.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.012                          
 Data arrival time                                                   7.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.392
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMS_158_237/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_158_237/Q0                   tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=589)      3.130       9.290         rd3_rst          
 CLMA_58_40/RS                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.290         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.399%), Route: 3.130ns(91.601%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.545      25.392         ntclkbufg_1      
 CLMA_58_40/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.441      25.833                          
 clock uncertainty                                      -0.150      25.683                          

 Recovery time                                          -0.617      25.066                          

 Data required time                                                 25.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.066                          
 Data arrival time                                                   9.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.403
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMS_158_237/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_158_237/Q0                   tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=589)      2.965       9.125         rd3_rst          
 CLMA_58_33/RS                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                   9.125         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.825%), Route: 2.965ns(91.175%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.556      25.403         ntclkbufg_1      
 CLMA_58_33/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.441      25.844                          
 clock uncertainty                                      -0.150      25.694                          

 Recovery time                                          -0.617      25.077                          

 Data required time                                                 25.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.077                          
 Data arrival time                                                   9.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.403
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.585       5.873         ntclkbufg_1      
 CLMS_158_237/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_158_237/Q0                   tco                   0.287       6.160 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=589)      2.965       9.125         rd3_rst          
 CLMA_58_33/RS                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                   9.125         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.825%), Route: 2.965ns(91.175%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      21.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      22.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      22.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      23.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      23.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.556      25.403         ntclkbufg_1      
 CLMA_58_33/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.441      25.844                          
 clock uncertainty                                      -0.150      25.694                          

 Recovery time                                          -0.617      25.077                          

 Data required time                                                 25.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.077                          
 Data arrival time                                                   9.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.952                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.499
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.652       5.499         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_98_321/Q0                    tco                   0.222       5.721 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.402       6.123         image_filiter_inst/multiline_buffer_inst/srst
 DRM_82_316/RSTB[0]                                                        f       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.123         Logic Levels: 0  
                                                                                   Logic: 0.222ns(35.577%), Route: 0.402ns(64.423%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.708       5.996         ntclkbufg_1      
 DRM_82_316/CLKB[0]                                                        r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.461       5.535                          
 clock uncertainty                                       0.000       5.535                          

 Removal time                                           -0.022       5.513                          

 Data required time                                                  5.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.513                          
 Data arrival time                                                   6.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.499
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.652       5.499         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_98_321/Q0                    tco                   0.222       5.721 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.318       6.039         image_filiter_inst/multiline_buffer_inst/srst
 CLMS_102_325/RSCO                 td                    0.115       6.154 f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.154         ntR19            
 CLMS_102_329/RSCI                                                         f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.154         Logic Levels: 1  
                                                                                   Logic: 0.337ns(51.450%), Route: 0.318ns(48.550%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.708       5.996         ntclkbufg_1      
 CLMS_102_329/CLK                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.461       5.535                          
 clock uncertainty                                       0.000       5.535                          

 Removal time                                            0.000       5.535                          

 Data required time                                                  5.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.535                          
 Data arrival time                                                   6.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.499
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.847 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.652       5.499         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_98_321/Q0                    tco                   0.222       5.721 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.318       6.039         image_filiter_inst/multiline_buffer_inst/srst
 CLMS_102_325/RSCO                 td                    0.115       6.154 f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.154         ntR19            
 CLMS_102_329/RSCI                                                         f       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.154         Logic Levels: 1  
                                                                                   Logic: 0.337ns(51.450%), Route: 0.318ns(48.550%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       4.288 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.708       5.996         ntclkbufg_1      
 CLMS_102_329/CLK                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.461       5.535                          
 clock uncertainty                                       0.000       5.535                          

 Removal time                                            0.000       5.535                          

 Data required time                                                  5.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.535                          
 Data arrival time                                                   6.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.708       5.990         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_174_252/Q1                   tco                   0.289       6.279 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=687)      2.618       8.897         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMS_10_193/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   8.897         Logic Levels: 0  
                                                                                   Logic: 0.289ns(9.942%), Route: 2.618ns(90.058%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_10_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Recovery time                                          -0.617      10.046                          

 Data required time                                                 10.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.046                          
 Data arrival time                                                   8.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.708       5.990         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_174_252/Q1                   tco                   0.289       6.279 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=687)      2.274       8.553         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_30_184/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   8.553         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.276%), Route: 2.274ns(88.724%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_30_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Recovery time                                          -0.617      10.046                          

 Data required time                                                 10.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.046                          
 Data arrival time                                                   8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.374
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.708       5.990         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_174_252/Q1                   tco                   0.289       6.279 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=687)      2.274       8.553         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_30_184/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS

 Data arrival time                                                   8.553         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.276%), Route: 2.274ns(88.724%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       6.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       6.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       7.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       7.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       8.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       8.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531      10.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_30_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/CLK
 clock pessimism                                         0.439      10.813                          
 clock uncertainty                                      -0.150      10.663                          

 Recovery time                                          -0.617      10.046                          

 Data required time                                                 10.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.046                          
 Data arrival time                                                   8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.495
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        1.652       5.495         ntR3952          
 CLMS_174_253/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMS_174_253/Q0                   tco                   0.222       5.717 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.182       5.899         ddr_rst          
 CLMA_174_252/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.950%), Route: 0.182ns(45.050%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.708       5.990         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                        -0.426       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Removal time                                           -0.220       5.344                          

 Data required time                                                  5.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.344                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.495
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       3.843 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        1.652       5.495         ntR3952          
 CLMS_174_253/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMS_174_253/Q0                   tco                   0.222       5.717 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.182       5.899         ddr_rst          
 CLMA_174_252/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   5.899         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.950%), Route: 0.182ns(45.050%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.708       5.990         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                        -0.426       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Removal time                                           -0.220       5.344                          

 Data required time                                                  5.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.344                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.867
  Launch Clock Delay      :  5.374
  Clock Pessimism Removal :  -0.457

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.531       5.374         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_58_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK

 CLMA_58_184/Q0                    tco                   0.222       5.596 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=22)       0.485       6.081         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_50_196/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/RS

 Data arrival time                                                   6.081         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.400%), Route: 0.485ns(68.600%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.585       5.867         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_50_196/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.457       5.410                          
 clock uncertainty                                       0.000       5.410                          

 Removal time                                           -0.220       5.190                          

 Data required time                                                  5.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.190                          
 Data arrival time                                                   6.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.891                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.499
  Launch Clock Delay      :  5.873
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.585       5.873         ntclkbufg_4      
 CLMS_270_193/CLK                                                          r       rstn_out1/opit_0_inv/CLK

 CLMS_270_193/Q3                   tco                   0.286       6.159 f       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        1.217       7.376         nt_eth_rstn      
 CLMA_262_268/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   7.376         Logic Levels: 0  
                                                                                   Logic: 0.286ns(19.029%), Route: 1.217ns(80.971%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808     101.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758     102.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100     102.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059     103.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     103.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.652     105.499         ntclkbufg_4      
 CLMA_262_268/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.441     105.940                          
 clock uncertainty                                      -0.150     105.790                          

 Recovery time                                          -0.617     105.173                          

 Data required time                                                105.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.173                          
 Data arrival time                                                   7.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.797                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.996
  Launch Clock Delay      :  5.378
  Clock Pessimism Removal :  -0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT4               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.847         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       3.847 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.531       5.378         ntclkbufg_4      
 CLMS_270_193/CLK                                                          r       rstn_out1/opit_0_inv/CLK

 CLMS_270_193/Q3                   tco                   0.226       5.604 r       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.988       6.592         nt_eth_rstn      
 CLMA_262_268/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.592         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.616%), Route: 0.988ns(81.384%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT4               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       4.288         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       4.288 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.708       5.996         ntclkbufg_4      
 CLMA_262_268/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.441       5.555                          
 clock uncertainty                                       0.000       5.555                          

 Removal time                                           -0.226       5.329                          

 Data required time                                                  5.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.329                          
 Data arrival time                                                   6.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.956
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.287       9.727 f       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      2.983      12.710         zoom_rst         
 DRM_306_252/RSTA[0]                                                       f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  12.710         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.777%), Route: 2.983ns(91.223%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      14.040         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      14.040 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.652      15.692         ntclkbufg_3      
 DRM_306_252/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.551      16.243                          
 clock uncertainty                                      -0.150      16.093                          

 Recovery time                                          -0.115      15.978                          

 Data required time                                                 15.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.978                          
 Data arrival time                                                  12.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.956
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.287       9.727 f       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      2.931      12.658         zoom_rst         
 DRM_306_292/RSTA[0]                                                       f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  12.658         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.919%), Route: 2.931ns(91.081%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      14.040         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      14.040 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.652      15.692         ntclkbufg_3      
 DRM_306_292/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.551      16.243                          
 clock uncertainty                                      -0.150      16.093                          

 Recovery time                                          -0.115      15.978                          

 Data required time                                                 15.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.978                          
 Data arrival time                                                  12.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.956
  Launch Clock Delay      :  9.440
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.287       9.727 f       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      2.828      12.555         zoom_rst         
 DRM_306_272/RSTA[0]                                                       f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  12.555         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.213%), Route: 2.828ns(90.787%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.808       8.618 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.618         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       8.666 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       9.424         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       9.524 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      10.583         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      10.583 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      12.369         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100      12.469 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      14.040         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      14.040 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.652      15.692         ntclkbufg_3      
 DRM_306_272/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.551      16.243                          
 clock uncertainty                                      -0.150      16.093                          

 Recovery time                                          -0.115      15.978                          

 Data required time                                                 15.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.978                          
 Data arrival time                                                  12.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       7.304         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.304 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531       8.835         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.226       9.061 r       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      1.004      10.065         zoom_rst         
 DRM_234_128/RSTA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.065         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.374%), Route: 1.004ns(81.626%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.551       8.889                          
 clock uncertainty                                       0.000       8.889                          

 Removal time                                           -0.073       8.816                          

 Data required time                                                  8.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.816                          
 Data arrival time                                                  10.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       7.304         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.304 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531       8.835         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.226       9.061 r       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      1.040      10.101         zoom_rst         
 DRM_234_88/RSTA[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.101         Logic Levels: 0  
                                                                                   Logic: 0.226ns(17.852%), Route: 1.040ns(82.148%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 DRM_234_88/CLKA[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.569       8.871                          
 clock uncertainty                                       0.000       8.871                          

 Removal time                                           -0.073       8.798                          

 Data required time                                                  8.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.798                          
 Data arrival time                                                  10.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.440
  Launch Clock Delay      :  8.835
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.100       5.733 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       7.304         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.304 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.531       8.835         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.226       9.061 r       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      1.120      10.181         zoom_rst         
 DRM_234_108/RSTA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.181         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.790%), Route: 1.120ns(83.210%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.107       6.256 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       7.855         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       7.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.585       9.440         ntclkbufg_3      
 DRM_234_108/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.569       8.871                          
 clock uncertainty                                       0.000       8.871                          

 Removal time                                           -0.073       8.798                          

 Data required time                                                  8.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.798                          
 Data arrival time                                                  10.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.952
  Launch Clock Delay      :  9.557
  Clock Pessimism Removal :  0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.287       9.844 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      1.982      11.826         sync_vg_100m     
 CLMA_190_240/RSCO                 td                    0.147      11.973 f       udp_wr_mem_inst/mem[39]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.973         ntR687           
 CLMA_190_244/RSCO                 td                    0.147      12.120 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000      12.120         ntR686           
 CLMA_190_248/RSCO                 td                    0.147      12.267 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[40]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.267         ntR685           
 CLMA_190_252/RSCO                 td                    0.147      12.414 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000      12.414         ntR684           
 CLMA_190_256/RSCO                 td                    0.147      12.561 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac_t[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000      12.561         ntR683           
 CLMA_190_260/RSCO                 td                    0.147      12.708 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.708         ntR682           
 CLMA_190_264/RSCO                 td                    0.147      12.855 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[22]/opit_0/RSOUT
                                   net (fanout=4)        0.000      12.855         ntR681           
 CLMA_190_268/RSCO                 td                    0.147      13.002 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.002         ntR680           
 CLMA_190_272/RSCO                 td                    0.147      13.149 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.149         ntR679           
 CLMA_190_276/RSCO                 td                    0.147      13.296 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[23]/opit_0/RSOUT
                                   net (fanout=4)        0.000      13.296         ntR678           
 CLMA_190_280/RSCO                 td                    0.147      13.443 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[27][1]/opit_0/RSOUT
                                   net (fanout=4)        0.000      13.443         ntR677           
 CLMA_190_284/RSCO                 td                    0.147      13.590 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.590         ntR676           
 CLMA_190_288/RSCO                 td                    0.147      13.737 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[29]/opit_0/RSOUT
                                   net (fanout=1)        0.000      13.737         ntR675           
 CLMA_190_292/RSCO                 td                    0.147      13.884 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[25][1]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.884         ntR674           
 CLMA_190_296/RSCI                                                         f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                  13.884         Logic Levels: 14 
                                                                                   Logic: 2.345ns(54.195%), Route: 1.982ns(45.805%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652      22.425         ntclkbufg_2      
 CLMA_190_296/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.549      22.974                          
 clock uncertainty                                      -0.150      22.824                          

 Recovery time                                           0.000      22.824                          

 Data required time                                                 22.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.824                          
 Data arrival time                                                  13.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.940                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.952
  Launch Clock Delay      :  9.557
  Clock Pessimism Removal :  0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.287       9.844 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      1.982      11.826         sync_vg_100m     
 CLMA_190_240/RSCO                 td                    0.147      11.973 f       udp_wr_mem_inst/mem[39]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.973         ntR687           
 CLMA_190_244/RSCO                 td                    0.147      12.120 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000      12.120         ntR686           
 CLMA_190_248/RSCO                 td                    0.147      12.267 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[40]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.267         ntR685           
 CLMA_190_252/RSCO                 td                    0.147      12.414 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000      12.414         ntR684           
 CLMA_190_256/RSCO                 td                    0.147      12.561 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac_t[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000      12.561         ntR683           
 CLMA_190_260/RSCO                 td                    0.147      12.708 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.708         ntR682           
 CLMA_190_264/RSCO                 td                    0.147      12.855 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[22]/opit_0/RSOUT
                                   net (fanout=4)        0.000      12.855         ntR681           
 CLMA_190_268/RSCO                 td                    0.147      13.002 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.002         ntR680           
 CLMA_190_272/RSCO                 td                    0.147      13.149 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.149         ntR679           
 CLMA_190_276/RSCO                 td                    0.147      13.296 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[23]/opit_0/RSOUT
                                   net (fanout=4)        0.000      13.296         ntR678           
 CLMA_190_280/RSCO                 td                    0.147      13.443 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[27][1]/opit_0/RSOUT
                                   net (fanout=4)        0.000      13.443         ntR677           
 CLMA_190_284/RSCO                 td                    0.147      13.590 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.590         ntR676           
 CLMA_190_288/RSCO                 td                    0.147      13.737 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[29]/opit_0/RSOUT
                                   net (fanout=1)        0.000      13.737         ntR675           
 CLMA_190_292/RSCO                 td                    0.147      13.884 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[25][1]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.884         ntR674           
 CLMA_190_296/RSCI                                                         f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                  13.884         Logic Levels: 14 
                                                                                   Logic: 2.345ns(54.195%), Route: 1.982ns(45.805%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652      22.425         ntclkbufg_2      
 CLMA_190_296/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.549      22.974                          
 clock uncertainty                                      -0.150      22.824                          

 Recovery time                                           0.000      22.824                          

 Data required time                                                 22.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.824                          
 Data arrival time                                                  13.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.940                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : clk_720p60Hz
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.952
  Launch Clock Delay      :  9.557
  Clock Pessimism Removal :  0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.287       9.844 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      1.982      11.826         sync_vg_100m     
 CLMA_190_240/RSCO                 td                    0.147      11.973 f       udp_wr_mem_inst/mem[39]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.973         ntR687           
 CLMA_190_244/RSCO                 td                    0.147      12.120 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000      12.120         ntR686           
 CLMA_190_248/RSCO                 td                    0.147      12.267 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[40]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.267         ntR685           
 CLMA_190_252/RSCO                 td                    0.147      12.414 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000      12.414         ntR684           
 CLMA_190_256/RSCO                 td                    0.147      12.561 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac_t[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000      12.561         ntR683           
 CLMA_190_260/RSCO                 td                    0.147      12.708 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.708         ntR682           
 CLMA_190_264/RSCO                 td                    0.147      12.855 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[22]/opit_0/RSOUT
                                   net (fanout=4)        0.000      12.855         ntR681           
 CLMA_190_268/RSCO                 td                    0.147      13.002 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.002         ntR680           
 CLMA_190_272/RSCO                 td                    0.147      13.149 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.149         ntR679           
 CLMA_190_276/RSCO                 td                    0.147      13.296 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[23]/opit_0/RSOUT
                                   net (fanout=4)        0.000      13.296         ntR678           
 CLMA_190_280/RSCO                 td                    0.147      13.443 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[27][1]/opit_0/RSOUT
                                   net (fanout=4)        0.000      13.443         ntR677           
 CLMA_190_284/RSCO                 td                    0.147      13.590 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.590         ntR676           
 CLMA_190_288/RSCO                 td                    0.147      13.737 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[29]/opit_0/RSOUT
                                   net (fanout=1)        0.000      13.737         ntR675           
 CLMA_190_292/RSCO                 td                    0.147      13.884 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[25][1]/opit_0/RSOUT
                                   net (fanout=6)        0.000      13.884         ntR674           
 CLMA_190_296/RSCI                                                         f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                  13.884         Logic Levels: 14 
                                                                                   Logic: 2.345ns(54.195%), Route: 1.982ns(45.805%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.808      15.355 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.355         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      15.403 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      16.161         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100      16.261 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.320         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      17.320 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786      19.106         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096      19.202 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      20.773         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      20.773 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652      22.425         ntclkbufg_2      
 CLMA_190_296/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                         0.549      22.974                          
 clock uncertainty                                      -0.150      22.824                          

 Recovery time                                           0.000      22.824                          

 Data required time                                                 22.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.824                          
 Data arrival time                                                  13.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.940                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.557
  Launch Clock Delay      :  8.952
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652       8.952         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.222       9.174 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      0.796       9.970         sync_vg_100m     
 DRM_178_272/RSTB[0]                                                       f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.970         Logic Levels: 0  
                                                                                   Logic: 0.222ns(21.807%), Route: 0.796ns(78.193%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 DRM_178_272/CLKB[0]                                                       r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.549       9.008                          
 clock uncertainty                                       0.000       9.008                          

 Removal time                                           -0.022       8.986                          

 Data required time                                                  8.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.986                          
 Data arrival time                                                   9.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.984                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.557
  Launch Clock Delay      :  8.952
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652       8.952         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.226       9.178 r       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      0.801       9.979         sync_vg_100m     
 CLMA_182_281/RSCO                 td                    0.105      10.084 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.084         ntR691           
 CLMA_182_285/RSCO                 td                    0.105      10.189 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.189         ntR690           
 CLMA_182_289/RSCO                 td                    0.105      10.294 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000      10.294         ntR689           
 CLMA_182_293/RSCI                                                         r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.294         Logic Levels: 3  
                                                                                   Logic: 0.541ns(40.313%), Route: 0.801ns(59.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_182_293/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.008                          
 clock uncertainty                                       0.000       9.008                          

 Removal time                                            0.000       9.008                          

 Data required time                                                  9.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.008                          
 Data arrival time                                                  10.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.286                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.557
  Launch Clock Delay      :  8.952
  Clock Pessimism Removal :  -0.549

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT0               td                    0.100       2.788 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.847         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       3.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.786       5.633         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.096       5.729 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571       7.300         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.300 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.652       8.952         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.226       9.178 r       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      0.801       9.979         sync_vg_100m     
 CLMA_182_281/RSCO                 td                    0.105      10.084 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.084         ntR691           
 CLMA_182_285/RSCO                 td                    0.105      10.189 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.189         ntR690           
 CLMA_182_289/RSCO                 td                    0.105      10.294 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000      10.294         ntR689           
 CLMA_182_293/RSCI                                                         r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.294         Logic Levels: 3  
                                                                                   Logic: 0.541ns(40.313%), Route: 0.801ns(59.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT0               td                    0.107       3.210 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       4.288         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       4.288 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.861       6.149         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.101       6.250 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599       7.849         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       7.849 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.708       9.557         ntclkbufg_2      
 CLMA_182_293/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.549       9.008                          
 clock uncertainty                                       0.000       9.008                          

 Removal time                                            0.000       9.008                          

 Data required time                                                  9.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.008                          
 Data arrival time                                                  10.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdel_rvalid/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      1.497      13.180         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_148/RSCO                  td                    0.147      13.327 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.327         ntR882           
 CLMA_34_152/RSCO                  td                    0.147      13.474 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.474         ntR881           
 CLMA_34_156/RSCO                  td                    0.147      13.621 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.621         ntR880           
 CLMA_34_160/RSCO                  td                    0.147      13.768 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.768         ntR879           
 CLMA_34_164/RSCO                  td                    0.147      13.915 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.915         ntR878           
 CLMA_34_168/RSCO                  td                    0.147      14.062 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.062         ntR877           
 CLMA_34_172/RSCO                  td                    0.147      14.209 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.209         ntR876           
 CLMA_34_176/RSCO                  td                    0.147      14.356 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.356         ntR875           
 CLMA_34_180/RSCO                  td                    0.147      14.503 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.503         ntR874           
 CLMA_34_184/RSCO                  td                    0.147      14.650 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.650         ntR873           
 CLMA_34_192/RSCO                  td                    0.147      14.797 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.797         ntR872           
 CLMA_34_196/RSCO                  td                    0.147      14.944 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.944         ntR871           
 CLMA_34_200/RSCO                  td                    0.147      15.091 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000      15.091         ntR870           
 CLMA_34_204/RSCO                  td                    0.147      15.238 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.238         ntR869           
 CLMA_34_208/RSCO                  td                    0.147      15.385 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[238]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.385         ntR868           
 CLMA_34_212/RSCO                  td                    0.147      15.532 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[86]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.532         ntR867           
 CLMA_34_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdel_rvalid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.532         Logic Levels: 16 
                                                                                   Logic: 2.641ns(63.823%), Route: 1.497ns(36.177%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      20.665         ntclkbufg_0      
 CLMA_34_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdel_rvalid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Recovery time                                           0.000      21.208                          

 Data required time                                                 21.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.208                          
 Data arrival time                                                  15.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      1.497      13.180         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_148/RSCO                  td                    0.147      13.327 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.327         ntR882           
 CLMA_34_152/RSCO                  td                    0.147      13.474 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.474         ntR881           
 CLMA_34_156/RSCO                  td                    0.147      13.621 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.621         ntR880           
 CLMA_34_160/RSCO                  td                    0.147      13.768 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.768         ntR879           
 CLMA_34_164/RSCO                  td                    0.147      13.915 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.915         ntR878           
 CLMA_34_168/RSCO                  td                    0.147      14.062 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.062         ntR877           
 CLMA_34_172/RSCO                  td                    0.147      14.209 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.209         ntR876           
 CLMA_34_176/RSCO                  td                    0.147      14.356 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.356         ntR875           
 CLMA_34_180/RSCO                  td                    0.147      14.503 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.503         ntR874           
 CLMA_34_184/RSCO                  td                    0.147      14.650 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.650         ntR873           
 CLMA_34_192/RSCO                  td                    0.147      14.797 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.797         ntR872           
 CLMA_34_196/RSCO                  td                    0.147      14.944 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.944         ntR871           
 CLMA_34_200/RSCO                  td                    0.147      15.091 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000      15.091         ntR870           
 CLMA_34_204/RSCO                  td                    0.147      15.238 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.238         ntR869           
 CLMA_34_208/RSCO                  td                    0.147      15.385 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[238]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.385         ntR868           
 CLMA_34_212/RSCO                  td                    0.147      15.532 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[86]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.532         ntR867           
 CLMA_34_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RS

 Data arrival time                                                  15.532         Logic Levels: 16 
                                                                                   Logic: 2.641ns(63.823%), Route: 1.497ns(36.177%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      20.665         ntclkbufg_0      
 CLMA_34_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Recovery time                                           0.000      21.208                          

 Data required time                                                 21.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.208                          
 Data arrival time                                                  15.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[116]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.665
  Launch Clock Delay      :  11.394
  Clock Pessimism Removal :  0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      1.497      13.180         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_148/RSCO                  td                    0.147      13.327 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.327         ntR882           
 CLMA_34_152/RSCO                  td                    0.147      13.474 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.474         ntR881           
 CLMA_34_156/RSCO                  td                    0.147      13.621 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.621         ntR880           
 CLMA_34_160/RSCO                  td                    0.147      13.768 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.768         ntR879           
 CLMA_34_164/RSCO                  td                    0.147      13.915 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.915         ntR878           
 CLMA_34_168/RSCO                  td                    0.147      14.062 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.062         ntR877           
 CLMA_34_172/RSCO                  td                    0.147      14.209 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.209         ntR876           
 CLMA_34_176/RSCO                  td                    0.147      14.356 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.356         ntR875           
 CLMA_34_180/RSCO                  td                    0.147      14.503 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.503         ntR874           
 CLMA_34_184/RSCO                  td                    0.147      14.650 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.650         ntR873           
 CLMA_34_192/RSCO                  td                    0.147      14.797 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.797         ntR872           
 CLMA_34_196/RSCO                  td                    0.147      14.944 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.944         ntR871           
 CLMA_34_200/RSCO                  td                    0.147      15.091 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000      15.091         ntR870           
 CLMA_34_204/RSCO                  td                    0.147      15.238 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.238         ntR869           
 CLMA_34_208/RSCO                  td                    0.147      15.385 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[238]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.385         ntR868           
 CLMA_34_212/RSCO                  td                    0.147      15.532 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[86]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.532         ntR867           
 CLMA_34_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[116]/opit_0_inv/RS

 Data arrival time                                                  15.532         Logic Levels: 16 
                                                                                   Logic: 2.641ns(63.823%), Route: 1.497ns(36.177%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808      11.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      11.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758      12.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096      12.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      13.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      13.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665      15.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      19.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      19.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      20.665         ntclkbufg_0      
 CLMA_34_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[116]/opit_0_inv/CLK
 clock pessimism                                         0.693      21.358                          
 clock uncertainty                                      -0.150      21.208                          

 Recovery time                                           0.000      21.208                          

 Data required time                                                 21.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.208                          
 Data arrival time                                                  15.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.346      11.233         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_192/RSCO                  td                    0.105      11.338 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.338         ntR984           
 CLMA_38_196/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.338         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.588%), Route: 0.346ns(51.412%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_38_196/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                            0.000      10.701                          

 Data required time                                                 10.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.701                          
 Data arrival time                                                  11.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.346      11.233         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_192/RSCO                  td                    0.105      11.338 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.338         ntR984           
 CLMA_38_196/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.338         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.588%), Route: 0.346ns(51.412%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_38_196/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                            0.000      10.701                          

 Data required time                                                 10.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.701                          
 Data arrival time                                                  11.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.394
  Launch Clock Delay      :  10.665
  Clock Pessimism Removal :  -0.693

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.808       1.882 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.882         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.930 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.758       2.688         _N69             
 PLL_158_55/CLK_OUT1               td                    0.096       2.784 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.843         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       3.843 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.665       5.508         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.631 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.733         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.982 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.982         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.982 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       9.134         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.531      10.665         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.222      10.887 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.346      11.233         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_192/RSCO                  td                    0.105      11.338 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.338         ntR984           
 CLMA_38_196/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.338         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.588%), Route: 0.346ns(51.412%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_38_196/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.693      10.701                          
 clock uncertainty                                       0.000      10.701                          

 Removal time                                            0.000      10.701                          

 Data required time                                                 10.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.701                          
 Data arrival time                                                  11.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    2.166       2.240 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.240         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       2.316 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.787       3.103         _N69             
 PLL_158_55/CLK_OUT1               td                    0.101       3.204 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       4.282         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       4.282 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.738       6.020         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       6.149 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       7.270         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.618 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.618         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.618 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.809         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       9.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     1.585      11.394         ntclkbufg_0      
 CLMA_46_156/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK

 CLMA_46_156/Q0                    tco                   0.289      11.683 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/Q
                                   net (fanout=1)        0.760      12.443         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/calib_rst
 CLMS_34_173/Y3                    td                    0.197      12.640 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.439      15.079         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.218 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.218         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.121 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.217         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.217         Logic Levels: 3  
                                                                                   Logic: 4.528ns(57.881%), Route: 3.295ns(42.119%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[0]/opit_0_L5Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.585      10.030         gmii_clk         
 CLMA_210_205/CLK                                                          r       param_manager_inst/index[0]/opit_0_L5Q_perm/CLK

 CLMA_210_205/Q0                   tco                   0.287      10.317 f       param_manager_inst/index[0]/opit_0_L5Q_perm/Q
                                   net (fanout=20)       3.794      14.111         nt_led[1]        
 IOL_19_374/DO                     td                    0.139      14.250 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      14.250         led_obuf[1]/ntO  
 IOBD_16_376/PAD                   td                    3.853      18.103 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.109      18.212         led[1]           
 B2                                                                        f       led[1] (port)    

 Data arrival time                                                  18.212         Logic Levels: 2  
                                                                                   Logic: 4.279ns(52.298%), Route: 3.903ns(47.702%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[1]/opit_0_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    3.812       5.846 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.585      10.030         gmii_clk         
 CLMA_210_205/CLK                                                          r       param_manager_inst/index[1]/opit_0_L5Q_perm/CLK

 CLMA_210_205/Q3                   tco                   0.286      10.316 f       param_manager_inst/index[1]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       3.663      13.979         nt_led[2]        
 IOL_19_373/DO                     td                    0.139      14.118 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      14.118         led_obuf[2]/ntO  
 IOBS_TB_17_376/PAD                td                    3.853      17.971 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.107      18.078         led[2]           
 A2                                                                        f       led[2] (port)    

 Data arrival time                                                  18.078         Logic Levels: 2  
                                                                                   Logic: 4.278ns(53.156%), Route: 3.770ns(46.844%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[0]    
 IOBD_72_376/DIN                   td                    1.047       1.118 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[1]    
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width   DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.052       5.950           0.898           High Pulse Width  DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.330       5.950           0.620           Low Pulse Width   CLMS_134_25/CLK         u_ov5640/cmos1_8_16bit/de_cnt/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.052       5.950           0.898           Low Pulse Width   DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.052       5.950           0.898           High Pulse Width  DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.330       5.950           0.620           High Pulse Width  CLMS_74_17/CLK          u_ov5640/cmos2_8_16bit/de_in0/opit_0/CLK
====================================================================================================

{hdmi_in_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.435       3.333           0.898           Low Pulse Width   DRM_82_128/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           High Pulse Width  DRM_82_128/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.435       3.333           0.898           Low Pulse Width   DRM_82_88/CLKA[0]       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{eth_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_311_374/CLK_SYS     udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           Low Pulse Width   APM_206_228/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 8.862       10.000          1.138           High Pulse Width  APM_206_228/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 8.862       10.000          1.138           High Pulse Width  APM_206_216/CLK         u_rotate_image/u_rotate_mult1/N2/gopapm/CLK
====================================================================================================

{clk_200m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.880       2.500           0.620           Low Pulse Width   CLMS_34_181/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 1.880       2.500           0.620           High Pulse Width  CLMS_34_181/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 1.880       2.500           0.620           High Pulse Width  CLMS_34_193/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width  CLMS_122_9/CLK          u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.380      20.000          0.620           Low Pulse Width   CLMS_122_9/CLK          u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_122_9/CLK          u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
====================================================================================================

{clk_10m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_234_316/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_316/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_316/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_1080p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.230       3.368           1.138           High Pulse Width  APM_206_28/CLK          u_zoom_image/mult_fra0/N2/gopapm/CLK
 2.230       3.368           1.138           Low Pulse Width   APM_206_28/CLK          u_zoom_image/mult_fra0/N2/gopapm/CLK
 2.230       3.368           1.138           High Pulse Width  APM_206_264/CLK         u_zoom_image/mult_fra0_0/N2/gopapm/CLK
====================================================================================================

{clk_720p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.598       6.736           1.138           High Pulse Width  APM_258_216/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
 5.598       6.736           1.138           High Pulse Width  APM_258_204/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N135/gopapm/CLK
 5.599       6.737           1.138           Low Pulse Width   APM_258_216/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
====================================================================================================

{clk_20k} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24999.102   25000.000       0.898           Low Pulse Width   DRM_142_4/CLKA[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.102   25000.000       0.898           High Pulse Width  DRM_142_4/CLKA[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.102   25000.000       0.898           Low Pulse Width   DRM_142_4/CLKB[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_38_101/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_38_101/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_42_101/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : u_ov5640/cmos1_href_d0/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB10                                                    0.000       1.000 f       cmos1_href (port)
                                   net (fanout=1)        0.063       1.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    0.918       1.981 f       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.981         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.097       2.078 f       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        6.241       8.319         nt_cmos1_href    
 CLMA_150_12/M1                                                            f       u_ov5640/cmos1_href_d0/opit_0/D

 Data arrival time                                                   8.319         Logic Levels: 2  
                                                                                   Logic: 1.015ns(13.868%), Route: 6.304ns(86.132%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_6      
 CLMA_150_12/CLK                                                           r       u_ov5640/cmos1_href_d0/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                             -0.068      14.754                          

 Data required time                                                 14.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.754                          
 Data arrival time                                                   8.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.435                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : u_ov5640/cmos1_d_d0[0]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 V11                                                     0.000       1.000 f       cmos1_data[0] (port)
                                   net (fanout=1)        0.053       1.053         cmos1_data[0]    
 IOBD_133_0/DIN                    td                    1.049       2.102 f       cmos1_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       2.102         cmos1_data_ibuf[0]/ntD
 IOL_135_6/RX_DATA_DD              td                    0.097       2.199 f       cmos1_data_ibuf[0]/opit_1/OUT
                                   net (fanout=1)        5.534       7.733         nt_cmos1_data[0] 
 CLMS_134_45/CD                                                            f       u_ov5640/cmos1_d_d0[0]/opit_0/D

 Data arrival time                                                   7.733         Logic Levels: 2  
                                                                                   Logic: 1.146ns(17.021%), Route: 5.587ns(82.979%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_6      
 CLMS_134_45/CLK                                                           r       u_ov5640/cmos1_d_d0[0]/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                              0.024      14.846                          

 Data required time                                                 14.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.846                          
 Data arrival time                                                   7.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.113                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[6] (port)
Endpoint    : u_ov5640/cmos1_d_d0[6]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AA10                                                    0.000       1.000 f       cmos1_data[6] (port)
                                   net (fanout=1)        0.080       1.080         cmos1_data[6]    
 IOBD_149_0/DIN                    td                    1.049       2.129 f       cmos1_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       2.129         cmos1_data_ibuf[6]/ntD
 IOL_151_6/RX_DATA_DD              td                    0.097       2.226 f       cmos1_data_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        5.291       7.517         nt_cmos1_data[6] 
 CLMS_150_41/M1                                                            f       u_ov5640/cmos1_d_d0[6]/opit_0/D

 Data arrival time                                                   7.517         Logic Levels: 2  
                                                                                   Logic: 1.146ns(17.585%), Route: 5.371ns(82.415%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      14.177         _N64             
 USCM_84_112/CLK_USCM              td                    0.000      14.177 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.072         ntclkbufg_6      
 CLMS_150_41/CLK                                                           r       u_ov5640/cmos1_d_d0[6]/opit_0/CLK
 clock pessimism                                         0.000      15.072                          
 clock uncertainty                                      -0.250      14.822                          

 Setup time                                             -0.068      14.754                          

 Data required time                                                 14.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.754                          
 Data arrival time                                                   7.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_6      
 CLMA_138_56/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_138_56/Q1                    tco                   0.180       3.352 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.062       3.414         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/wr_addr [5]
 CLMA_138_57/C0                                                            f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.414         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_6      
 CLMA_138_57/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.077       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_6      
 CLMA_138_60/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_138_60/Q0                    tco                   0.179       3.351 f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.062       3.413         u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/wr_addr [8]
 CLMA_138_61/A0                                                            f       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_6      
 CLMA_138_61/CLK                                                           r       u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.078       3.309                          

 Data required time                                                  3.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.309                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos1_8_16bit/pdata_i2[4]/opit_0/CLK
Endpoint    : u_ov5640/cmos1_8_16bit/image_data0[12]/opit_0/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.277 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.172         ntclkbufg_6      
 CLMA_138_44/CLK                                                           r       u_ov5640/cmos1_8_16bit/pdata_i2[4]/opit_0/CLK

 CLMA_138_44/Y0                    tco                   0.228       3.400 f       u_ov5640/cmos1_8_16bit/pdata_i2[4]/opit_0/Q
                                   net (fanout=1)        0.135       3.535         u_ov5640/cmos1_8_16bit/pdata_i2 [4]
 CLMA_138_45/AD                                                            f       u_ov5640/cmos1_8_16bit/image_data0[12]/opit_0/D

 Data arrival time                                                   3.535         Logic Levels: 0  
                                                                                   Logic: 0.228ns(62.810%), Route: 0.135ns(37.190%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N64             
 USCM_84_112/CLK_USCM              td                    0.000       2.450 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.375         ntclkbufg_6      
 CLMA_138_45/CLK                                                           r       u_ov5640/cmos1_8_16bit/image_data0[12]/opit_0/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                               0.040       3.427                          

 Data required time                                                  3.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.427                          
 Data arrival time                                                   3.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[6] (port)
Endpoint    : u_ov5640/cmos2_d_d0[6]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.511  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 Y9                                                      0.000       1.000 f       cmos2_data[6] (port)
                                   net (fanout=1)        0.078       1.078         cmos2_data[6]    
 IOBD_129_0/DIN                    td                    1.049       2.127 f       cmos2_data_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       2.127         cmos2_data_ibuf[6]/ntD
 IOL_131_6/RX_DATA_DD              td                    0.097       2.224 f       cmos2_data_ibuf[6]/opit_1/OUT
                                   net (fanout=1)        7.000       9.224         nt_cmos2_data[6] 
 CLMA_138_8/M1                                                             f       u_ov5640/cmos2_d_d0[6]/opit_0/D

 Data arrival time                                                   9.224         Logic Levels: 2  
                                                                                   Logic: 1.146ns(13.935%), Route: 7.078ns(86.065%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      14.516         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      14.516 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.411         ntclkbufg_7      
 CLMA_138_8/CLK                                                            r       u_ov5640/cmos2_d_d0[6]/opit_0/CLK
 clock pessimism                                         0.000      15.411                          
 clock uncertainty                                      -0.250      15.161                          

 Setup time                                             -0.068      15.093                          

 Data required time                                                 15.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.093                          
 Data arrival time                                                   9.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.869                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_data[5] (port)
Endpoint    : u_ov5640/cmos2_d_d0[5]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.511  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB8                                                     0.000       1.000 f       cmos2_data[5] (port)
                                   net (fanout=1)        0.084       1.084         cmos2_data[5]    
 IOBS_TB_116_0/DIN                 td                    1.049       2.133 f       cmos2_data_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       2.133         cmos2_data_ibuf[5]/ntD
 IOL_119_5/RX_DATA_DD              td                    0.097       2.230 f       cmos2_data_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        1.068       3.298         nt_cmos2_data[5] 
 CLMS_198_49/Y6CD                  td                    0.103       3.401 f       CLKROUTE_0/Z     
                                   net (fanout=1)        5.822       9.223         ntR3940          
 CLMA_138_8/M0                                                             f       u_ov5640/cmos2_d_d0[5]/opit_0/D

 Data arrival time                                                   9.223         Logic Levels: 3  
                                                                                   Logic: 1.249ns(15.189%), Route: 6.974ns(84.811%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      14.516         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      14.516 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895      15.411         ntclkbufg_7      
 CLMA_138_8/CLK                                                            r       u_ov5640/cmos2_d_d0[5]/opit_0/CLK
 clock pessimism                                         0.000      15.411                          
 clock uncertainty                                      -0.250      15.161                          

 Setup time                                             -0.068      15.093                          

 Data required time                                                 15.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.093                          
 Data arrival time                                                   9.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.870                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href (port)
Endpoint    : u_ov5640/cmos2_href_d0/opit_0/D
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.550
  Launch Clock Delay      :  0.000
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 Input external delay                                    1.000       1.000 f                        

 AB5                                                     0.000       1.000 f       cmos2_href (port)
                                   net (fanout=1)        0.093       1.093         cmos2_href       
 IOBS_TB_32_0/DIN                  td                    0.918       2.011 f       cmos2_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.011         cmos2_href_ibuf/ntD
 IOL_35_5/RX_DATA_DD               td                    0.097       2.108 f       cmos2_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.521       2.629         nt_cmos2_href    
 CLMA_18_12/Y6AB                   td                    0.101       2.730 f       CLKROUTE_2/Z     
                                   net (fanout=1)        3.087       5.817         ntR3942          
 CLMA_18_80/Y6CD                   td                    0.103       5.920 f       CLKROUTE_1/Z     
                                   net (fanout=1)        3.317       9.237         ntR3941          
 CLMS_78_21/CD                                                             f       u_ov5640/cmos2_href_d0/opit_0/D

 Data arrival time                                                   9.237         Logic Levels: 4  
                                                                                   Logic: 1.219ns(14.799%), Route: 7.018ns(85.201%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      14.516         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000      14.516 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.934      15.450         ntclkbufg_7      
 CLMS_78_21/CLK                                                            r       u_ov5640/cmos2_href_d0/opit_0/CLK
 clock pessimism                                         0.000      15.450                          
 clock uncertainty                                      -0.250      15.200                          

 Setup time                                              0.024      15.224                          

 Data required time                                                 15.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.224                          
 Data arrival time                                                   9.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_href_d0/opit_0/CLK
Endpoint    : u_ov5640/cmos2_href_d1/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.887
  Launch Clock Delay      :  3.550
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.616 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.934       3.550         ntclkbufg_7      
 CLMS_78_21/CLK                                                            r       u_ov5640/cmos2_href_d0/opit_0/CLK

 CLMS_78_21/Y2                     tco                   0.236       3.786 r       u_ov5640/cmos2_href_d0/opit_0/Q
                                   net (fanout=1)        0.210       3.996         u_ov5640/cmos2_href_d0
 CLMS_74_17/M2                                                             r       u_ov5640/cmos2_href_d1/opit_0/D

 Data arrival time                                                   3.996         Logic Levels: 0  
                                                                                   Logic: 0.236ns(52.915%), Route: 0.210ns(47.085%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.935 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.952       3.887         ntclkbufg_7      
 CLMS_74_17/CLK                                                            r       u_ov5640/cmos2_href_d1/opit_0/CLK
 clock pessimism                                        -0.330       3.557                          
 clock uncertainty                                       0.200       3.757                          

 Hold time                                              -0.011       3.746                          

 Data required time                                                  3.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.746                          
 Data arrival time                                                   3.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_d_d0[4]/opit_0/CLK
Endpoint    : u_ov5640/cmos2_d_d1[4]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.860
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.616 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.511         ntclkbufg_7      
 CLMA_138_20/CLK                                                           r       u_ov5640/cmos2_d_d0[4]/opit_0/CLK

 CLMA_138_20/Y0                    tco                   0.236       3.747 r       u_ov5640/cmos2_d_d0[4]/opit_0/Q
                                   net (fanout=1)        0.211       3.958         u_ov5640/cmos2_d_d0 [4]
 CLMA_138_20/M2                                                            r       u_ov5640/cmos2_d_d1[4]/opit_0/D

 Data arrival time                                                   3.958         Logic Levels: 0  
                                                                                   Logic: 0.236ns(52.796%), Route: 0.211ns(47.204%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.935 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.860         ntclkbufg_7      
 CLMA_138_20/CLK                                                           r       u_ov5640/cmos2_d_d1[4]/opit_0/CLK
 clock pessimism                                        -0.348       3.512                          
 clock uncertainty                                       0.200       3.712                          

 Hold time                                              -0.011       3.701                          

 Data required time                                                  3.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.701                          
 Data arrival time                                                   3.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/cmos2_d_d1[3]/opit_0/CLK
Endpoint    : u_ov5640/cmos2_8_16bit/pdata_i0[3]/opit_0/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.860
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.616 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895       3.511         ntclkbufg_7      
 CLMA_126_25/CLK                                                           r       u_ov5640/cmos2_d_d1[3]/opit_0/CLK

 CLMA_126_25/Q1                    tco                   0.184       3.695 r       u_ov5640/cmos2_d_d1[3]/opit_0/Q
                                   net (fanout=1)        0.285       3.980         u_ov5640/cmos2_d_d1 [3]
 CLMA_130_32/M1                                                            r       u_ov5640/cmos2_8_16bit/pdata_i0[3]/opit_0/D

 Data arrival time                                                   3.980         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.232%), Route: 0.285ns(60.768%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cmos2_pclk    
 USCM_84_119/CLK_USCM              td                    0.000       2.935 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.860         ntclkbufg_7      
 CLMA_130_32/CLK                                                           r       u_ov5640/cmos2_8_16bit/pdata_i0[3]/opit_0/CLK
 clock pessimism                                        -0.330       3.530                          
 clock uncertainty                                       0.200       3.730                          

 Hold time                                              -0.011       3.719                          

 Data required time                                                  3.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.719                          
 Data arrival time                                                   3.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_5      
 CLMA_110_85/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q0                    tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.537       4.778         wr1_data_in_valid
                                   td                    0.222       5.000 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.000         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15959
 CLMA_90_101/COUT                  td                    0.044       5.044 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.044         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15961
                                   td                    0.044       5.088 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.088         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15963
 CLMA_90_105/Y3                    td                    0.365       5.453 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.355       5.808         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_94_112/Y3                    td                    0.151       5.959 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.366       6.325         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_90_100/COUT                  td                    0.391       6.716 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.716         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.co [6]
 CLMA_90_104/Y1                    td                    0.383       7.099 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.074       7.173         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N158
 CLMA_90_104/C4                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.173         Logic Levels: 5  
                                                                                   Logic: 1.821ns(57.755%), Route: 1.332ns(42.245%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895      10.390         ntclkbufg_5      
 CLMA_90_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.667                          
 clock uncertainty                                      -0.250      10.417                          

 Setup time                                             -0.094      10.323                          

 Data required time                                                 10.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.323                          
 Data arrival time                                                   7.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L2
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_5      
 CLMA_110_85/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q0                    tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.537       4.778         wr1_data_in_valid
                                   td                    0.222       5.000 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.000         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15959
 CLMA_90_101/COUT                  td                    0.044       5.044 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.044         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15961
                                   td                    0.044       5.088 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.088         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15963
 CLMA_90_105/Y2                    td                    0.209       5.297 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.452       5.749         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [6]
 CLMA_90_104/D2                                                            r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.749         Logic Levels: 2  
                                                                                   Logic: 0.740ns(42.799%), Route: 0.989ns(57.201%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895      10.390         ntclkbufg_5      
 CLMA_90_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.667                          
 clock uncertainty                                      -0.250      10.417                          

 Setup time                                             -0.283      10.134                          

 Data required time                                                 10.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.134                          
 Data arrival time                                                   5.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : hdmi_in_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.020
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_5      
 CLMA_110_85/CLK                                                           r       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/CLK

 CLMA_110_85/Q0                    tco                   0.221       4.241 f       u_hdmi_in_top/hdmi_data_valid0/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.537       4.778         wr1_data_in_valid
                                   td                    0.222       5.000 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.000         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15959
 CLMA_90_101/COUT                  td                    0.044       5.044 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.044         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15961
                                   td                    0.044       5.088 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.088         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15963
 CLMA_90_105/COUT                  td                    0.044       5.132 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.132         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15965
                                   td                    0.044       5.176 r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.176         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/_N15967
 CLMA_90_109/Y3                    td                    0.365       5.541 f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.259       5.800         u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_104/C1                                                            f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.800         Logic Levels: 3  
                                                                                   Logic: 0.984ns(55.281%), Route: 0.796ns(44.719%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         6.666       6.666 r                        
 AA12                                                    0.000       6.666 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       6.744         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       8.029 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.029         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       8.067 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.495         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       9.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895      10.390         ntclkbufg_5      
 CLMA_90_104/CLK                                                           r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      10.667                          
 clock uncertainty                                      -0.250      10.417                          

 Setup time                                             -0.190      10.227                          

 Data required time                                                 10.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.227                          
 Data arrival time                                                   5.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.295

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_5      
 CLMA_122_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_122_92/Q2                    tco                   0.180       3.904 f       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.963         u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt [2]
 CLMA_122_92/D0                                                            f       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.963         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_5      
 CLMA_122_92/CLK                                                           r       u_ddr_addr_ctr/u_wr1_addr_ctr/delay_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.295       3.725                          
 clock uncertainty                                       0.200       3.925                          

 Hold time                                              -0.065       3.860                          

 Data required time                                                  3.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.860                          
 Data arrival time                                                   3.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/r_in3[3]/opit_0/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_5      
 CLMS_94_89/CLK                                                            r       u_hdmi_in_top/r_in3[3]/opit_0/CLK

 CLMS_94_89/Q3                     tco                   0.178       3.902 f       u_hdmi_in_top/r_in3[3]/opit_0/Q
                                   net (fanout=1)        0.265       4.167         wr1_data_in[11]  
 DRM_82_88/DA0[3]                                                          f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   4.167         Logic Levels: 0  
                                                                                   Logic: 0.178ns(40.181%), Route: 0.265ns(59.819%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_5      
 DRM_82_88/CLKA[0]                                                         r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                               0.119       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_in_top/r_in3[5]/opit_0/CLK
Endpoint    : u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : hdmi_in_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.020
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.285       1.363 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.363         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       1.401 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.829         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       2.829 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.895       3.724         ntclkbufg_5      
 CLMA_90_92/CLK                                                            r       u_hdmi_in_top/r_in3[5]/opit_0/CLK

 CLMA_90_92/Q3                     tco                   0.178       3.902 f       u_hdmi_in_top/r_in3[5]/opit_0/Q
                                   net (fanout=1)        0.266       4.168         wr1_data_in[13]  
 DRM_82_88/DA0[5]                                                          f       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   4.168         Logic Levels: 0  
                                                                                   Logic: 0.178ns(40.090%), Route: 0.266ns(59.910%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_in_clk (rising edge)                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_in_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_in_clk      
 IOBD_161_0/DIN                    td                    1.504       1.582 r       hdmi_in_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.582         hdmi_in_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       1.640 r       hdmi_in_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       3.095         _N37             
 USCM_84_111/CLK_USCM              td                    0.000       3.095 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=167)      0.925       4.020         ntclkbufg_5      
 DRM_82_88/CLKA[0]                                                         r       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.277       3.743                          
 clock uncertainty                                       0.200       3.943                          

 Hold time                                               0.119       4.062                          

 Data required time                                                  4.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.062                          
 Data arrival time                                                   4.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.106                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[14]/opit_0/CE
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.037       6.846         gmii_clk         
 CLMA_194_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK

 CLMA_194_261/Q0                   tco                   0.221       7.067 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.560       7.627         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t [0]
 CLMA_182_241/Y1                   td                    0.224       7.851 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_39/gateop_perm/Z
                                   net (fanout=1)        0.458       8.309         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108159
 CLMA_190_252/Y3                   td                    0.151       8.460 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_59/gateop_perm/Z
                                   net (fanout=1)        0.367       8.827         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108179
 CLMA_190_240/Y2                   td                    0.150       8.977 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_63/gateop_perm/Z
                                   net (fanout=2)        0.645       9.622         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446
 CLMA_210_265/Y3                   td                    0.162       9.784 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N289_6/gateop_perm/Z
                                   net (fanout=6)        0.302      10.086         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108187
 CLMA_198_264/Y3                   td                    0.151      10.237 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/arp_rx_done/opit_0_L5Q_perm/Z
                                   net (fanout=187)      0.449      10.686         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N319
 CLMA_202_272/CECO                 td                    0.132      10.818 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[47]/opit_0/CEOUT
                                   net (fanout=1)        0.000      10.818         ntR2081          
 CLMA_202_276/CECO                 td                    0.132      10.950 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[42]/opit_0/CEOUT
                                   net (fanout=6)        0.000      10.950         ntR2080          
 CLMA_202_280/CECI                                                         f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[14]/opit_0/CE

 Data arrival time                                                  10.950         Logic Levels: 7  
                                                                                   Logic: 1.323ns(32.237%), Route: 2.781ns(67.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.005      13.760         gmii_clk         
 CLMA_202_280/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[14]/opit_0/CLK
 clock pessimism                                         1.067      14.827                          
 clock uncertainty                                      -0.250      14.577                          

 Setup time                                             -0.576      14.001                          

 Data required time                                                 14.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.001                          
 Data arrival time                                                  10.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.051                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[22]/opit_0/CE
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.037       6.846         gmii_clk         
 CLMA_194_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK

 CLMA_194_261/Q0                   tco                   0.221       7.067 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.560       7.627         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t [0]
 CLMA_182_241/Y1                   td                    0.224       7.851 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_39/gateop_perm/Z
                                   net (fanout=1)        0.458       8.309         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108159
 CLMA_190_252/Y3                   td                    0.151       8.460 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_59/gateop_perm/Z
                                   net (fanout=1)        0.367       8.827         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108179
 CLMA_190_240/Y2                   td                    0.150       8.977 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_63/gateop_perm/Z
                                   net (fanout=2)        0.645       9.622         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446
 CLMA_210_265/Y3                   td                    0.162       9.784 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N289_6/gateop_perm/Z
                                   net (fanout=6)        0.302      10.086         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108187
 CLMA_198_264/Y3                   td                    0.151      10.237 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/arp_rx_done/opit_0_L5Q_perm/Z
                                   net (fanout=187)      0.449      10.686         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N319
 CLMA_202_272/CECO                 td                    0.132      10.818 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[47]/opit_0/CEOUT
                                   net (fanout=1)        0.000      10.818         ntR2081          
 CLMA_202_276/CECO                 td                    0.132      10.950 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[42]/opit_0/CEOUT
                                   net (fanout=6)        0.000      10.950         ntR2080          
 CLMA_202_280/CECI                                                         f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[22]/opit_0/CE

 Data arrival time                                                  10.950         Logic Levels: 7  
                                                                                   Logic: 1.323ns(32.237%), Route: 2.781ns(67.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.005      13.760         gmii_clk         
 CLMA_202_280/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[22]/opit_0/CLK
 clock pessimism                                         1.067      14.827                          
 clock uncertainty                                      -0.250      14.577                          

 Setup time                                             -0.576      14.001                          

 Data required time                                                 14.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.001                          
 Data arrival time                                                  10.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.051                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[29]/opit_0/CE
Path Group  : eth_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.037       6.846         gmii_clk         
 CLMA_194_261/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/CLK

 CLMA_194_261/Q0                   tco                   0.221       7.067 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.560       7.627         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t [0]
 CLMA_182_241/Y1                   td                    0.224       7.851 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_39/gateop_perm/Z
                                   net (fanout=1)        0.458       8.309         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108159
 CLMA_190_252/Y3                   td                    0.151       8.460 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_59/gateop_perm/Z
                                   net (fanout=1)        0.367       8.827         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108179
 CLMA_190_240/Y2                   td                    0.150       8.977 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446_63/gateop_perm/Z
                                   net (fanout=2)        0.645       9.622         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N446
 CLMA_210_265/Y3                   td                    0.162       9.784 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N289_6/gateop_perm/Z
                                   net (fanout=6)        0.302      10.086         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/_N108187
 CLMA_198_264/Y3                   td                    0.151      10.237 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/arp_rx_done/opit_0_L5Q_perm/Z
                                   net (fanout=187)      0.449      10.686         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/N319
 CLMA_202_272/CECO                 td                    0.132      10.818 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[47]/opit_0/CEOUT
                                   net (fanout=1)        0.000      10.818         ntR2081          
 CLMA_202_276/CECO                 td                    0.132      10.950 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[42]/opit_0/CEOUT
                                   net (fanout=6)        0.000      10.950         ntR2080          
 CLMA_202_280/CECI                                                         f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[29]/opit_0/CE

 Data arrival time                                                  10.950         Logic Levels: 7  
                                                                                   Logic: 1.323ns(32.237%), Route: 2.781ns(67.763%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069      11.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000      12.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.005      13.760         gmii_clk         
 CLMA_202_280/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac[29]/opit_0/CLK
 clock pessimism                                         1.067      14.827                          
 clock uncertainty                                      -0.250      14.577                          

 Setup time                                             -0.576      14.001                          

 Data required time                                                 14.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.001                          
 Data arrival time                                                  10.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.051                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[30]/opit_0/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[24][6]/opit_0/D
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.005       5.760         gmii_clk         
 CLMA_194_288/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[30]/opit_0/CLK

 CLMA_194_288/Q0                   tco                   0.182       5.942 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[30]/opit_0/Q
                                   net (fanout=3)        0.146       6.088         udp_osd_inst/eth_udp_inst/des_ip [30]
 CLMA_198_288/AD                                                           r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[24][6]/opit_0/D

 Data arrival time                                                   6.088         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.488%), Route: 0.146ns(44.512%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.037       6.846         gmii_clk         
 CLMA_198_288/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[24][6]/opit_0/CLK
 clock pessimism                                        -1.067       5.779                          
 clock uncertainty                                       0.200       5.979                          

 Hold time                                               0.034       6.013                          

 Data required time                                                  6.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.013                          
 Data arrival time                                                   6.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.075                          
====================================================================================================

====================================================================================================

Startpoint  : udp_wr_mem_inst/mem[190]/opit_0/CLK
Endpoint    : param_manager_inst/param_modify_V/value[6]/opit_0_L5Q_perm/L0
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     0.895       5.650         gmii_clk         
 CLMS_222_217/CLK                                                          r       udp_wr_mem_inst/mem[190]/opit_0/CLK

 CLMS_222_217/Q1                   tco                   0.184       5.834 r       udp_wr_mem_inst/mem[190]/opit_0/Q
                                   net (fanout=1)        0.212       6.046         mem[190]         
 CLMA_230_212/C0                                                           r       param_manager_inst/param_modify_V/value[6]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.046         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.465%), Route: 0.212ns(53.535%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     0.925       6.734         gmii_clk         
 CLMA_230_212/CLK                                                          r       param_manager_inst/param_modify_V/value[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.200       5.869                          

 Hold time                                              -0.078       5.791                          

 Data required time                                                  5.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.791                          
 Data arrival time                                                   6.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[17]/opit_0_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[25]/opit_0_L5Q_perm/L1
Path Group  : eth_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.069       3.262 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.005       5.760         gmii_clk         
 CLMA_186_264/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[17]/opit_0_L5Q_perm/CLK

 CLMA_186_264/Q2                   tco                   0.183       5.943 r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[17]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.194       6.137         udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t [17]
 CLMS_186_265/A1                                                           r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[25]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.137         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.541%), Route: 0.194ns(51.459%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     1.037       6.846         gmii_clk         
 CLMS_186_265/CLK                                                          r       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.200       5.975                          

 Hold time                                              -0.093       5.882                          

 Data required time                                                  5.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.882                          
 Data arrival time                                                   6.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.448
  Launch Clock Delay      :  3.764
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.953       3.764         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_54_24/QB0[0]                  tco                   1.780       5.544 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        0.982       6.526         u_rotate_image/dout [0]
 CLMS_74_117/Y1                    td                    0.359       6.885 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.071       7.956         u_rotate_image/addr_fifo_rd_en
                                   td                    0.222       8.178 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.178         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16576
 CLMS_50_33/COUT                   td                    0.044       8.222 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.222         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16578
 CLMS_50_37/Y1                     td                    0.383       8.605 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.325       8.930         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [5]
 CLMA_58_29/Y1                     td                    0.360       9.290 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=3)        0.392       9.682         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_58_36/COUT                   td                    0.394      10.076 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.076         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_58_40/Y1                     td                    0.383      10.459 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.072      10.531         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N21
 CLMA_58_40/C4                                                             r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.531         Logic Levels: 6  
                                                                                   Logic: 3.925ns(58.002%), Route: 2.842ns(41.998%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.907      23.448         ntclkbufg_1      
 CLMA_58_40/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.281      23.729                          
 clock uncertainty                                      -0.150      23.579                          

 Setup time                                             -0.094      23.485                          

 Data required time                                                 23.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.485                          
 Data arrival time                                                  10.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.444
  Launch Clock Delay      :  3.764
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.953       3.764         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_54_24/QB0[0]                  tco                   1.780       5.544 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        0.982       6.526         u_rotate_image/dout [0]
 CLMS_74_117/Y1                    td                    0.359       6.885 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.071       7.956         u_rotate_image/addr_fifo_rd_en
                                   td                    0.222       8.178 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.178         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16576
 CLMS_50_33/COUT                   td                    0.044       8.222 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.222         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16578
 CLMS_50_37/Y1                     td                    0.383       8.605 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.325       8.930         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [5]
 CLMA_58_29/Y1                     td                    0.360       9.290 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=3)        0.257       9.547         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_62_32/COUT                   td                    0.394       9.941 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.941         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_62_36/CIN                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   9.941         Logic Levels: 5  
                                                                                   Logic: 3.542ns(57.342%), Route: 2.635ns(42.658%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.903      23.444         ntclkbufg_1      
 CLMA_62_36/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.281      23.725                          
 clock uncertainty                                      -0.150      23.575                          

 Setup time                                             -0.276      23.299                          

 Data required time                                                 23.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.299                          
 Data arrival time                                                   9.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/Cin
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.448
  Launch Clock Delay      :  3.764
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.953       3.764         ntclkbufg_1      
 DRM_54_24/CLKB[0]                                                         r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_54_24/QB0[0]                  tco                   1.780       5.544 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DOB[0]
                                   net (fanout=6)        0.982       6.526         u_rotate_image/dout [0]
 CLMS_74_117/Y1                    td                    0.359       6.885 f       u_rotate_image/addr_fifo_valid/opit_0_L5Q_perm/Z
                                   net (fanout=3)        1.071       7.956         u_rotate_image/addr_fifo_rd_en
                                   td                    0.222       8.178 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.178         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16576
 CLMS_50_33/COUT                   td                    0.044       8.222 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.222         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/_N16578
 CLMS_50_37/Y1                     td                    0.383       8.605 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.325       8.930         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N11 [5]
 CLMA_58_29/Y1                     td                    0.360       9.290 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=3)        0.364       9.654         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/rrptr [5]
                                   td                    0.250       9.904 f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.904         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N138_5.co [6]
 CLMA_58_37/COUT                   td                    0.044       9.948 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.948         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N138_5.co [8]
                                   td                    0.044       9.992 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.992         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/N138_5.co [10]
                                                                           r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.992         Logic Levels: 5  
                                                                                   Logic: 3.486ns(55.973%), Route: 2.742ns(44.027%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.907      23.448         ntclkbufg_1      
 CLMA_58_41/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.281      23.729                          
 clock uncertainty                                      -0.150      23.579                          

 Setup time                                             -0.128      23.451                          

 Data required time                                                 23.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.451                          
 Data arrival time                                                   9.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.436
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.895       3.436         ntclkbufg_1      
 CLMS_50_117/CLK                                                           r       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMS_50_117/Q0                    tco                   0.182       3.618 r       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.146       3.764         u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/wr_addr [8]
 DRM_54_108/ADA0[10]                                                       r       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[10]

 Data arrival time                                                   3.764         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.488%), Route: 0.146ns(44.512%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 DRM_54_108/CLKA[0]                                                        r       u_axi_ddr_top/u_low_araddr_fifo/U_ipml_fifo_low_araddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.281       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Hold time                                               0.166       3.621                          

 Data required time                                                  3.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.621                          
 Data arrival time                                                   3.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[2]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.760
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.930       3.471         ntclkbufg_1      
 CLMA_50_32/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_32/Q0                     tco                   0.182       3.653 r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.143       3.796         u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/wr_addr [0]
 DRM_54_24/ADA0[2]                                                         r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[2]

 Data arrival time                                                   3.796         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.000%), Route: 0.143ns(44.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.949       3.760         ntclkbufg_1      
 DRM_54_24/CLKA[0]                                                         r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.281       3.479                          
 clock uncertainty                                       0.000       3.479                          

 Hold time                                               0.144       3.623                          

 Data required time                                                  3.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.623                          
 Data arrival time                                                   3.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.005       3.546         ntclkbufg_1      
 CLMS_78_305/CLK                                                           r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_78_305/Q1                    tco                   0.184       3.730 r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.142       3.872         image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/wr_addr [1]
 DRM_82_292/ADA0[4]                                                        r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.872         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.442%), Route: 0.142ns(43.558%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.037       3.848         ntclkbufg_1      
 DRM_82_292/CLKA[0]                                                        r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.283       3.565                          
 clock uncertainty                                       0.000       3.565                          

 Hold time                                               0.127       3.692                          

 Data required time                                                  3.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.692                          
 Data arrival time                                                   3.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.223       3.955 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.214         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMS_94_197/Y0                    td                    0.376       4.590 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=2)        0.075       4.665         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107154
 CLMA_94_196/Y2                    td                    0.379       5.044 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=1)        0.067       5.111         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107157
 CLMA_94_196/Y3                    td                    0.222       5.333 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=11)       0.279       5.612         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_90_185/CECO                  td                    0.132       5.744 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.744         ntR1851          
 CLMA_90_193/CECO                  td                    0.132       5.876 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.876         ntR1850          
 CLMA_90_197/CECI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.876         Logic Levels: 5  
                                                                                   Logic: 1.464ns(68.284%), Route: 0.680ns(31.716%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.299       8.731                          
 clock uncertainty                                      -0.150       8.581                          

 Setup time                                             -0.576       8.005                          

 Data required time                                                  8.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.005                          
 Data arrival time                                                   5.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.223       3.955 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.214         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMS_94_197/Y0                    td                    0.376       4.590 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=2)        0.075       4.665         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107154
 CLMA_94_196/Y2                    td                    0.379       5.044 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=1)        0.067       5.111         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107157
 CLMA_94_196/Y3                    td                    0.222       5.333 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=11)       0.279       5.612         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_90_185/CECO                  td                    0.132       5.744 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.744         ntR1851          
 CLMA_90_193/CECO                  td                    0.132       5.876 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.876         ntR1850          
 CLMA_90_197/CECI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.876         Logic Levels: 5  
                                                                                   Logic: 1.464ns(68.284%), Route: 0.680ns(31.716%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.299       8.731                          
 clock uncertainty                                      -0.150       8.581                          

 Setup time                                             -0.576       8.005                          

 Data required time                                                  8.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.005                          
 Data arrival time                                                   5.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.223       3.955 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.214         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMS_94_197/Y0                    td                    0.376       4.590 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=2)        0.075       4.665         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107154
 CLMA_94_196/Y2                    td                    0.379       5.044 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=1)        0.067       5.111         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107157
 CLMA_94_196/Y3                    td                    0.222       5.333 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_3/gateop_perm/Z
                                   net (fanout=11)       0.279       5.612         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_90_185/CECO                  td                    0.132       5.744 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.744         ntR1851          
 CLMA_90_193/CECO                  td                    0.132       5.876 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.876         ntR1850          
 CLMA_90_197/CECI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.876         Logic Levels: 5  
                                                                                   Logic: 1.464ns(68.284%), Route: 0.680ns(31.716%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_90_197/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.299       8.731                          
 clock uncertainty                                      -0.150       8.581                          

 Setup time                                             -0.576       8.005                          

 Data required time                                                  8.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.005                          
 Data arrival time                                                   5.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/D
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       3.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_94_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK

 CLMS_94_193/Q0                    tco                   0.182       3.614 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/Q
                                   net (fanout=3)        0.064       3.678         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d [1]
 CLMA_94_192/M0                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/D

 Data arrival time                                                   3.678         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_94_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                        -0.285       3.447                          
 clock uncertainty                                       0.000       3.447                          

 Hold time                                              -0.011       3.436                          

 Data required time                                                  3.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.436                          
 Data arrival time                                                   3.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       3.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_38_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_185/Q3                    tco                   0.178       3.610 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.671         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [4]
 CLMS_38_185/D4                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.671         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_38_185/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.300       3.432                          
 clock uncertainty                                       0.000       3.432                          

 Hold time                                              -0.028       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   3.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       3.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_38_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_184/Q1                    tco                   0.180       3.612 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.673         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [2]
 CLMA_38_184/C4                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.673         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_38_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.299       3.433                          
 clock uncertainty                                       0.000       3.433                          

 Hold time                                              -0.028       3.405                          

 Data required time                                                  3.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.405                          
 Data arrival time                                                   3.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMS_118_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/CLK

 CLMS_118_17/Q1                    tco                   0.223       3.964 f       u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/Q
                                   net (fanout=2)        0.262       4.226         u_ov5640/coms2_reg_config/clock_20k_cnt [4]
 CLMA_122_16/Y3                    td                    0.358       4.584 f       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.365       4.949         u_ov5640/coms2_reg_config/_N9749
 CLMA_122_16/Y2                    td                    0.150       5.099 f       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.372       5.471         u_ov5640/coms2_reg_config/N8
                                   td                    0.368       5.839 f       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.839         u_ov5640/coms2_reg_config/_N16307
 CLMS_122_17/COUT                  td                    0.044       5.883 r       u_ov5640/coms2_reg_config/N11_2_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.883         u_ov5640/coms2_reg_config/_N16309
 CLMS_122_21/Y1                    td                    0.366       6.249 f       u_ov5640/coms2_reg_config/N11_2_9/gateop_A2/Y1
                                   net (fanout=1)        0.471       6.720         u_ov5640/coms2_reg_config/N1114 [10]
 CLMS_122_17/M3                                                            f       u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/D

 Data arrival time                                                   6.720         Logic Levels: 4  
                                                                                   Logic: 1.509ns(50.655%), Route: 1.470ns(49.345%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_8      
 CLMS_122_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[10]/opit_0_inv/CLK
 clock pessimism                                         0.281      43.722                          
 clock uncertainty                                      -0.150      43.572                          

 Setup time                                             -0.068      43.504                          

 Data required time                                                 43.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.504                          
 Data arrival time                                                   6.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[8]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMS_118_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/CLK

 CLMS_118_17/Q1                    tco                   0.223       3.964 f       u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/Q
                                   net (fanout=2)        0.262       4.226         u_ov5640/coms2_reg_config/clock_20k_cnt [4]
 CLMA_122_16/Y3                    td                    0.358       4.584 f       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.365       4.949         u_ov5640/coms2_reg_config/_N9749
 CLMA_122_16/Y2                    td                    0.150       5.099 f       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.372       5.471         u_ov5640/coms2_reg_config/N8
                                   td                    0.368       5.839 f       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.839         u_ov5640/coms2_reg_config/_N16307
 CLMS_122_17/Y3                    td                    0.365       6.204 f       u_ov5640/coms2_reg_config/N11_2_7/gateop_A2/Y1
                                   net (fanout=1)        0.488       6.692         u_ov5640/coms2_reg_config/N1114 [8]
 CLMS_122_17/M2                                                            f       u_ov5640/coms2_reg_config/clock_20k_cnt[8]/opit_0_inv/D

 Data arrival time                                                   6.692         Logic Levels: 3  
                                                                                   Logic: 1.464ns(49.610%), Route: 1.487ns(50.390%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_8      
 CLMS_122_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[8]/opit_0_inv/CLK
 clock pessimism                                         0.281      43.722                          
 clock uncertainty                                      -0.150      43.572                          

 Setup time                                             -0.068      43.504                          

 Data required time                                                 43.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.504                          
 Data arrival time                                                   6.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.812                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clock_20k_cnt[9]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMS_118_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/CLK

 CLMS_118_17/Q1                    tco                   0.223       3.964 f       u_ov5640/coms2_reg_config/clock_20k_cnt[4]/opit_0_inv/Q
                                   net (fanout=2)        0.262       4.226         u_ov5640/coms2_reg_config/clock_20k_cnt [4]
 CLMA_122_16/Y3                    td                    0.358       4.584 f       u_ov5640/coms2_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.365       4.949         u_ov5640/coms2_reg_config/_N9749
 CLMA_122_16/Y2                    td                    0.150       5.099 f       u_ov5640/coms2_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=13)       0.372       5.471         u_ov5640/coms2_reg_config/N8
                                   td                    0.368       5.839 f       u_ov5640/coms2_reg_config/N11_2_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.839         u_ov5640/coms2_reg_config/_N16307
 CLMS_122_17/COUT                  td                    0.044       5.883 r       u_ov5640/coms2_reg_config/N11_2_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.883         u_ov5640/coms2_reg_config/_N16309
 CLMS_122_21/Y0                    td                    0.206       6.089 f       u_ov5640/coms2_reg_config/N11_2_9/gateop_A2/Y0
                                   net (fanout=1)        0.471       6.560         u_ov5640/coms2_reg_config/N1114 [9]
 CLMS_122_17/M1                                                            f       u_ov5640/coms2_reg_config/clock_20k_cnt[9]/opit_0_inv/D

 Data arrival time                                                   6.560         Logic Levels: 4  
                                                                                   Logic: 1.349ns(47.854%), Route: 1.470ns(52.146%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.074      40.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      41.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      41.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      41.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083      41.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      42.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000      42.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895      43.441         ntclkbufg_8      
 CLMS_122_17/CLK                                                           r       u_ov5640/coms2_reg_config/clock_20k_cnt[9]/opit_0_inv/CLK
 clock pessimism                                         0.281      43.722                          
 clock uncertainty                                      -0.150      43.572                          

 Setup time                                             -0.068      43.504                          

 Data required time                                                 43.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.504                          
 Data arrival time                                                   6.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.944                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_8      
 CLMS_122_9/CLK                                                            r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMS_122_9/Q1                     tco                   0.184       3.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.194       3.819         u_ov5640/coms1_reg_config/clk_20k_regdiv
 CLMS_122_9/M0                                                             r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   3.819         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.677%), Route: 0.194ns(51.323%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMS_122_9/CLK                                                            r       u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.299       3.442                          
 clock uncertainty                                       0.000       3.442                          

 Hold time                                              -0.011       3.431                          

 Data required time                                                  3.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.431                          
 Data arrival time                                                   3.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/CLK
Endpoint    : u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_8      
 CLMA_122_12/CLK                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/CLK

 CLMA_122_12/Q1                    tco                   0.184       3.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        0.217       3.842         u_ov5640/coms2_reg_config/clk_20k_regdiv
 CLMA_122_12/M0                                                            r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/D

 Data arrival time                                                   3.842         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.885%), Route: 0.217ns(54.115%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMA_122_12/CLK                                                           r       u_ov5640/coms2_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
 clock pessimism                                        -0.299       3.442                          
 clock uncertainty                                       0.000       3.442                          

 Hold time                                              -0.011       3.431                          

 Data required time                                                  3.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.431                          
 Data arrival time                                                   3.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK
Endpoint    : u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/D
Path Group  : clk_25m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_8      
 CLMS_118_13/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK

 CLMS_118_13/Q0                    tco                   0.179       3.620 f       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/Q
                                   net (fanout=3)        0.061       3.681         u_ov5640/coms1_reg_config/clock_20k_cnt [1]
 CLMS_118_13/Y0                    td                    0.184       3.865 r       u_ov5640/coms1_reg_config/N11_2_1/gateop_A2/Y0
                                   net (fanout=1)        0.065       3.930         u_ov5640/coms1_reg_config/N1114 [1]
 CLMS_118_13/M0                                                            r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/D

 Data arrival time                                                   3.930         Logic Levels: 1  
                                                                                   Logic: 0.363ns(74.233%), Route: 0.126ns(25.767%)
----------------------------------------------------------------------------------------------------

 Clock clk_25m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMS_118_13/CLK                                                           r       u_ov5640/coms1_reg_config/clock_20k_cnt[1]/opit_0_inv/CLK
 clock pessimism                                        -0.300       3.441                          
 clock uncertainty                                       0.000       3.441                          

 Hold time                                              -0.011       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   3.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.849
  Clock Pessimism Removal :  0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.037       3.849         ntclkbufg_4      
 CLMS_218_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_329/Q2                   tco                   0.223       4.072 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.174       4.246         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_218_333/Y3                   td                    0.358       4.604 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.157       4.761         ms72xx_ctl/ms7200_ctl/_N96627
 CLMS_218_333/Y0                   td                    0.150       4.911 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.269       5.180         ms72xx_ctl/ms7200_ctl/_N96632
 CLMS_222_329/Y0                   td                    0.150       5.330 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.363       5.693         ms72xx_ctl/ms7200_ctl/N261
 CLMS_214_321/Y0                   td                    0.264       5.957 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.353       6.310         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_222_324/Y1                   td                    0.151       6.461 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.363       6.824         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_324/CECO                 td                    0.132       6.956 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.956         ntR1800          
 CLMA_230_328/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.956         Logic Levels: 6  
                                                                                   Logic: 1.428ns(45.961%), Route: 1.679ns(54.039%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.005     103.547         ntclkbufg_4      
 CLMA_230_328/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.283     103.830                          
 clock uncertainty                                      -0.150     103.680                          

 Setup time                                             -0.576     103.104                          

 Data required time                                                103.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.104                          
 Data arrival time                                                   6.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.148                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.849
  Clock Pessimism Removal :  0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.037       3.849         ntclkbufg_4      
 CLMS_218_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_329/Q2                   tco                   0.223       4.072 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.174       4.246         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_218_333/Y3                   td                    0.358       4.604 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.157       4.761         ms72xx_ctl/ms7200_ctl/_N96627
 CLMS_218_333/Y0                   td                    0.150       4.911 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.269       5.180         ms72xx_ctl/ms7200_ctl/_N96632
 CLMS_222_329/Y0                   td                    0.150       5.330 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.363       5.693         ms72xx_ctl/ms7200_ctl/N261
 CLMS_214_321/Y0                   td                    0.264       5.957 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.353       6.310         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_222_324/Y1                   td                    0.151       6.461 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.363       6.824         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_324/CECO                 td                    0.132       6.956 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.956         ntR1800          
 CLMA_230_328/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.956         Logic Levels: 6  
                                                                                   Logic: 1.428ns(45.961%), Route: 1.679ns(54.039%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.005     103.547         ntclkbufg_4      
 CLMA_230_328/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.283     103.830                          
 clock uncertainty                                      -0.150     103.680                          

 Setup time                                             -0.576     103.104                          

 Data required time                                                103.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.104                          
 Data arrival time                                                   6.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.148                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.849
  Clock Pessimism Removal :  0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.037       3.849         ntclkbufg_4      
 CLMS_218_329/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_329/Q2                   tco                   0.223       4.072 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.174       4.246         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_218_333/Y3                   td                    0.358       4.604 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.157       4.761         ms72xx_ctl/ms7200_ctl/_N96627
 CLMS_218_333/Y0                   td                    0.150       4.911 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.269       5.180         ms72xx_ctl/ms7200_ctl/_N96632
 CLMS_222_329/Y0                   td                    0.150       5.330 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.363       5.693         ms72xx_ctl/ms7200_ctl/N261
 CLMS_214_321/Y0                   td                    0.264       5.957 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.353       6.310         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_222_324/Y1                   td                    0.151       6.461 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=12)       0.363       6.824         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_324/CECO                 td                    0.132       6.956 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.956         ntR1800          
 CLMA_230_328/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.956         Logic Levels: 6  
                                                                                   Logic: 1.428ns(45.961%), Route: 1.679ns(54.039%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.005     103.547         ntclkbufg_4      
 CLMA_230_328/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.283     103.830                          
 clock uncertainty                                      -0.150     103.680                          

 Setup time                                             -0.576     103.104                          

 Data required time                                                103.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.104                          
 Data arrival time                                                   6.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.148                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/D
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.849
  Launch Clock Delay      :  3.547
  Clock Pessimism Removal :  -0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.005       3.547         ntclkbufg_4      
 CLMA_194_305/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK

 CLMA_194_305/Y2                   tco                   0.228       3.775 f       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.834         ms72xx_ctl/iic_dri_tx/receiv_data [5]
 CLMA_194_304/CD                                                           f       ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/D

 Data arrival time                                                   3.834         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.443%), Route: 0.059ns(20.557%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.037       3.849         ntclkbufg_4      
 CLMA_194_304/CLK                                                          r       ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/CLK
 clock pessimism                                        -0.287       3.562                          
 clock uncertainty                                       0.000       3.562                          

 Hold time                                               0.040       3.602                          

 Data required time                                                  3.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.602                          
 Data arrival time                                                   3.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[10]
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.849
  Launch Clock Delay      :  3.547
  Clock Pessimism Removal :  -0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.005       3.547         ntclkbufg_4      
 CLMA_230_325/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_325/Q1                   tco                   0.184       3.731 r       ms72xx_ctl/ms7200_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.197       3.928         ms72xx_ctl/ms7200_ctl/cmd_index [5]
 DRM_234_316/ADA0[10]                                                      r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[10]

 Data arrival time                                                   3.928         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.294%), Route: 0.197ns(51.706%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.037       3.849         ntclkbufg_4      
 DRM_234_316/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.283       3.566                          
 clock uncertainty                                       0.000       3.566                          

 Hold time                                               0.127       3.693                          

 Data required time                                                  3.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.693                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[12]
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.849
  Launch Clock Delay      :  3.547
  Clock Pessimism Removal :  -0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.005       3.547         ntclkbufg_4      
 CLMA_230_325/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[7]/opit_0_inv_A2Q21/CLK

 CLMA_230_325/Q3                   tco                   0.182       3.729 r       ms72xx_ctl/ms7200_ctl/cmd_index[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.199       3.928         ms72xx_ctl/ms7200_ctl/cmd_index [7]
 DRM_234_316/ADA0[12]                                                      r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[12]

 Data arrival time                                                   3.928         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.037       3.849         ntclkbufg_4      
 DRM_234_316/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.283       3.566                          
 clock uncertainty                                       0.000       3.566                          

 Hold time                                               0.127       3.693                          

 Data required time                                                  3.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.693                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1_0/N2/gopapm/X[3]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.520
  Launch Clock Delay      :  5.994
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.037       5.994         ntclkbufg_3      
 APM_206_264/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_264/P[34]                 tco                   0.822       6.816 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[10]
                                   net (fanout=3)        1.403       8.219         u_zoom_image/coe_mult_p1_0 [10]
 APM_206_140/X[3]                                                          f       u_zoom_image/mult_image_g1_0/N2/gopapm/X[3]

 Data arrival time                                                   8.219         Logic Levels: 0  
                                                                                   Logic: 0.822ns(36.944%), Route: 1.403ns(63.056%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      11.361         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      11.361 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895      12.256         ntclkbufg_3      
 APM_206_140/CLK                                                           r       u_zoom_image/mult_image_g1_0/N2/gopapm/CLK
 clock pessimism                                         0.332      12.588                          
 clock uncertainty                                      -0.150      12.438                          

 Setup time                                             -1.731      10.707                          

 Data required time                                                 10.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.707                          
 Data arrival time                                                   8.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra1_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g1_0/N2/gopapm/X[0]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.520
  Launch Clock Delay      :  5.994
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.037       5.994         ntclkbufg_3      
 APM_206_264/CLK                                                           r       u_zoom_image/mult_fra1_0/N2/gopapm/CLK

 APM_206_264/P[31]                 tco                   0.822       6.816 f       u_zoom_image/mult_fra1_0/N2/gopapm/P[7]
                                   net (fanout=3)        1.398       8.214         u_zoom_image/coe_mult_p1_0 [7]
 APM_206_140/X[0]                                                          f       u_zoom_image/mult_image_g1_0/N2/gopapm/X[0]

 Data arrival time                                                   8.214         Logic Levels: 0  
                                                                                   Logic: 0.822ns(37.027%), Route: 1.398ns(62.973%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      11.361         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      11.361 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895      12.256         ntclkbufg_3      
 APM_206_140/CLK                                                           r       u_zoom_image/mult_image_g1_0/N2/gopapm/CLK
 clock pessimism                                         0.332      12.588                          
 clock uncertainty                                      -0.150      12.438                          

 Setup time                                             -1.731      10.707                          

 Data required time                                                 10.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.707                          
 Data arrival time                                                   8.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/mult_fra0_0/N2/gopapm/CLK
Endpoint    : u_zoom_image/mult_image_g0_0/N2/gopapm/X[1]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.520
  Launch Clock Delay      :  5.994
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.037       5.994         ntclkbufg_3      
 APM_206_264/CLK                                                           r       u_zoom_image/mult_fra0_0/N2/gopapm/CLK

 APM_206_264/P[8]                  tco                   0.822       6.816 f       u_zoom_image/mult_fra0_0/N2/gopapm/P[8]
                                   net (fanout=3)        1.373       8.189         u_zoom_image/coe_mult_p0_0 [8]
 APM_206_128/X[1]                                                          f       u_zoom_image/mult_image_g0_0/N2/gopapm/X[1]

 Data arrival time                                                   8.189         Logic Levels: 0  
                                                                                   Logic: 0.822ns(37.449%), Route: 1.373ns(62.551%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      11.361         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      11.361 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895      12.256         ntclkbufg_3      
 APM_206_128/CLK                                                           r       u_zoom_image/mult_image_g0_0/N2/gopapm/CLK
 clock pessimism                                         0.332      12.588                          
 clock uncertainty                                      -0.150      12.438                          

 Setup time                                             -1.731      10.707                          

 Data required time                                                 10.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.707                          
 Data arrival time                                                   8.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       4.625         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.625 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895       5.520         ntclkbufg_3      
 CLMA_146_76/CLK                                                           r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_146_76/Q2                    tco                   0.183       5.703 r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.162       5.865         u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/wr_addr [2]
 DRM_142_68/ADA0[7]                                                        r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]

 Data arrival time                                                   5.865         Logic Levels: 0  
                                                                                   Logic: 0.183ns(53.043%), Route: 0.162ns(46.957%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 DRM_142_68/CLKA[0]                                                        r       u_ddr_addr_ctr/u_rd1_addr_ctr/u_rd1_ddr_addr_fifo1/U_ipml_fifo_rd1_ddr_addr_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.343       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Hold time                                               0.166       5.705                          

 Data required time                                                  5.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.705                          
 Data arrival time                                                   5.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/wr_addr1[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_zoom_image/zoom_ram1_0/U_ipml_sdpram_zoom_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       4.625         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.625 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895       5.520         ntclkbufg_3      
 CLMS_174_177/CLK                                                          r       u_zoom_image/wr_addr1[2]/opit_0_inv_A2Q21/CLK

 CLMS_174_177/Q1                   tco                   0.184       5.704 r       u_zoom_image/wr_addr1[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.144       5.848         u_zoom_image/wr_addr1 [2]
 DRM_178_168/ADA0[5]                                                       r       u_zoom_image/zoom_ram1_0/U_ipml_sdpram_zoom_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   5.848         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.098%), Route: 0.144ns(43.902%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 DRM_178_168/CLKA[0]                                                       r       u_zoom_image/zoom_ram1_0/U_ipml_sdpram_zoom_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.343       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Hold time                                               0.127       5.666                          

 Data required time                                                  5.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.666                          
 Data arrival time                                                   5.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_image/image_valid[2][1]/opit_0/CLK
Endpoint    : u_zoom_image/image_valid[3][1]/opit_0/D
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.361

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       4.625         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.625 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895       5.520         ntclkbufg_3      
 CLMA_210_153/CLK                                                          r       u_zoom_image/image_valid[2][1]/opit_0/CLK

 CLMA_210_153/Q3                   tco                   0.178       5.698 f       u_zoom_image/image_valid[2][1]/opit_0/Q
                                   net (fanout=1)        0.058       5.756         u_zoom_image/image_valid[2] [1]
 CLMA_210_153/AD                                                           f       u_zoom_image/image_valid[3][1]/opit_0/D

 Data arrival time                                                   5.756         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 CLMA_210_153/CLK                                                          r       u_zoom_image/image_valid[3][1]/opit_0/CLK
 clock pessimism                                        -0.361       5.521                          
 clock uncertainty                                       0.000       5.521                          

 Hold time                                               0.040       5.561                          

 Data required time                                                  5.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.561                          
 Data arrival time                                                   5.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/rd_cnt[5]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.626
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_214_292/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/rd_cnt[5]/opit_0_A2Q21/CLK

 CLMA_214_292/Q1                   tco                   0.223       6.213 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/rd_cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.352       6.565         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/rd_cnt [5]
 CLMA_218_284/Y1                   td                    0.244       6.809 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/N140_20/gateop_perm/Z
                                   net (fanout=1)        0.467       7.276         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/_N107752
 CLMA_214_280/Y1                   td                    0.360       7.636 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/N140_29/gateop_perm/Z
                                   net (fanout=3)        0.169       7.805         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/_N98274
 CLMA_214_284/Y1                   td                    0.151       7.956 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/N135_7/gateop_perm/Z
                                   net (fanout=15)       0.628       8.584         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/fifo_rd_data_en
                                   td                    0.365       8.949 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.949         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/_N13665
 CLMS_186_277/COUT                 td                    0.044       8.993 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.993         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/_N13667
 CLMS_186_281/Y1                   td                    0.383       9.376 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.282       9.658         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N84 [5]
 CLMA_186_292/Y2                   td                    0.379      10.037 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N85[5]/gateop_perm/Z
                                   net (fanout=1)        0.396      10.433         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_190_285/COUT                 td                    0.394      10.827 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.827         udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/N170.co [6]
 CLMS_190_289/CIN                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  10.827         Logic Levels: 7  
                                                                                   Logic: 2.543ns(52.574%), Route: 2.294ns(47.426%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005      19.099         ntclkbufg_2      
 CLMS_190_289/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.345      19.444                          
 clock uncertainty                                      -0.150      19.294                          

 Setup time                                             -0.276      19.018                          

 Data required time                                                 19.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.018                          
 Data arrival time                                                  10.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.626
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_246_256/CLK                                                          r       u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK

 CLMA_246_256/Q2                   tco                   0.223       6.213 f       u_sync_vg/pos_y[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.460       6.673         pos_y[7]         
 CLMS_242_257/COUT                 td                    0.397       7.070 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.070         udp_osd_inst/N29.co [6]
 CLMS_242_261/Y1                   td                    0.383       7.453 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=5)        0.285       7.738         udp_osd_inst/N29 
 CLMA_250_257/Y2                   td                    0.227       7.965 f       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.156       8.121         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_250_257/Y3                   td                    0.151       8.272 f       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.253       8.525         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_250_261/Y1                   td                    0.151       8.676 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=12)       0.417       9.093         udp_osd_inst/char_osd_inst/char_next
 CLMA_246_284/Y2                   td                    0.162       9.255 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N74/gateop_perm/Z
                                   net (fanout=1)        0.148       9.403         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N74
 CLMA_246_284/Y1                   td                    0.151       9.554 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/state_fsm[3:0]_62/gateop_perm/Z
                                   net (fanout=3)        0.255       9.809         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N97126
 CLMA_250_284/Y0                   td                    0.150       9.959 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.249      10.208         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_254_288/CECO                 td                    0.132      10.340 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      10.340         ntR2066          
 CLMA_254_292/CECI                                                         f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.340         Logic Levels: 9  
                                                                                   Logic: 2.127ns(48.897%), Route: 2.223ns(51.103%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005      19.099         ntclkbufg_2      
 CLMA_254_292/CLK                                                          r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.345      19.444                          
 clock uncertainty                                      -0.150      19.294                          

 Setup time                                             -0.576      18.718                          

 Data required time                                                 18.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.718                          
 Data arrival time                                                  10.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CE
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.626
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_246_256/CLK                                                          r       u_sync_vg/pos_y[8]/opit_0_A2Q21/CLK

 CLMA_246_256/Q2                   tco                   0.223       6.213 f       u_sync_vg/pos_y[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.460       6.673         pos_y[7]         
 CLMS_242_257/COUT                 td                    0.397       7.070 r       udp_osd_inst/N29.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.070         udp_osd_inst/N29.co [6]
 CLMS_242_261/Y1                   td                    0.383       7.453 r       udp_osd_inst/N29.eq_4/gateop_A2/Y1
                                   net (fanout=5)        0.285       7.738         udp_osd_inst/N29 
 CLMA_250_257/Y2                   td                    0.227       7.965 f       udp_osd_inst/N69_5/gateop_perm/Z
                                   net (fanout=2)        0.156       8.121         udp_osd_inst/char_osd_inst/pixels_shifter_inst/N64
 CLMA_250_257/Y3                   td                    0.151       8.272 f       udp_osd_inst/char_osd_inst/pixels_shifter_inst/N45/gateop_perm/Z
                                   net (fanout=2)        0.253       8.525         udp_osd_inst/char_osd_inst/row_pixels_ready
 CLMA_250_261/Y1                   td                    0.151       8.676 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/N42_2/gateop_perm/Z
                                   net (fanout=12)       0.417       9.093         udp_osd_inst/char_osd_inst/char_next
 CLMA_246_284/Y2                   td                    0.162       9.255 r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N74/gateop_perm/Z
                                   net (fanout=1)        0.148       9.403         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N74
 CLMA_246_284/Y1                   td                    0.151       9.554 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/state_fsm[3:0]_62/gateop_perm/Z
                                   net (fanout=3)        0.255       9.809         udp_osd_inst/char_osd_inst/char_buf_reader_inst/_N97126
 CLMA_250_284/Y0                   td                    0.150       9.959 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786/gateop_perm/Z
                                   net (fanout=1)        0.249      10.208         udp_osd_inst/char_osd_inst/char_buf_reader_inst/N786
 CLMA_254_288/CECO                 td                    0.132      10.340 f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=4)        0.000      10.340         ntR2066          
 CLMA_254_292/CECI                                                         f       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  10.340         Logic Levels: 9  
                                                                                   Logic: 2.127ns(48.897%), Route: 2.223ns(51.103%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005      19.099         ntclkbufg_2      
 CLMA_254_292/CLK                                                          r       udp_osd_inst/char_osd_inst/char_buf_reader_inst/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.345      19.444                          
 clock uncertainty                                      -0.150      19.294                          

 Setup time                                             -0.576      18.718                          

 Data required time                                                 18.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.718                          
 Data arrival time                                                  10.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.378                          
====================================================================================================

====================================================================================================

Startpoint  : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[2].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/CLK
Endpoint    : adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[3].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/L4
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.878
  Launch Clock Delay      :  5.516
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.895       5.516         ntclkbufg_2      
 CLMA_250_177/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[2].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/CLK

 CLMA_250_177/Q2                   tco                   0.180       5.696 f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[2].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       5.754         adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/dividend_t[13] [9]
 CLMA_250_176/A4                                                           f       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[3].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     0.925       5.878         ntclkbufg_2      
 CLMA_250_176/CLK                                                          r       adjust_color_wrapper_inst/adjust_color_inst/convert_rgb2hsv_inst/divider_inst_s/g_sqrt_stepx[3].u_divider_step/dividend_kp[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       5.531                          
 clock uncertainty                                       0.000       5.531                          

 Hold time                                              -0.029       5.502                          

 Data required time                                                  5.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.502                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/CLK
Endpoint    : udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/I04
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.626
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005       5.626         ntclkbufg_2      
 CLMA_230_280/CLK                                                          r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/CLK

 CLMA_230_280/Q1                   tco                   0.180       5.806 f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d[3]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.059       5.865         udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr_d [3]
 CLMA_230_281/C4                                                           f       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/I04

 Data arrival time                                                   5.865         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_230_281/CLK                                                          r       udp_osd_inst/char_osd_inst/char_pic_rom_inst/rom_addr[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.349       5.641                          
 clock uncertainty                                       0.000       5.641                          

 Hold time                                              -0.028       5.613                          

 Data required time                                                  5.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.613                          
 Data arrival time                                                   5.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_sync_vg/v_count[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sync_vg/pos_y[4]/opit_0_A2Q21/I04
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.626
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005       5.626         ntclkbufg_2      
 CLMS_246_253/CLK                                                          r       u_sync_vg/v_count[3]/opit_0_L5Q_perm/CLK

 CLMS_246_253/Q1                   tco                   0.180       5.806 f       u_sync_vg/v_count[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.064       5.870         u_sync_vg/v_count [3]
 CLMA_246_252/C4                                                           f       u_sync_vg/pos_y[4]/opit_0_A2Q21/I04

 Data arrival time                                                   5.870         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.770%), Route: 0.064ns(26.230%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_246_252/CLK                                                          r       u_sync_vg/pos_y[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.349       5.641                          
 clock uncertainty                                       0.000       5.641                          

 Hold time                                              -0.028       5.613                          

 Data required time                                                  5.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.613                          
 Data arrival time                                                   5.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.862
  Launch Clock Delay      :  6.370
  Clock Pessimism Removal :  0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.480       5.445         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.445 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.370         u_ov5640/coms1_reg_config/clock_20k
 DRM_142_4/CLKB[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_142_4/QB0[6]                  tco                   1.780       8.150 f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QB0[6]
                                   net (fanout=1)        0.343       8.493         u_ov5640/coms1_reg_config/i2c_data [22]
 CLMA_146_12/Y1                    td                    0.359       8.852 f       u_ov5640/coms1_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.369       9.221         u_ov5640/coms1_reg_config/u1/_N25311
 CLMA_138_16/Y0                    td                    0.162       9.383 r       u_ov5640/coms1_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.151       9.534         u_ov5640/coms1_reg_config/u1/_N25317
 CLMA_138_16/Y2                    td                    0.233       9.767 f       u_ov5640/coms1_reg_config/u1/N267_36/gateop/F
                                   net (fanout=1)        0.272      10.039         u_ov5640/coms1_reg_config/u1/_N25318
 CLMA_138_9/AD                                                             f       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  10.039         Logic Levels: 3  
                                                                                   Logic: 2.534ns(69.065%), Route: 1.135ns(30.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.184   50003.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.342   50004.967         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50004.967 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.862         u_ov5640/coms1_reg_config/clock_20k
 CLMA_138_9/CLK                                                            r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.489   50006.351                          
 clock uncertainty                                      -0.050   50006.301                          

 Setup time                                             -0.151   50006.150                          

 Data required time                                              50006.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.150                          
 Data arrival time                                                  10.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/L4
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.796
  Launch Clock Delay      :  6.335
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.398       5.363         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000       5.363 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.972       6.335         u_ov5640/coms2_reg_config/clock_20k
 DRM_82_4/CLKB[0]                                                          r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_82_4/QB0[5]                   tco                   1.780       8.115 f       u_ov5640/coms2_reg_config/reg_data/iGopDrm/QB0[5]
                                   net (fanout=1)        0.306       8.421         u_ov5640/coms2_reg_config/i2c_data [21]
 CLMS_78_9/Y1                      td                    0.359       8.780 f       u_ov5640/coms2_reg_config/u1/N267_29/gateop/F
                                   net (fanout=1)        0.391       9.171         u_ov5640/coms2_reg_config/u1/_N25853
 CLMA_90_12/Y2                     td                    0.162       9.333 r       u_ov5640/coms2_reg_config/u1/N267_35/gateop_perm/Z
                                   net (fanout=1)        0.151       9.484         u_ov5640/coms2_reg_config/u1/_N25859
 CLMA_90_12/Y6AB                   td                    0.200       9.684 r       u_ov5640/coms2_reg_config/u1/N267_37_muxf6/F
                                   net (fanout=1)        0.151       9.835         u_ov5640/coms2_reg_config/u1/N267
 CLMA_90_13/A4                                                             r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.835         Logic Levels: 3  
                                                                                   Logic: 2.501ns(71.457%), Route: 0.999ns(28.543%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.184   50003.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.276   50004.901         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000   50004.901 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.796         u_ov5640/coms2_reg_config/clock_20k
 CLMA_90_13/CLK                                                            r       u_ov5640/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.473   50006.269                          
 clock uncertainty                                      -0.050   50006.219                          

 Setup time                                             -0.093   50006.126                          

 Data required time                                              50006.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.126                          
 Data arrival time                                                   9.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
Endpoint    : u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk_20k
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.862
  Launch Clock Delay      :  6.370
  Clock Pessimism Removal :  0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.480       5.445         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.445 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.370         u_ov5640/coms1_reg_config/clock_20k
 DRM_142_4/CLKB[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]

 DRM_142_4/QA0[9]                  tco                   1.815       8.185 f       u_ov5640/coms1_reg_config/reg_data/iGopDrm/QA0[9]
                                   net (fanout=1)        0.410       8.595         u_ov5640/coms1_reg_config/i2c_data [8]
 CLMA_146_8/Y1                     td                    0.469       9.064 f       u_ov5640/coms1_reg_config/u1/N267_18_muxf7/F
                                   net (fanout=1)        0.378       9.442         u_ov5640/coms1_reg_config/u1/_N25300
 CLMA_138_9/A0                                                             f       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   9.442         Logic Levels: 1  
                                                                                   Logic: 2.284ns(74.349%), Route: 0.788ns(25.651%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                         50000.000   50000.000 r                        
 P20                                                     0.000   50000.000 r       clk (port)       
                                   net (fanout=1)        0.074   50000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285   50001.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   50001.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   50001.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463   50001.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083   50001.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603   50002.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000   50002.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895   50003.441         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.184   50003.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.342   50004.967         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000   50004.967 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895   50005.862         u_ov5640/coms1_reg_config/clock_20k
 CLMA_138_9/CLK                                                            r       u_ov5640/coms1_reg_config/u1/reg_sdat/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.489   50006.351                          
 clock uncertainty                                      -0.050   50006.301                          

 Setup time                                             -0.154   50006.147                          

 Data required time                                              50006.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                              50006.147                          
 Data arrival time                                                   9.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                     49996.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADA0[5]
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.370
  Launch Clock Delay      :  5.862
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.184       3.625 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.342       4.967         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       4.967 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.895       5.862         u_ov5640/coms1_reg_config/clock_20k
 CLMA_146_12/CLK                                                           r       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_12/Q0                    tco                   0.182       6.044 r       u_ov5640/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.237       6.281         u_ov5640/coms1_reg_config/reg_index [0]
 DRM_142_4/ADA0[5]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/ADA0[5]

 Data arrival time                                                   6.281         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.437%), Route: 0.237ns(56.563%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMS_122_9/Q1                     tco                   0.224       3.965 r       u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.480       5.445         u_ov5640/coms1_reg_config/clk_20k_regdiv
 USCM_84_120/CLK_USCM              td                    0.000       5.445 r       u_ov5640/coms1_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       6.370         u_ov5640/coms1_reg_config/clock_20k
 DRM_142_4/CLKA[0]                                                         r       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.489       5.881                          
 clock uncertainty                                       0.000       5.881                          

 Hold time                                               0.127       6.008                          

 Data required time                                                  6.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.008                          
 Data arrival time                                                   6.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADB0[8]
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.335
  Launch Clock Delay      :  5.826
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.184       3.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.276       4.901         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000       4.901 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.925       5.826         u_ov5640/coms2_reg_config/clock_20k
 CLMS_78_13/CLK                                                            r       u_ov5640/coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK

 CLMS_78_13/Q2                     tco                   0.183       6.009 r       u_ov5640/coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.199       6.208         u_ov5640/coms2_reg_config/reg_index [3]
 DRM_82_4/ADB0[8]                                                          r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADB0[8]

 Data arrival time                                                   6.208         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.906%), Route: 0.199ns(52.094%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.398       5.363         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000       5.363 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.972       6.335         u_ov5640/coms2_reg_config/clock_20k
 DRM_82_4/CLKB[0]                                                          r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKB[0]
 clock pessimism                                        -0.473       5.862                          
 clock uncertainty                                       0.000       5.862                          

 Hold time                                               0.061       5.923                          

 Data required time                                                  5.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.923                          
 Data arrival time                                                   6.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640/coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADA_CAS
Path Group  : clk_20k
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.331
  Launch Clock Delay      :  5.830
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT3               td                    0.083       1.943 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       2.546         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.546 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.895       3.441         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.184       3.625 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.276       4.901         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000       4.901 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.929       5.830         u_ov5640/coms2_reg_config/clock_20k
 CLMS_78_17/CLK                                                            r       u_ov5640/coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK

 CLMS_78_17/Q3                     tco                   0.182       6.012 r       u_ov5640/coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.204       6.216         u_ov5640/coms2_reg_config/reg_index [8]
 DRM_82_4/ADA_CAS                                                          r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/ADA_CAS

 Data arrival time                                                   6.216         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock clk_20k (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT3               td                    0.088       2.202 r       u_sys_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.816         clk_25m          
 USCM_84_114/CLK_USCM              td                    0.000       2.816 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=26)       0.925       3.741         ntclkbufg_8      
 CLMA_122_12/Q1                    tco                   0.224       3.965 r       u_ov5640/coms2_reg_config/clk_20k_regdiv/opit_0_inv/Q
                                   net (fanout=3)        1.398       5.363         u_ov5640/coms2_reg_config/clk_20k_regdiv
 USCM_84_121/CLK_USCM              td                    0.000       5.363 r       u_ov5640/coms2_reg_config/U_CLKBUFG_CLK_20K/gopclkbufg/CLKOUT
                                   net (fanout=19)       0.968       6.331         u_ov5640/coms2_reg_config/clock_20k
 DRM_82_4/CLKA[0]                                                          r       u_ov5640/coms2_reg_config/reg_data/iGopDrm/CLKA[0]
 clock pessimism                                        -0.473       5.858                          
 clock uncertainty                                       0.000       5.858                          

 Hold time                                               0.069       5.927                          

 Data required time                                                  5.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.927                          
 Data arrival time                                                   6.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMS_10_133/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_133/Q2                    tco                   0.224       7.325 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.420       7.745         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_18_149/Y1                    td                    0.224       7.969 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.257       8.226         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.594 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.594         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_18_145/Y3                    td                    0.365       8.959 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.432       9.391         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_145/Y1                    td                    0.244       9.635 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.261       9.896         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_50_144/COUT                  td                    0.391      10.287 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.287         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14534
 CLMA_50_148/Y0                    td                    0.206      10.493 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.169      10.662         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_46_149/Y0                    td                    0.226      10.888 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.458      11.346         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23975
 CLMA_62_164/Y2                    td                    0.379      11.725 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.254      11.979         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24148
 CLMA_58_161/C3                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.979         Logic Levels: 7  
                                                                                   Logic: 2.627ns(53.854%), Route: 2.251ns(46.146%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895      16.654         ntclkbufg_0      
 CLMA_58_161/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Setup time                                             -0.308      16.624                          

 Data required time                                                 16.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.624                          
 Data arrival time                                                  11.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMS_10_133/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_133/Q2                    tco                   0.224       7.325 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.420       7.745         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_18_149/Y1                    td                    0.224       7.969 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.257       8.226         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.594 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.594         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_18_145/Y3                    td                    0.365       8.959 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.432       9.391         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_145/Y1                    td                    0.244       9.635 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.261       9.896         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_50_144/COUT                  td                    0.391      10.287 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.287         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14534
 CLMA_50_148/Y0                    td                    0.206      10.493 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.169      10.662         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_46_149/Y0                    td                    0.226      10.888 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.519      11.407         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23975
 CLMA_66_156/Y2                    td                    0.381      11.788 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/gateop/F
                                   net (fanout=1)        0.173      11.961         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24146
 CLMA_66_152/B3                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.961         Logic Levels: 7  
                                                                                   Logic: 2.629ns(54.095%), Route: 2.231ns(45.905%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895      16.654         ntclkbufg_0      
 CLMA_66_152/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Setup time                                             -0.287      16.645                          

 Data required time                                                 16.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.645                          
 Data arrival time                                                  11.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMS_10_133/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_133/Q2                    tco                   0.224       7.325 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.420       7.745         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_18_149/Y1                    td                    0.224       7.969 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.257       8.226         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.594 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.594         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_18_145/Y3                    td                    0.365       8.959 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.432       9.391         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_145/Y1                    td                    0.244       9.635 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.261       9.896         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_50_144/COUT                  td                    0.391      10.287 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.287         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N14534
 CLMA_50_148/Y0                    td                    0.206      10.493 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.169      10.662         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_46_149/Y0                    td                    0.226      10.888 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.539      11.427         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N23975
 CLMA_62_160/Y1                    td                    0.244      11.671 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/gateop/F
                                   net (fanout=1)        0.259      11.930         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24150
 CLMA_58_161/A3                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.930         Logic Levels: 7  
                                                                                   Logic: 2.492ns(51.605%), Route: 2.337ns(48.395%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895      16.654         ntclkbufg_0      
 CLMA_58_161/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Setup time                                             -0.308      16.624                          

 Data required time                                                 16.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.624                          
 Data arrival time                                                  11.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.144
  Launch Clock Delay      :  6.677
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.918       6.677         ntclkbufg_0      
 CLMA_34_76/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_76/Q0                     tco                   0.179       6.856 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=44)       0.268       7.124         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_42_81/M0                                                             f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WADM0

 Data arrival time                                                   7.124         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.045%), Route: 0.268ns(59.955%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.968       7.144         ntclkbufg_0      
 CLMS_42_81/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/ram16x1d/WCLK
 clock pessimism                                        -0.428       6.716                          
 clock uncertainty                                       0.000       6.716                          

 Hold time                                               0.293       7.009                          

 Data required time                                                  7.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.009                          
 Data arrival time                                                   7.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.144
  Launch Clock Delay      :  6.677
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.918       6.677         ntclkbufg_0      
 CLMA_34_76/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_76/Q0                     tco                   0.179       6.856 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=44)       0.268       7.124         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_42_81/M0                                                             f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM0

 Data arrival time                                                   7.124         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.045%), Route: 0.268ns(59.955%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.968       7.144         ntclkbufg_0      
 CLMS_42_81/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WCLK
 clock pessimism                                        -0.428       6.716                          
 clock uncertainty                                       0.000       6.716                          

 Hold time                                               0.293       7.009                          

 Data required time                                                  7.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.009                          
 Data arrival time                                                   7.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.144
  Launch Clock Delay      :  6.677
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.918       6.677         ntclkbufg_0      
 CLMA_34_76/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_76/Q0                     tco                   0.179       6.856 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=44)       0.268       7.124         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_42_81/M0                                                             f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WADM0

 Data arrival time                                                   7.124         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.045%), Route: 0.268ns(59.955%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.968       7.144         ntclkbufg_0      
 CLMS_42_81/CLK                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WCLK
 clock pessimism                                        -0.428       6.716                          
 clock uncertainty                                       0.000       6.716                          

 Hold time                                               0.293       7.009                          

 Data required time                                                  7.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.009                          
 Data arrival time                                                   7.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       5.324 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.324         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.324         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       clk (port)       
                                   net (fanout=1)        0.074       2.574         clk              
 IOBS_LR_328_209/DIN               td                    1.285       3.859 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.859         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       3.897 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       4.360         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       4.434 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       5.037         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       5.037 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       6.018         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       6.107 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.776         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.976 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       7.019         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.394       7.413                          
 clock uncertainty                                      -0.150       7.263                          

 Setup time                                             -0.105       7.158                          

 Data required time                                                  7.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.158                          
 Data arrival time                                                   5.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.916
  Launch Clock Delay      :  4.513
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.513         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.852 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.852         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.852         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.916         u_axi_ddr_top/I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.394       4.522                          
 clock uncertainty                                       0.000       4.522                          

 Hold time                                              -0.053       4.469                          

 Data required time                                                  4.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.469                          
 Data arrival time                                                   4.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.448
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMS_158_237/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_158_237/Q0                   tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=589)      2.173       6.130         rd3_rst          
 CLMA_58_40/RS                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.130         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.231%), Route: 2.173ns(90.769%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.907      23.448         ntclkbufg_1      
 CLMA_58_40/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.270      23.718                          
 clock uncertainty                                      -0.150      23.568                          

 Recovery time                                          -0.476      23.092                          

 Data required time                                                 23.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.092                          
 Data arrival time                                                   6.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.456
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMS_158_237/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_158_237/Q0                   tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=589)      2.069       6.026         rd3_rst          
 CLMA_58_33/RS                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                   6.026         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.651%), Route: 2.069ns(90.349%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.915      23.456         ntclkbufg_1      
 CLMA_58_33/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.270      23.726                          
 clock uncertainty                                      -0.150      23.576                          

 Recovery time                                          -0.476      23.100                          

 Data required time                                                 23.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.100                          
 Data arrival time                                                   6.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk50m_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.456
  Launch Clock Delay      :  3.736
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.925       3.736         ntclkbufg_1      
 CLMS_158_237/CLK                                                          r       u_clk50m_rst/rst/opit_0_L5Q_perm/CLK

 CLMS_158_237/Q0                   tco                   0.221       3.957 f       u_clk50m_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=589)      2.069       6.026         rd3_rst          
 CLMA_58_33/RS                                                             f       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                   6.026         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.651%), Route: 2.069ns(90.349%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      21.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      21.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      21.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      21.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      22.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000      22.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     0.915      23.456         ntclkbufg_1      
 CLMA_58_33/CLK                                                            r       u_rotate_image/u_store_addr/U_ipml_fifo_store_addr/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.270      23.726                          
 clock uncertainty                                      -0.150      23.576                          

 Recovery time                                          -0.476      23.100                          

 Data required time                                                 23.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.100                          
 Data arrival time                                                   6.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.074                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.005       3.546         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_98_321/Q0                    tco                   0.182       3.728 r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.206       3.934         image_filiter_inst/multiline_buffer_inst/srst
 CLMS_102_325/RSCO                 td                    0.085       4.019 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.019         ntR19            
 CLMS_102_329/RSCI                                                         r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.019         Logic Levels: 1  
                                                                                   Logic: 0.267ns(56.448%), Route: 0.206ns(43.552%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.037       3.848         ntclkbufg_1      
 CLMS_102_329/CLK                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.283       3.565                          
 clock uncertainty                                       0.000       3.565                          

 Removal time                                            0.000       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                   4.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.005       3.546         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_98_321/Q0                    tco                   0.182       3.728 r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.206       3.934         image_filiter_inst/multiline_buffer_inst/srst
 CLMS_102_325/RSCO                 td                    0.085       4.019 r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.019         ntR19            
 CLMS_102_329/RSCI                                                         r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.019         Logic Levels: 1  
                                                                                   Logic: 0.267ns(56.448%), Route: 0.206ns(43.552%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.037       3.848         ntclkbufg_1      
 CLMS_102_329/CLK                                                          r       image_filiter_inst/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.283       3.565                          
 clock uncertainty                                       0.000       3.565                          

 Removal time                                            0.000       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                   4.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK
Endpoint    : image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.848
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.283

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.541 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.005       3.546         ntclkbufg_1      
 CLMS_98_321/CLK                                                           r       image_filiter_inst/multiline_buffer_inst/srst/opit_0/CLK

 CLMS_98_321/Q0                    tco                   0.179       3.725 f       image_filiter_inst/multiline_buffer_inst/srst/opit_0/Q
                                   net (fanout=40)       0.282       4.007         image_filiter_inst/multiline_buffer_inst/srst
 DRM_82_316/RSTB[0]                                                        f       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.007         Logic Levels: 0  
                                                                                   Logic: 0.179ns(38.829%), Route: 0.282ns(61.171%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2516)     1.037       3.848         ntclkbufg_1      
 DRM_82_316/CLKB[0]                                                        r       image_filiter_inst2/multiline_buffer_inst/g_fifo_connect[0].line_fifo/U_ipml_fifo_sync_fifo_2048x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.283       3.565                          
 clock uncertainty                                       0.000       3.565                          

 Removal time                                           -0.018       3.547                          

 Data required time                                                  3.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.547                          
 Data arrival time                                                   4.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.844
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.037       3.844         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_174_252/Q1                   tco                   0.223       4.067 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=687)      1.849       5.916         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMS_10_193/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   5.916         Logic Levels: 0  
                                                                                   Logic: 0.223ns(10.763%), Route: 1.849ns(89.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMS_10_193/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.270       8.702                          
 clock uncertainty                                      -0.150       8.552                          

 Recovery time                                          -0.476       8.076                          

 Data required time                                                  8.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.076                          
 Data arrival time                                                   5.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.844
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.037       3.844         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_174_252/Q1                   tco                   0.223       4.067 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=687)      1.608       5.675         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_30_184/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.675         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.179%), Route: 1.608ns(87.821%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_30_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.270       8.702                          
 clock uncertainty                                      -0.150       8.552                          

 Recovery time                                          -0.476       8.076                          

 Data required time                                                  8.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.076                          
 Data arrival time                                                   5.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS
Path Group  : clk_200m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.432
  Launch Clock Delay      :  3.844
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.037       3.844         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_174_252/Q1                   tco                   0.223       4.067 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=687)      1.608       5.675         u_axi_ddr_top/I_ipsxb_ddr_top/ddr_rstn
 CLMA_30_184/RS                                                            f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RS

 Data arrival time                                                   5.675         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.179%), Route: 1.608ns(87.821%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            5.000       5.000 r                        
 P20                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.074       5.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       6.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       6.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       6.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       6.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       7.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       7.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       8.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_30_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/CLK
 clock pessimism                                         0.270       8.702                          
 clock uncertainty                                      -0.150       8.552                          

 Recovery time                                          -0.476       8.076                          

 Data required time                                                  8.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.076                          
 Data arrival time                                                   5.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.844
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  -0.263

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        1.005       3.542         ntR3952          
 CLMS_174_253/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMS_174_253/Q0                   tco                   0.179       3.721 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.131       3.852         ddr_rst          
 CLMA_174_252/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   3.852         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.037       3.844         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                        -0.263       3.581                          
 clock uncertainty                                       0.000       3.581                          

 Removal time                                           -0.181       3.400                          

 Data required time                                                  3.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.400                          
 Data arrival time                                                   3.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.844
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  -0.263

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_153/CLK_USCM              td                    0.000       2.537 r       USCMROUTE_2/CLKOUT
                                   net (fanout=6)        1.005       3.542         ntR3952          
 CLMS_174_253/CLK                                                          r       u_ddr_rst/rst/opit_0_inv_L5Q_perm/CLK

 CLMS_174_253/Q0                   tco                   0.179       3.721 f       u_ddr_rst/rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.131       3.852         ddr_rst          
 CLMA_174_252/RS                                                           f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   3.852         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.037       3.844         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_174_252/CLK                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                        -0.263       3.581                          
 clock uncertainty                                       0.000       3.581                          

 Removal time                                           -0.181       3.400                          

 Data required time                                                  3.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.400                          
 Data arrival time                                                   3.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_200m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.432
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.895       3.432         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_58_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK

 CLMA_58_184/Q0                    tco                   0.182       3.614 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=22)       0.316       3.930         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_38_184/RS                                                            r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.930         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.546%), Route: 0.316ns(63.454%)
----------------------------------------------------------------------------------------------------

 Clock clk_200m (rising edge)                            0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.925       3.732         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 CLMA_38_184/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.281       3.451                          
 clock uncertainty                                       0.000       3.451                          

 Removal time                                           -0.187       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                   3.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.666                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.737
  Clock Pessimism Removal :  0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.925       3.737         ntclkbufg_4      
 CLMS_270_193/CLK                                                          r       rstn_out1/opit_0_inv/CLK

 CLMS_270_193/Q3                   tco                   0.220       3.957 f       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.853       4.810         nt_eth_rstn      
 CLMA_262_268/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.810         Logic Levels: 0  
                                                                                   Logic: 0.220ns(20.503%), Route: 0.853ns(79.497%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk (port)       
                                   net (fanout=1)        0.074     100.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285     101.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463     101.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079     101.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603     102.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000     102.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.005     103.547         ntclkbufg_4      
 CLMA_262_268/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.270     103.817                          
 clock uncertainty                                      -0.150     103.667                          

 Recovery time                                          -0.476     103.191                          

 Data required time                                                103.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.191                          
 Data arrival time                                                   4.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.381                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_out1/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : clk_10m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.849
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT4               td                    0.079       1.939 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       2.542         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.542 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      0.895       3.437         ntclkbufg_4      
 CLMS_270_193/CLK                                                          r       rstn_out1/opit_0_inv/CLK

 CLMS_270_193/Q3                   tco                   0.182       3.619 r       rstn_out1/opit_0_inv/Q
                                   net (fanout=3)        0.646       4.265         nt_eth_rstn      
 CLMA_262_268/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.265         Logic Levels: 0  
                                                                                   Logic: 0.182ns(21.981%), Route: 0.646ns(78.019%)
----------------------------------------------------------------------------------------------------

 Clock clk_10m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT4               td                    0.084       2.198 r       u_sys_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.812         clk_10m          
 USCM_84_110/CLK_USCM              td                    0.000       2.812 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=235)      1.037       3.849         ntclkbufg_4      
 CLMA_262_268/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.270       3.579                          
 clock uncertainty                                       0.000       3.579                          

 Removal time                                           -0.187       3.392                          

 Data required time                                                  3.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.392                          
 Data arrival time                                                   4.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.873                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.221       6.103 f       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      2.069       8.172         zoom_rst         
 DRM_306_252/RSTA[0]                                                       f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.172         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.651%), Route: 2.069ns(90.349%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      11.361         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      11.361 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.005      12.366         ntclkbufg_3      
 DRM_306_252/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.332      12.698                          
 clock uncertainty                                      -0.150      12.548                          

 Recovery time                                          -0.088      12.460                          

 Data required time                                                 12.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.460                          
 Data arrival time                                                   8.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.221       6.103 f       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      2.029       8.132         zoom_rst         
 DRM_306_292/RSTA[0]                                                       f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.132         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.822%), Route: 2.029ns(90.178%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      11.361         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      11.361 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.005      12.366         ntclkbufg_3      
 DRM_306_292/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.332      12.698                          
 clock uncertainty                                      -0.150      12.548                          

 Recovery time                                          -0.088      12.460                          

 Data required time                                                 12.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.460                          
 Data arrival time                                                   8.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.221       6.103 f       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      1.973       8.076         zoom_rst         
 DRM_306_272/RSTA[0]                                                       f       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.076         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.073%), Route: 1.973ns(89.927%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.285       8.095 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.095         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       8.133 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       8.596         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       8.674 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       9.277         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       9.277 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      10.368         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078      10.446 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      11.361         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000      11.361 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      1.005      12.366         ntclkbufg_3      
 DRM_306_272/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.332      12.698                          
 clock uncertainty                                      -0.150      12.548                          

 Recovery time                                          -0.088      12.460                          

 Data required time                                                 12.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.460                          
 Data arrival time                                                   8.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.384                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       4.625         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.625 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895       5.520         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.182       5.702 r       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      0.648       6.350         zoom_rst         
 DRM_234_128/RSTA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.350         Logic Levels: 0  
                                                                                   Logic: 0.182ns(21.928%), Route: 0.648ns(78.072%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 DRM_234_128/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.332       5.550                          
 clock uncertainty                                       0.000       5.550                          

 Removal time                                           -0.060       5.490                          

 Data required time                                                  5.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.490                          
 Data arrival time                                                   6.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.860                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       4.625         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.625 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895       5.520         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.182       5.702 r       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      0.689       6.391         zoom_rst         
 DRM_234_88/RSTA[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.391         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.896%), Route: 0.689ns(79.104%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 DRM_234_88/CLKA[0]                                                        r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.343       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Removal time                                           -0.060       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   6.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.912                          
====================================================================================================

====================================================================================================

Startpoint  : u_zoom_rst/rst/opit_0_L5Q_perm/CLK
Endpoint    : u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : clk_1080p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.882
  Launch Clock Delay      :  5.520
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.078       3.710 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       4.625         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.625 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.895       5.520         ntclkbufg_3      
 CLMA_170_124/CLK                                                          r       u_zoom_rst/rst/opit_0_L5Q_perm/CLK

 CLMA_170_124/Q0                   tco                   0.182       5.702 r       u_zoom_rst/rst/opit_0_L5Q_perm/Q
                                   net (fanout=114)      0.722       6.424         zoom_rst         
 DRM_234_108/RSTA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.424         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.133%), Route: 0.722ns(79.867%)
----------------------------------------------------------------------------------------------------

 Clock clk_1080p60Hz (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT0              td                    0.083       4.025 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       4.957         zoom_clk         
 USCM_84_118/CLK_USCM              td                    0.000       4.957 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=750)      0.925       5.882         ntclkbufg_3      
 DRM_234_108/CLKA[0]                                                       r       u_zoom_hdmi_fifo/U_ipml_fifo_zoom_hdmi_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.343       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Removal time                                           -0.060       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   6.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.945                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.626
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.221       6.211 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      1.365       7.576         sync_vg_100m     
 CLMA_190_240/RSCO                 td                    0.113       7.689 f       udp_wr_mem_inst/mem[39]/opit_0/RSOUT
                                   net (fanout=3)        0.000       7.689         ntR687           
 CLMA_190_244/RSCO                 td                    0.113       7.802 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.802         ntR686           
 CLMA_190_248/RSCO                 td                    0.113       7.915 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[40]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.915         ntR685           
 CLMA_190_252/RSCO                 td                    0.113       8.028 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.028         ntR684           
 CLMA_190_256/RSCO                 td                    0.113       8.141 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac_t[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       8.141         ntR683           
 CLMA_190_260/RSCO                 td                    0.113       8.254 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.254         ntR682           
 CLMA_190_264/RSCO                 td                    0.113       8.367 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[22]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.367         ntR681           
 CLMA_190_268/RSCO                 td                    0.113       8.480 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.480         ntR680           
 CLMA_190_272/RSCO                 td                    0.113       8.593 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.593         ntR679           
 CLMA_190_276/RSCO                 td                    0.113       8.706 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[23]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.706         ntR678           
 CLMA_190_280/RSCO                 td                    0.113       8.819 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[27][1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.819         ntR677           
 CLMA_190_284/RSCO                 td                    0.113       8.932 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.932         ntR676           
 CLMA_190_288/RSCO                 td                    0.113       9.045 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[29]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.045         ntR675           
 CLMA_190_292/RSCO                 td                    0.113       9.158 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[25][1]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.158         ntR674           
 CLMA_190_296/RSCI                                                         f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                   9.158         Logic Levels: 14 
                                                                                   Logic: 1.803ns(56.913%), Route: 1.365ns(43.087%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005      19.099         ntclkbufg_2      
 CLMA_190_296/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.332      19.431                          
 clock uncertainty                                      -0.150      19.281                          

 Recovery time                                           0.000      19.281                          

 Data required time                                                 19.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.281                          
 Data arrival time                                                   9.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.123                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.626
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.221       6.211 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      1.365       7.576         sync_vg_100m     
 CLMA_190_240/RSCO                 td                    0.113       7.689 f       udp_wr_mem_inst/mem[39]/opit_0/RSOUT
                                   net (fanout=3)        0.000       7.689         ntR687           
 CLMA_190_244/RSCO                 td                    0.113       7.802 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.802         ntR686           
 CLMA_190_248/RSCO                 td                    0.113       7.915 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[40]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.915         ntR685           
 CLMA_190_252/RSCO                 td                    0.113       8.028 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.028         ntR684           
 CLMA_190_256/RSCO                 td                    0.113       8.141 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac_t[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       8.141         ntR683           
 CLMA_190_260/RSCO                 td                    0.113       8.254 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.254         ntR682           
 CLMA_190_264/RSCO                 td                    0.113       8.367 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[22]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.367         ntR681           
 CLMA_190_268/RSCO                 td                    0.113       8.480 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.480         ntR680           
 CLMA_190_272/RSCO                 td                    0.113       8.593 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.593         ntR679           
 CLMA_190_276/RSCO                 td                    0.113       8.706 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[23]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.706         ntR678           
 CLMA_190_280/RSCO                 td                    0.113       8.819 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[27][1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.819         ntR677           
 CLMA_190_284/RSCO                 td                    0.113       8.932 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.932         ntR676           
 CLMA_190_288/RSCO                 td                    0.113       9.045 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[29]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.045         ntR675           
 CLMA_190_292/RSCO                 td                    0.113       9.158 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[25][1]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.158         ntR674           
 CLMA_190_296/RSCI                                                         f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                   9.158         Logic Levels: 14 
                                                                                   Logic: 1.803ns(56.913%), Route: 1.365ns(43.087%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005      19.099         ntclkbufg_2      
 CLMA_190_296/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.332      19.431                          
 clock uncertainty                                      -0.150      19.281                          

 Recovery time                                           0.000      19.281                          

 Data required time                                                 19.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.281                          
 Data arrival time                                                   9.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.123                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : clk_720p60Hz
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.626
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.221       6.211 f       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      1.365       7.576         sync_vg_100m     
 CLMA_190_240/RSCO                 td                    0.113       7.689 f       udp_wr_mem_inst/mem[39]/opit_0/RSOUT
                                   net (fanout=3)        0.000       7.689         ntR687           
 CLMA_190_244/RSCO                 td                    0.113       7.802 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[4]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.802         ntR686           
 CLMA_190_248/RSCO                 td                    0.113       7.915 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_mac_t[40]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.915         ntR685           
 CLMA_190_252/RSCO                 td                    0.113       8.028 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[7]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.028         ntR684           
 CLMA_190_256/RSCO                 td                    0.113       8.141 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_mac_t[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       8.141         ntR683           
 CLMA_190_260/RSCO                 td                    0.113       8.254 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.254         ntR682           
 CLMA_190_264/RSCO                 td                    0.113       8.367 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/des_ip_t[22]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.367         ntR681           
 CLMA_190_268/RSCO                 td                    0.113       8.480 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip_t[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.480         ntR680           
 CLMA_190_272/RSCO                 td                    0.113       8.593 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.593         ntR679           
 CLMA_190_276/RSCO                 td                    0.113       8.706 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[23]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.706         ntR678           
 CLMA_190_280/RSCO                 td                    0.113       8.819 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[27][1]/opit_0/RSOUT
                                   net (fanout=4)        0.000       8.819         ntR677           
 CLMA_190_284/RSCO                 td                    0.113       8.932 f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RSOUT
                                   net (fanout=6)        0.000       8.932         ntR676           
 CLMA_190_288/RSCO                 td                    0.113       9.045 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_rx/src_ip[29]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.045         ntR675           
 CLMA_190_292/RSCO                 td                    0.113       9.158 f       udp_osd_inst/eth_udp_inst/u_arp/u_arp_tx/arp_data[25][1]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.158         ntR674           
 CLMA_190_296/RSCI                                                         f       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                   9.158         Logic Levels: 14 
                                                                                   Logic: 1.803ns(56.913%), Route: 1.365ns(43.087%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                       13.473      13.473 r                        
 P20                                                     0.000      13.473 r       clk (port)       
                                   net (fanout=1)        0.074      13.547         clk              
 IOBS_LR_328_209/DIN               td                    1.285      14.832 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.832         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      14.870 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      15.333         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078      15.411 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.014         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000      16.014 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091      17.105         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074      17.179 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      18.094         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000      18.094 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005      19.099         ntclkbufg_2      
 CLMA_190_296/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                         0.332      19.431                          
 clock uncertainty                                      -0.150      19.281                          

 Recovery time                                           0.000      19.281                          

 Data required time                                                 19.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.281                          
 Data arrival time                                                   9.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.123                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.626
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005       5.626         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.182       5.808 r       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      0.509       6.317         sync_vg_100m     
 DRM_178_272/RSTB[0]                                                       r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.317         Logic Levels: 0  
                                                                                   Logic: 0.182ns(26.339%), Route: 0.509ns(73.661%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 DRM_178_272/CLKB[0]                                                       r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.332       5.658                          
 clock uncertainty                                       0.000       5.658                          

 Removal time                                           -0.063       5.595                          

 Data required time                                                  5.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.595                          
 Data arrival time                                                   6.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.722                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.626
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005       5.626         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.182       5.808 r       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      0.519       6.327         sync_vg_100m     
 CLMA_182_281/RSCO                 td                    0.085       6.412 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.412         ntR691           
 CLMA_182_285/RSCO                 td                    0.085       6.497 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.497         ntR690           
 CLMA_182_289/RSCO                 td                    0.085       6.582 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.582         ntR689           
 CLMA_182_293/RSCI                                                         r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.582         Logic Levels: 3  
                                                                                   Logic: 0.437ns(45.711%), Route: 0.519ns(54.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_182_293/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.658                          
 clock uncertainty                                       0.000       5.658                          

 Removal time                                            0.000       5.658                          

 Data required time                                                  5.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.658                          
 Data arrival time                                                   6.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_100m/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : clk_720p60Hz
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.626
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT0               td                    0.078       1.938 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       2.541         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.541 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.091       3.632         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.074       3.706 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915       4.621         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.621 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.005       5.626         ntclkbufg_2      
 CLMA_150_276/CLK                                                          r       sync_vg_100m/opit_0_inv_L5Q_perm/CLK

 CLMA_150_276/Q0                   tco                   0.182       5.808 r       sync_vg_100m/opit_0_inv_L5Q_perm/Q
                                   net (fanout=911)      0.519       6.327         sync_vg_100m     
 CLMA_182_281/RSCO                 td                    0.085       6.412 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.412         ntR691           
 CLMA_182_285/RSCO                 td                    0.085       6.497 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.497         ntR690           
 CLMA_182_289/RSCO                 td                    0.085       6.582 r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.582         ntR689           
 CLMA_182_293/RSCI                                                         r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.582         Logic Levels: 3  
                                                                                   Logic: 0.437ns(45.711%), Route: 0.519ns(54.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_720p60Hz (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT0               td                    0.083       2.197 r       u_sys_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.811         rd3_clk          
 USCM_84_154/CLK_USCM              td                    0.000       2.811 r       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.131       3.942         ntR3950          
 PLL_158_303/CLK_OUT1              td                    0.079       4.021 r       U_HDMI_PLL/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932       4.953         nt_pix_clk       
 USCM_84_117/CLK_USCM              td                    0.000       4.953 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1635)     1.037       5.990         ntclkbufg_2      
 CLMA_182_293/CLK                                                          r       udp_osd_inst/eth_udp_inst/udp_receive_buffer_inst/udp_rx_fifo/U_ipml_fifo_async_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.658                          
 clock uncertainty                                       0.000       5.658                          

 Removal time                                            0.000       5.658                          

 Data required time                                                  5.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.658                          
 Data arrival time                                                   6.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdel_rvalid/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.223       7.324 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.921       8.245         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_148/RSCO                  td                    0.113       8.358 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.358         ntR882           
 CLMA_34_152/RSCO                  td                    0.113       8.471 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.471         ntR881           
 CLMA_34_156/RSCO                  td                    0.113       8.584 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.584         ntR880           
 CLMA_34_160/RSCO                  td                    0.113       8.697 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.697         ntR879           
 CLMA_34_164/RSCO                  td                    0.113       8.810 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.810         ntR878           
 CLMA_34_168/RSCO                  td                    0.113       8.923 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.923         ntR877           
 CLMA_34_172/RSCO                  td                    0.113       9.036 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.036         ntR876           
 CLMA_34_176/RSCO                  td                    0.113       9.149 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.149         ntR875           
 CLMA_34_180/RSCO                  td                    0.113       9.262 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.262         ntR874           
 CLMA_34_184/RSCO                  td                    0.113       9.375 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.375         ntR873           
 CLMA_34_192/RSCO                  td                    0.113       9.488 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.488         ntR872           
 CLMA_34_196/RSCO                  td                    0.113       9.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.601         ntR871           
 CLMA_34_200/RSCO                  td                    0.113       9.714 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       9.714         ntR870           
 CLMA_34_204/RSCO                  td                    0.113       9.827 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.827         ntR869           
 CLMA_34_208/RSCO                  td                    0.113       9.940 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[238]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.940         ntR868           
 CLMA_34_212/RSCO                  td                    0.113      10.053 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[86]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.053         ntR867           
 CLMA_34_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdel_rvalid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.053         Logic Levels: 16 
                                                                                   Logic: 2.031ns(68.801%), Route: 0.921ns(31.199%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895      16.654         ntclkbufg_0      
 CLMA_34_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdel_rvalid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Recovery time                                           0.000      16.932                          

 Data required time                                                 16.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.932                          
 Data arrival time                                                  10.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.223       7.324 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.921       8.245         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_148/RSCO                  td                    0.113       8.358 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.358         ntR882           
 CLMA_34_152/RSCO                  td                    0.113       8.471 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.471         ntR881           
 CLMA_34_156/RSCO                  td                    0.113       8.584 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.584         ntR880           
 CLMA_34_160/RSCO                  td                    0.113       8.697 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.697         ntR879           
 CLMA_34_164/RSCO                  td                    0.113       8.810 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.810         ntR878           
 CLMA_34_168/RSCO                  td                    0.113       8.923 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.923         ntR877           
 CLMA_34_172/RSCO                  td                    0.113       9.036 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.036         ntR876           
 CLMA_34_176/RSCO                  td                    0.113       9.149 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.149         ntR875           
 CLMA_34_180/RSCO                  td                    0.113       9.262 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.262         ntR874           
 CLMA_34_184/RSCO                  td                    0.113       9.375 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.375         ntR873           
 CLMA_34_192/RSCO                  td                    0.113       9.488 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.488         ntR872           
 CLMA_34_196/RSCO                  td                    0.113       9.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.601         ntR871           
 CLMA_34_200/RSCO                  td                    0.113       9.714 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       9.714         ntR870           
 CLMA_34_204/RSCO                  td                    0.113       9.827 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.827         ntR869           
 CLMA_34_208/RSCO                  td                    0.113       9.940 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[238]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.940         ntR868           
 CLMA_34_212/RSCO                  td                    0.113      10.053 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[86]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.053         ntR867           
 CLMA_34_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/RS

 Data arrival time                                                  10.053         Logic Levels: 16 
                                                                                   Logic: 2.031ns(68.801%), Route: 0.921ns(31.199%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895      16.654         ntclkbufg_0      
 CLMA_34_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[110]/opit_0_inv/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Recovery time                                           0.000      16.932                          

 Data required time                                                 16.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.932                          
 Data arrival time                                                  10.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[116]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.654
  Launch Clock Delay      :  7.101
  Clock Pessimism Removal :  0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.223       7.324 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.921       8.245         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_34_148/RSCO                  td                    0.113       8.358 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.358         ntR882           
 CLMA_34_152/RSCO                  td                    0.113       8.471 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.471         ntR881           
 CLMA_34_156/RSCO                  td                    0.113       8.584 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.584         ntR880           
 CLMA_34_160/RSCO                  td                    0.113       8.697 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.697         ntR879           
 CLMA_34_164/RSCO                  td                    0.113       8.810 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cmd_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.810         ntR878           
 CLMA_34_168/RSCO                  td                    0.113       8.923 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.923         ntR877           
 CLMA_34_172/RSCO                  td                    0.113       9.036 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.036         ntR876           
 CLMA_34_176/RSCO                  td                    0.113       9.149 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.149         ntR875           
 CLMA_34_180/RSCO                  td                    0.113       9.262 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.262         ntR874           
 CLMA_34_184/RSCO                  td                    0.113       9.375 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.375         ntR873           
 CLMA_34_192/RSCO                  td                    0.113       9.488 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.488         ntR872           
 CLMA_34_196/RSCO                  td                    0.113       9.601 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.601         ntR871           
 CLMA_34_200/RSCO                  td                    0.113       9.714 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       9.714         ntR870           
 CLMA_34_204/RSCO                  td                    0.113       9.827 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.827         ntR869           
 CLMA_34_208/RSCO                  td                    0.113       9.940 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[238]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.940         ntR868           
 CLMA_34_212/RSCO                  td                    0.113      10.053 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[86]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.053         ntR867           
 CLMA_34_216/RSCI                                                          f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[116]/opit_0_inv/RS

 Data arrival time                                                  10.053         Logic Levels: 16 
                                                                                   Logic: 2.031ns(68.801%), Route: 0.921ns(31.199%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       clk (port)       
                                   net (fanout=1)        0.074      10.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285      11.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      11.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463      11.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074      11.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      12.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000      12.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981      13.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000      15.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895      16.654         ntclkbufg_0      
 CLMA_34_216/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[116]/opit_0_inv/CLK
 clock pessimism                                         0.428      17.082                          
 clock uncertainty                                      -0.150      16.932                          

 Recovery time                                           0.000      16.932                          

 Data required time                                                 16.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.932                          
 Data arrival time                                                  10.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.237       7.070         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_192/RSCO                  td                    0.085       7.155 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.155         ntR984           
 CLMA_38_196/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.155         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.695%), Route: 0.237ns(47.305%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_38_196/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                            0.000       6.673                          

 Data required time                                                  6.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.673                          
 Data arrival time                                                   7.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.237       7.070         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_192/RSCO                  td                    0.085       7.155 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.155         ntR984           
 CLMA_38_196/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.155         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.695%), Route: 0.237ns(47.305%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_38_196/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                            0.000       6.673                          

 Data required time                                                  6.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.673                          
 Data arrival time                                                   7.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.428

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.285       1.359 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.359         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       1.397 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.463       1.860         _N69             
 PLL_158_55/CLK_OUT1               td                    0.074       1.934 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       2.537         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.537 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       0.981       3.518         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.607 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.276         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.476 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.476         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.476 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.759         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       5.759 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.895       6.654         ntclkbufg_0      
 CLMA_46_192/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_192/Q0                    tco                   0.179       6.833 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=729)      0.237       7.070         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_38_192/RSCO                  td                    0.085       7.155 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.155         ntR984           
 CLMA_38_196/RSCI                                                          r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.155         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.695%), Route: 0.237ns(47.305%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_38_196/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.428       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Removal time                                            0.000       6.673                          

 Data required time                                                  6.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.673                          
 Data arrival time                                                   7.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.504       1.578 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.578         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       1.636 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.478       2.114         _N69             
 PLL_158_55/CLK_OUT1               td                    0.079       2.193 r       u_sys_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.807         ddr_clk          
 USCM_84_113/CLK_USCM              td                    0.000       2.807 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=71)       1.019       3.826         u_axi_ddr_top/I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.920 r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.602         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.870 r       clkgate_9/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.870         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.870 r       u_axi_ddr_top/I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.176         u_axi_ddr_top/clk
 USCM_84_116/CLK_USCM              td                    0.000       6.176 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5464)     0.925       7.101         ntclkbufg_0      
 CLMA_46_156/CLK                                                           r       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/CLK

 CLMA_46_156/Q0                    tco                   0.221       7.322 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv/Q
                                   net (fanout=1)        0.497       7.819         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/calib_rst
 CLMS_34_173/Y3                    td                    0.151       7.970 f       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.679       9.649         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.755 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.755         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.984 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.080         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.080         Logic Levels: 3  
                                                                                   Logic: 3.707ns(62.000%), Route: 2.272ns(38.000%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[0]/opit_0_L5Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     0.925       6.734         gmii_clk         
 CLMA_210_205/CLK                                                          r       param_manager_inst/index[0]/opit_0_L5Q_perm/CLK

 CLMA_210_205/Q0                   tco                   0.221       6.955 f       param_manager_inst/index[0]/opit_0_L5Q_perm/Q
                                   net (fanout=20)       2.671       9.626         nt_led[1]        
 IOL_19_374/DO                     td                    0.106       9.732 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       9.732         led_obuf[1]/ntO  
 IOBD_16_376/PAD                   td                    3.238      12.970 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.109      13.079         led[1]           
 B2                                                                        f       led[1] (port)    

 Data arrival time                                                  13.079         Logic Levels: 2  
                                                                                   Logic: 3.565ns(56.186%), Route: 2.780ns(43.814%)
====================================================================================================

====================================================================================================

Startpoint  : param_manager_inst/index[1]/opit_0_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc (rising edge)                             0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N66             
 IOCKDLY_237_367/CLK_OUT           td                    2.942       4.288 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1862)     0.925       6.734         gmii_clk         
 CLMA_210_205/CLK                                                          r       param_manager_inst/index[1]/opit_0_L5Q_perm/CLK

 CLMA_210_205/Q3                   tco                   0.220       6.954 f       param_manager_inst/index[1]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       2.580       9.534         nt_led[2]        
 IOL_19_373/DO                     td                    0.106       9.640 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       9.640         led_obuf[2]/ntO  
 IOBS_TB_17_376/PAD                td                    3.238      12.878 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.107      12.985         led[2]           
 A2                                                                        f       led[2] (port)    

 Data arrival time                                                  12.985         Logic Levels: 2  
                                                                                   Logic: 3.564ns(57.015%), Route: 2.687ns(42.985%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[0]    
 IOBD_72_376/DIN                   td                    0.735       0.806 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rxd[1]    
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           Low Pulse Width   DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.232       5.950           0.718           High Pulse Width  DRM_142_44/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo1/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.454       5.950           0.496           Low Pulse Width   CLMS_134_25/CLK         u_ov5640/cmos1_8_16bit/de_cnt/opit_0_L5Q_perm/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.232       5.950           0.718           Low Pulse Width   DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.232       5.950           0.718           High Pulse Width  DRM_142_24/CLKA[0]      u_ov5640/u_mix_image/u_mix_fifo2/U_ipml_fifo_mix_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 5.454       5.950           0.496           High Pulse Width  CLMS_74_17/CLK          u_ov5640/cmos2_8_16bit/de_in0/opit_0/CLK
====================================================================================================

{hdmi_in_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.615       3.333           0.718           Low Pulse Width   DRM_82_128/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           High Pulse Width  DRM_82_128/CLKA[0]      u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 2.615       3.333           0.718           Low Pulse Width   DRM_82_88/CLKA[0]       u_axi_ddr_top/u_axi_wr_connect/image_in_fifo1/U_ipml_fifo_image_in_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{eth_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_71_373/CLK_SYS      udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_311_374/CLK_SYS     udp_osd_inst/eth_udp_inst/u_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.090       10.000          0.910           Low Pulse Width   APM_206_228/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 9.090       10.000          0.910           High Pulse Width  APM_206_228/CLK         u_rotate_image/u_rotate_mult0/N2/gopapm/CLK
 9.090       10.000          0.910           High Pulse Width  APM_206_216/CLK         u_rotate_image/u_rotate_mult1/N2/gopapm/CLK
====================================================================================================

{clk_200m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.004       2.500           0.496           Low Pulse Width   CLMS_34_181/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 2.004       2.500           0.496           High Pulse Width  CLMS_34_181/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 2.004       2.500           0.496           High Pulse Width  CLMS_34_193/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_25m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.504      20.000          0.496           High Pulse Width  CLMS_122_9/CLK          u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.504      20.000          0.496           Low Pulse Width   CLMS_122_9/CLK          u_ov5640/coms1_reg_config/clk_20k_regdiv/opit_0_inv/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_122_9/CLK          u_ov5640/coms1_reg_config/clk_20k_regdiv_opposite/opit_0_inv/CLK
====================================================================================================

{clk_10m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_234_316/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_316/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_316/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_1080p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.458       3.368           0.910           High Pulse Width  APM_206_28/CLK          u_zoom_image/mult_fra0/N2/gopapm/CLK
 2.458       3.368           0.910           Low Pulse Width   APM_206_28/CLK          u_zoom_image/mult_fra0/N2/gopapm/CLK
 2.458       3.368           0.910           High Pulse Width  APM_206_264/CLK         u_zoom_image/mult_fra0_0/N2/gopapm/CLK
====================================================================================================

{clk_720p60Hz} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.826       6.736           0.910           High Pulse Width  APM_258_216/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
 5.826       6.736           0.910           High Pulse Width  APM_258_204/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N135/gopapm/CLK
 5.827       6.737           0.910           Low Pulse Width   APM_258_216/CLK         adjust_color_wrapper_inst/adjust_color_inst/convert_hsv2rgb_inst/N11/gopapm/CLK
====================================================================================================

{clk_20k} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24999.282   25000.000       0.718           Low Pulse Width   DRM_142_4/CLKA[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.282   25000.000       0.718           High Pulse Width  DRM_142_4/CLKA[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKA[0]
 24999.282   25000.000       0.718           Low Pulse Width   DRM_142_4/CLKB[0]       u_ov5640/coms1_reg_config/reg_data/iGopDrm/CLKB[0]
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_38_101/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_38_101/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_42_101/CLK         u_axi_ddr_top/I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_axi_ddr_top/I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                             
+-------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/place_route/multimedia_video_processor_pnr.adf       
| Output     | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/multimedia_video_processor_rtp.adf     
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/multimedia_video_processor.rtr         
|            | D:/Project/FPGA_Project/Pango/multimedia_video_processor/project/report_timing/rtr.db                                 
+-------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,325 MB
Total CPU time to report_timing completion : 0h:0m:26s
Process Total CPU time to report_timing completion : 0h:0m:35s
Total real time to report_timing completion : 0h:0m:28s
