// Seed: 3599757888
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wire id_3,
    output wire id_4,
    input wor id_5,
    input tri1 id_6
);
  final begin : LABEL_0
    $clog2(23);
    ;
  end
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd81
) (
    output wor id_0,
    input supply1 id_1,
    input wire _id_2,
    output wor id_3
);
  logic [id_2 : id_2] id_5;
  assign id_0 = (1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
