

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_reset_label4'
================================================================
* Date:           Fri Aug  2 16:09:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.826 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reset_label4  |        6|        6|         2|          1|          1|     6|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln544 = store i3 0, i3 %i" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 6 'store' 'store_ln544' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 8 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.65ns)   --->   "%icmp_ln553 = icmp_eq  i3 %i_3, i3 6" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 9 'icmp' 'icmp_ln553' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln553 = add i3 %i_3, i3 1" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 10 'add' 'add_ln553' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln553 = br i1 %icmp_ln553, void %for.inc.i.split, void %for.inc18.i.preheader.exitStub" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 11 'br' 'br_ln553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln544 = store i3 %add_ln553, i3 %i" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 12 'store' 'store_ln544' <Predicate = (!icmp_ln553)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln553)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i3 %i_3" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 13 'zext' 'zext_ln553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 14 'specpipeline' 'specpipeline_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln553 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 16 'specloopname' 'specloopname_ln553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%delay_dltx_addr = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln553" [benchmarks/chstone/adpcm/src/adpcm.c:555->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 17 'getelementptr' 'delay_dltx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln555 = store i16 0, i3 %delay_dltx_addr" [benchmarks/chstone/adpcm/src/adpcm.c:555->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 18 'store' 'store_ln555' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%delay_dhx_addr = getelementptr i14 %delay_dhx, i64 0, i64 %zext_ln553" [benchmarks/chstone/adpcm/src/adpcm.c:556->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 19 'getelementptr' 'delay_dhx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln556 = store i14 0, i3 %delay_dhx_addr" [benchmarks/chstone/adpcm/src/adpcm.c:556->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 20 'store' 'store_ln556' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%dec_del_dltx_addr = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln553" [benchmarks/chstone/adpcm/src/adpcm.c:557->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 21 'getelementptr' 'dec_del_dltx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln557 = store i16 0, i3 %dec_del_dltx_addr" [benchmarks/chstone/adpcm/src/adpcm.c:557->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 22 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dec_del_dhx_addr = getelementptr i14 %dec_del_dhx, i64 0, i64 %zext_ln553" [benchmarks/chstone/adpcm/src/adpcm.c:558->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 23 'getelementptr' 'dec_del_dhx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln558 = store i14 0, i3 %dec_del_dhx_addr" [benchmarks/chstone/adpcm/src/adpcm.c:558->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 24 'store' 'store_ln558' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln553 = br void %for.inc.i" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 25 'br' 'br_ln553' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.826ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln544', benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774) of constant 0 on local variable 'i', benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774 [6]  (1.588 ns)
	'load' operation 3 bit ('i', benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774) on local variable 'i', benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774 [9]  (0.000 ns)
	'add' operation 3 bit ('add_ln553', benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774) [11]  (1.650 ns)
	'store' operation 0 bit ('store_ln544', benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774) of variable 'add_ln553', benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774 on local variable 'i', benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774 [26]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('delay_dltx_addr', benchmarks/chstone/adpcm/src/adpcm.c:555->benchmarks/chstone/adpcm/src/adpcm.c:774) [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln555', benchmarks/chstone/adpcm/src/adpcm.c:555->benchmarks/chstone/adpcm/src/adpcm.c:774) of constant 0 on array 'delay_dltx' [19]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
