{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591323584396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591323584411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 09:19:44 2020 " "Processing started: Fri Jun 05 09:19:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591323584411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323584411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tut2projectexe2 -c tut2projectexe2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tut2projectexe2 -c tut2projectexe2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323584411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591323588026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591323588026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic_fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file schematic_fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 schematic_fulladder " "Found entity 1: schematic_fulladder" {  } { { "schematic_fulladder.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/schematic_fulladder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603211 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "fourbittestbench.v(41) " "Verilog HDL syntax warning at fourbittestbench.v(41): extra block comment delimiter characters /* within block comment" {  } { { "fourbittestbench.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/fourbittestbench.v" 41 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1591323603236 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "fourbittestbench.v(47) " "Verilog HDL syntax warning at fourbittestbench.v(47): extra block comment delimiter characters /* within block comment" {  } { { "fourbittestbench.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/fourbittestbench.v" 47 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1591323603236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbittestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbittestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourbittestbench " "Found entity 1: fourbittestbench" {  } { { "fourbittestbench.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/fourbittestbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file schematic_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 schematic_testbench " "Found entity 1: schematic_testbench" {  } { { "schematic_testbench.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/schematic_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitadder1.v 1 1 " "Found 1 design units, including 1 entities, in source file 4bitadder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 4bitadder1 " "Found entity 1: 4bitadder1" {  } { { "4bitadder1.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/4bitadder1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file 8bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 8bitadder " "Found entity 1: 8bitadder" {  } { { "8bitadder.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/8bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led7_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7_decoder " "Found entity 1: led7_decoder" {  } { { "led7_decoder.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/led7_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_inter.v 1 1 " "Found 1 design units, including 1 entities, in source file top_inter.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_inter " "Found entity 1: top_inter" {  } { { "top_inter.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/top_inter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7_decoder_cathode.v 1 1 " "Found 1 design units, including 1 entities, in source file led7_decoder_cathode.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7_decoder_cathode " "Found entity 1: led7_decoder_cathode" {  } { { "led7_decoder_cathode.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/led7_decoder_cathode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7seg " "Found entity 1: bin_to_7seg" {  } { { "bin_to_7seg.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file top_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_interface " "Found entity 1: top_interface" {  } { { "top_interface.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/top_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603400 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_to_bcd2.v(5) " "Verilog HDL information at bin_to_bcd2.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591323603408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd2 " "Found entity 1: bin_to_bcd2" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_8bit_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_8bit_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_8bit_to_7seg " "Found entity 1: bin_8bit_to_7seg" {  } { { "bin_8bit_to_7seg.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_8bit_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_for_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_for_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_for_8bit " "Found entity 1: interface_for_8bit" {  } { { "interface_for_8bit.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/interface_for_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323603418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323603418 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bin_8bit_to_7seg.v(6) " "Verilog HDL Instantiation warning at bin_8bit_to_7seg.v(6): instance has no name" {  } { { "bin_8bit_to_7seg.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_8bit_to_7seg.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1591323603424 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bin_8bit_to_7seg.v(9) " "Verilog HDL Instantiation warning at bin_8bit_to_7seg.v(9): instance has no name" {  } { { "bin_8bit_to_7seg.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_8bit_to_7seg.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1591323603424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_for_8bit " "Elaborating entity \"interface_for_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591323603978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_8bit_to_7seg bin_8bit_to_7seg:uut " "Elaborating entity \"bin_8bit_to_7seg\" for hierarchy \"bin_8bit_to_7seg:uut\"" {  } { { "interface_for_8bit.v" "uut" { Text "C:/intelFPGA_lite/tut2project/ex2/interface_for_8bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323604025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitadder bin_8bit_to_7seg:uut\|8bitadder:comb_3 " "Elaborating entity \"8bitadder\" for hierarchy \"bin_8bit_to_7seg:uut\|8bitadder:comb_3\"" {  } { { "bin_8bit_to_7seg.v" "comb_3" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_8bit_to_7seg.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323604070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bitadder.v 1 1 " "Using design file 4bitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bitadder " "Found entity 1: 4bitadder" {  } { { "4bitadder.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/4bitadder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323604139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591323604139 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "4bitadder " "Found the following files while searching for definition of entity \"4bitadder\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "4bitadder.bdf " "File: 4bitadder.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1591323604139 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1591323604139 "|interface_for_8bit|bin_8bit_to_7seg:uut|8bitadder:comb_3|4bitadder:uut1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bitadder bin_8bit_to_7seg:uut\|8bitadder:comb_3\|4bitadder:uut1 " "Elaborating entity \"4bitadder\" for hierarchy \"bin_8bit_to_7seg:uut\|8bitadder:comb_3\|4bitadder:uut1\"" {  } { { "8bitadder.v" "uut1" { Text "C:/intelFPGA_lite/tut2project/ex2/8bitadder.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323604140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schematic_fulladder bin_8bit_to_7seg:uut\|8bitadder:comb_3\|4bitadder:uut1\|schematic_fulladder:b2v_F0 " "Elaborating entity \"schematic_fulladder\" for hierarchy \"bin_8bit_to_7seg:uut\|8bitadder:comb_3\|4bitadder:uut1\|schematic_fulladder:b2v_F0\"" {  } { { "4bitadder.v" "b2v_F0" { Text "C:/intelFPGA_lite/tut2project/ex2/4bitadder.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323604181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder bin_8bit_to_7seg:uut\|8bitadder:comb_3\|4bitadder:uut1\|schematic_fulladder:b2v_F0\|half_adder:b2v_inst " "Elaborating entity \"half_adder\" for hierarchy \"bin_8bit_to_7seg:uut\|8bitadder:comb_3\|4bitadder:uut1\|schematic_fulladder:b2v_F0\|half_adder:b2v_inst\"" {  } { { "schematic_fulladder.v" "b2v_inst" { Text "C:/intelFPGA_lite/tut2project/ex2/schematic_fulladder.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323604220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd2 bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4 " "Elaborating entity \"bin_to_bcd2\" for hierarchy \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\"" {  } { { "bin_8bit_to_7seg.v" "comb_4" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_8bit_to_7seg.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323604285 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w bin_to_bcd2.v(7) " "Verilog HDL Always Construct warning at bin_to_bcd2.v(7): variable \"w\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1591323604307 "|interface_for_8bit|bin_8bit_to_7seg:uut|bin_to_bcd2:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd2.v(9) " "Verilog HDL assignment warning at bin_to_bcd2.v(9): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591323604307 "|interface_for_8bit|bin_8bit_to_7seg:uut|bin_to_bcd2:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd2.v(10) " "Verilog HDL assignment warning at bin_to_bcd2.v(10): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591323604307 "|interface_for_8bit|bin_8bit_to_7seg:uut|bin_to_bcd2:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_bcd2.v(11) " "Verilog HDL assignment warning at bin_to_bcd2.v(11): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591323604307 "|interface_for_8bit|bin_8bit_to_7seg:uut|bin_to_bcd2:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7_decoder bin_8bit_to_7seg:uut\|led7_decoder:lsb " "Elaborating entity \"led7_decoder\" for hierarchy \"bin_8bit_to_7seg:uut\|led7_decoder:lsb\"" {  } { { "bin_8bit_to_7seg.v" "lsb" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_8bit_to_7seg.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323604311 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|Mod0\"" {  } { { "bin_to_bcd2.v" "Mod0" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591323605647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|Div0\"" {  } { { "bin_to_bcd2.v" "Div0" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591323605647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|Mod1\"" {  } { { "bin_to_bcd2.v" "Mod1" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591323605647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|Div1\"" {  } { { "bin_to_bcd2.v" "Div1" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591323605647 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1591323605647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod0\"" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323606000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod0 " "Instantiated megafunction \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606010 ""}  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591323606010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iso.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_iso.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iso " "Found entity 1: lpm_divide_iso" {  } { { "db/lpm_divide_iso.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/lpm_divide_iso.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323606232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323606232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_gbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_gbg " "Found entity 1: abs_divider_gbg" {  } { { "db/abs_divider_gbg.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/abs_divider_gbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323606285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323606285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oaf " "Found entity 1: alt_u_div_oaf" {  } { { "db/alt_u_div_oaf.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/alt_u_div_oaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323606347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323606347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323606491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323606491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323606600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323606600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_s2a " "Found entity 1: lpm_abs_s2a" {  } { { "db/lpm_abs_s2a.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/lpm_abs_s2a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323606656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323606656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_84a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_84a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_84a " "Found entity 1: lpm_abs_84a" {  } { { "db/lpm_abs_84a.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/lpm_abs_84a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323606706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323606706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Div0\"" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323606790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Div0 " "Instantiated megafunction \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606790 ""}  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591323606790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f4p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f4p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f4p " "Found entity 1: lpm_divide_f4p" {  } { { "db/lpm_divide_f4p.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/lpm_divide_f4p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323606889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323606889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1\"" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323606943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1 " "Instantiated megafunction \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606943 ""}  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591323606943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Div1\"" {  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323606991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Div1 " "Instantiated megafunction \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591323606991 ""}  } { { "bin_to_bcd2.v" "" { Text "C:/intelFPGA_lite/tut2project/ex2/bin_to_bcd2.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591323606991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i4p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i4p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i4p " "Found entity 1: lpm_divide_i4p" {  } { { "db/lpm_divide_i4p.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/lpm_divide_i4p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323607075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323607075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323607124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323607124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uaf " "Found entity 1: alt_u_div_uaf" {  } { { "db/alt_u_div_uaf.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/alt_u_div_uaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323607190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323607190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_v2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_v2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_v2a " "Found entity 1: lpm_abs_v2a" {  } { { "db/lpm_abs_v2a.tdf" "" { Text "C:/intelFPGA_lite/tut2project/ex2/db/lpm_abs_v2a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591323607251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323607251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591323608066 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1\|lpm_divide_iso:auto_generated\|abs_divider_gbg:divider\|alt_u_div_oaf:divider\|add_sub_7_result_int\[0\]~12 " "Logic cell \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1\|lpm_divide_iso:auto_generated\|abs_divider_gbg:divider\|alt_u_div_oaf:divider\|add_sub_7_result_int\[0\]~12\"" {  } { { "db/alt_u_div_oaf.tdf" "add_sub_7_result_int\[0\]~12" { Text "C:/intelFPGA_lite/tut2project/ex2/db/alt_u_div_oaf.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591323608991 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1\|lpm_divide_iso:auto_generated\|abs_divider_gbg:divider\|alt_u_div_oaf:divider\|add_sub_8_result_int\[0\]~12 " "Logic cell \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1\|lpm_divide_iso:auto_generated\|abs_divider_gbg:divider\|alt_u_div_oaf:divider\|add_sub_8_result_int\[0\]~12\"" {  } { { "db/alt_u_div_oaf.tdf" "add_sub_8_result_int\[0\]~12" { Text "C:/intelFPGA_lite/tut2project/ex2/db/alt_u_div_oaf.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591323608991 ""} { "Info" "ISCL_SCL_CELL_NAME" "bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1\|lpm_divide_iso:auto_generated\|abs_divider_gbg:divider\|alt_u_div_oaf:divider\|add_sub_9_result_int\[0\]~12 " "Logic cell \"bin_8bit_to_7seg:uut\|bin_to_bcd2:comb_4\|lpm_divide:Mod1\|lpm_divide_iso:auto_generated\|abs_divider_gbg:divider\|alt_u_div_oaf:divider\|add_sub_9_result_int\[0\]~12\"" {  } { { "db/alt_u_div_oaf.tdf" "add_sub_9_result_int\[0\]~12" { Text "C:/intelFPGA_lite/tut2project/ex2/db/alt_u_div_oaf.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1591323608991 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1591323608991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/tut2project/ex2/output_files/tut2projectexe2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/tut2project/ex2/output_files/tut2projectexe2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323609172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591323610034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591323610034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591323610610 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591323610610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Implemented 312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591323610610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591323610610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591323610754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 09:20:10 2020 " "Processing ended: Fri Jun 05 09:20:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591323610754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591323610754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591323610754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591323610754 ""}
