{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769130225099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769130225099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 22 17:03:44 2026 " "Processing started: Thu Jan 22 17:03:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769130225099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769130225099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitCPU -c 8bitCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769130225099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769130225554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769130225555 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Top.sv(145) " "Verilog HDL information at Top.sv(145): always construct contains both blocking and non-blocking assignments" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1769130233201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769130233203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769130233203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769130233204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769130233204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769130233206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769130233206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769130233208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769130233208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769130233210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769130233210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769130233294 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 1023 Top.sv(22) " "Verilog HDL warning at Top.sv(22): number of words (8) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1769130233305 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(79) " "Verilog HDL assignment warning at Top.sv(79): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233320 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(85) " "Verilog HDL assignment warning at Top.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233320 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(89) " "Verilog HDL assignment warning at Top.sv(89): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233320 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(93) " "Verilog HDL assignment warning at Top.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233320 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(97) " "Verilog HDL assignment warning at Top.sv(97): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233320 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(131) " "Verilog HDL assignment warning at Top.sv(131): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233321 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(137) " "Verilog HDL assignment warning at Top.sv(137): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233321 "|Top"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Top.sv(125) " "Verilog HDL Case Statement warning at Top.sv(125): case item expression covers a value already covered by a previous case item" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 125 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1769130233321 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(183) " "Verilog HDL assignment warning at Top.sv(183): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233325 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(186) " "Verilog HDL assignment warning at Top.sv(186): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233325 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(207) " "Verilog HDL assignment warning at Top.sv(207): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233326 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(209) " "Verilog HDL assignment warning at Top.sv(209): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233326 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(211) " "Verilog HDL assignment warning at Top.sv(211): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233326 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(212) " "Verilog HDL assignment warning at Top.sv(212): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233326 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(215) " "Verilog HDL assignment warning at Top.sv(215): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233326 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 Top.sv(217) " "Verilog HDL assignment warning at Top.sv(217): truncated value with size 72 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233326 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(218) " "Verilog HDL assignment warning at Top.sv(218): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233326 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(221) " "Verilog HDL assignment warning at Top.sv(221): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233326 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(223) " "Verilog HDL assignment warning at Top.sv(223): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233327 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(233) " "Verilog HDL assignment warning at Top.sv(233): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233327 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.sv(235) " "Verilog HDL assignment warning at Top.sv(235): truncated value with size 32 to match size of target (8)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233328 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(280) " "Verilog HDL assignment warning at Top.sv(280): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233329 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(282) " "Verilog HDL assignment warning at Top.sv(282): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233329 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(285) " "Verilog HDL assignment warning at Top.sv(285): truncated value with size 32 to match size of target (16)" {  } { { "Top.sv" "" { Text "C:/Users/levia/Documents/8bitCPU/HDL/Top.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769130233329 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Top.sv(287) " 