{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606032365809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606032365809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 03:06:05 2020 " "Processing started: Sun Nov 22 03:06:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606032365809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032365809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Encryption -c FPGA_Encryption " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Encryption -c FPGA_Encryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032365809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606032366102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606032366102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/reuben/github/fpga-encryption/fpga_encryption.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/reuben/github/fpga-encryption/fpga_encryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Encryption " "Found entity 1: FPGA_Encryption" {  } { { "../FPGA_Encryption.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/FPGA_Encryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606032371781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032371781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/reuben/github/fpga-encryption/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/reuben/github/fpga-encryption/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606032371782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032371782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/reuben/github/fpga-encryption/tb/uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/reuben/github/fpga-encryption/tb/uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "../tb/uart_tx_tb.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/tb/uart_tx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606032371784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032371784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/reuben/github/fpga-encryption/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/reuben/github/fpga-encryption/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606032371785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032371785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/reuben/github/fpga-encryption/tb/uart_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/reuben/github/fpga-encryption/tb/uart_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_tb " "Found entity 1: uart_rx_tb" {  } { { "../tb/uart_rx_tb.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/tb/uart_rx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606032371786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032371786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/reuben/github/fpga-encryption/src/xor_cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/reuben/github/fpga-encryption/src/xor_cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_cipher " "Found entity 1: xor_cipher" {  } { { "../src/xor_cipher.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/xor_cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606032371787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032371787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Encryption " "Elaborating entity \"FPGA_Encryption\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606032371815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx0 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx0\"" {  } { { "../FPGA_Encryption.v" "uart_rx0" { Text "C:/Users/Reuben/Github/FPGA-Encryption/FPGA_Encryption.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606032371827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.v(70) " "Verilog HDL assignment warning at uart_rx.v(70): truncated value with size 32 to match size of target (12)" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_rx.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606032371828 "|FPGA_Encryption|uart_rx:uart_rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.v(79) " "Verilog HDL assignment warning at uart_rx.v(79): truncated value with size 32 to match size of target (12)" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_rx.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606032371828 "|FPGA_Encryption|uart_rx:uart_rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(90) " "Verilog HDL assignment warning at uart_rx.v(90): truncated value with size 32 to match size of target (3)" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_rx.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606032371828 "|FPGA_Encryption|uart_rx:uart_rx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.v(106) " "Verilog HDL assignment warning at uart_rx.v(106): truncated value with size 32 to match size of target (12)" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_rx.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606032371828 "|FPGA_Encryption|uart_rx:uart_rx0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_cipher xor_cipher:xor_cipher0 " "Elaborating entity \"xor_cipher\" for hierarchy \"xor_cipher:xor_cipher0\"" {  } { { "../FPGA_Encryption.v" "xor_cipher0" { Text "C:/Users/Reuben/Github/FPGA-Encryption/FPGA_Encryption.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606032371829 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 xor_cipher.v(7) " "Verilog HDL warning at xor_cipher.v(7): actual bit length 8 differs from formal bit length 1" {  } { { "../src/xor_cipher.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/xor_cipher.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1606032371829 "|FPGA_Encryption|xor_cipher:xor_cipher0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[7..1\] xor_cipher.v(5) " "Output port \"out\[7..1\]\" at xor_cipher.v(5) has no driver" {  } { { "../src/xor_cipher.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/xor_cipher.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606032371829 "|FPGA_Encryption|xor_cipher:xor_cipher0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx0 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx0\"" {  } { { "../FPGA_Encryption.v" "uart_tx0" { Text "C:/Users/Reuben/Github/FPGA-Encryption/FPGA_Encryption.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606032371830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.v(57) " "Verilog HDL assignment warning at uart_tx.v(57): truncated value with size 32 to match size of target (12)" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606032371831 "|FPGA_Encryption|uart_tx:uart_tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.v(75) " "Verilog HDL assignment warning at uart_tx.v(75): truncated value with size 32 to match size of target (12)" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606032371831 "|FPGA_Encryption|uart_tx:uart_tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(83) " "Verilog HDL assignment warning at uart_tx.v(83): truncated value with size 32 to match size of target (3)" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606032371831 "|FPGA_Encryption|uart_tx:uart_tx0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.v(103) " "Verilog HDL assignment warning at uart_tx.v(103): truncated value with size 32 to match size of target (12)" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606032371831 "|FPGA_Encryption|uart_tx:uart_tx0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606032372262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606032372558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606032372678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606032372678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606032372731 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606032372731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606032372731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606032372731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606032372762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 03:06:12 2020 " "Processing ended: Sun Nov 22 03:06:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606032372762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606032372762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606032372762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606032372762 ""}
