Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Usuario/Desktop/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_alu_tb_behav xil_defaultlib.fp_alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rne10
Compiling module xil_defaultlib.Prod
Compiling module xil_defaultlib.ProductHP
Compiling module xil_defaultlib.fp_mul_wrapper
Compiling module xil_defaultlib.Division
Compiling module xil_defaultlib.DivHP
Compiling module xil_defaultlib.fp_div_wrapper
Compiling module xil_defaultlib.Suma16Bits
Compiling module xil_defaultlib.fp_add_wrapper
Compiling module xil_defaultlib.fp_sub_wrapper
Compiling module xil_defaultlib.fp_alu
Compiling module xil_defaultlib.fp_alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fp_alu_tb_behav
