verilog work "half_dataflow.v"
verilog work "fulladder_structural.v"
