INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week6/project_1/project_1.sim/sim_1/synth/func/xsim/detect_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week6/project_1/project_1.srcs/sim_1/new/FSM3_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_tb
