{
  "created_at": "2022-04-24T23:06:12.117Z",
  "title": "VeriGPU: GPU in Verilog loosely based on RISC-V ISA",
  "url": "https://github.com/hughperkins/VeriGPU",
  "author": "btdmaster",
  "points": 101,
  "num_comments": 20,
  "_tags": [
    "story",
    "author_btdmaster",
    "story_31136100"
  ],
  "objectID": "31136100",
  "original_created_at": "2022-04-23T17:10:21.000Z",
  "image": "https://opengraph.githubassets.com/0ecd90b5625b30a8be71f591309e7a765cc3cb2096db77fb786077c1116184e7/hughperkins/VeriGPU",
  "localize": [
    {
      "locale": "ja",
      "title": "VeriGPUです。RISC-V ISAを疎にしたVerilogのGPU"
    },
    {
      "locale": "zh",
      "title": "VeriGPU。松散地基于RISC-V ISA的Verilog的GPU"
    },
    {
      "locale": "zh-Hant",
      "title": "VeriGPU。鬆散地基於RISC-V ISA的Verilog的GPU"
    }
  ],
  "source_updated_at": 1651225515865
}