INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.srcs/sim_1/imports/testbench/tb_pfrl_2020_in_wz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
