var namespacehaldls_1_1vx =
[
    [ "detail", "namespacehaldls_1_1vx_1_1detail.html", "namespacehaldls_1_1vx_1_1detail" ],
    [ "AddPickle", "structhaldls_1_1vx_1_1_add_pickle.html", null ],
    [ "AddPickle< hate::type_list< Ts... > >", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4.html", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4" ],
    [ "ADPLL", "classhaldls_1_1vx_1_1_a_d_p_l_l.html", "classhaldls_1_1vx_1_1_a_d_p_l_l" ],
    [ "BackgroundSpikeSource", "classhaldls_1_1vx_1_1_background_spike_source.html", "classhaldls_1_1vx_1_1_background_spike_source" ],
    [ "Barrier", "classhaldls_1_1vx_1_1_barrier.html", "classhaldls_1_1vx_1_1_barrier" ],
    [ "BlockPostPulse", "classhaldls_1_1vx_1_1_block_post_pulse.html", "classhaldls_1_1vx_1_1_block_post_pulse" ],
    [ "CADCChannelConfig", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config" ],
    [ "CADCConfig", "classhaldls_1_1vx_1_1_c_a_d_c_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_config" ],
    [ "CADCOffsetSRAMTimingConfig", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config" ],
    [ "CADCSampleQuad", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad.html", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad" ],
    [ "CapMemCell", "classhaldls_1_1vx_1_1_cap_mem_cell.html", "classhaldls_1_1vx_1_1_cap_mem_cell" ],
    [ "ColumnCorrelationQuad", "classhaldls_1_1vx_1_1_column_correlation_quad.html", "classhaldls_1_1vx_1_1_column_correlation_quad" ],
    [ "ColumnCurrentQuad", "classhaldls_1_1vx_1_1_column_current_quad.html", "classhaldls_1_1vx_1_1_column_current_quad" ],
    [ "CommonCorrelationConfig", "classhaldls_1_1vx_1_1_common_correlation_config.html", "classhaldls_1_1vx_1_1_common_correlation_config" ],
    [ "CommonNeuronBackendConfig", "classhaldls_1_1vx_1_1_common_neuron_backend_config.html", "classhaldls_1_1vx_1_1_common_neuron_backend_config" ],
    [ "CommonPADIBusConfig", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config.html", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config" ],
    [ "CommonPhyConfigChip", "classhaldls_1_1vx_1_1_common_phy_config_chip.html", "classhaldls_1_1vx_1_1_common_phy_config_chip" ],
    [ "CommonPhyConfigFPGA", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a.html", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a" ],
    [ "CommonSTPConfig", "classhaldls_1_1vx_1_1_common_s_t_p_config.html", "classhaldls_1_1vx_1_1_common_s_t_p_config" ],
    [ "CommonSynramConfig", "classhaldls_1_1vx_1_1_common_synram_config.html", "classhaldls_1_1vx_1_1_common_synram_config" ],
    [ "CorrelationReset", "classhaldls_1_1vx_1_1_correlation_reset.html", "classhaldls_1_1vx_1_1_correlation_reset" ],
    [ "CrossbarInputDropCounter", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter.html", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter" ],
    [ "CrossbarNode", "classhaldls_1_1vx_1_1_crossbar_node.html", "classhaldls_1_1vx_1_1_crossbar_node" ],
    [ "CrossbarOutputConfig", "classhaldls_1_1vx_1_1_crossbar_output_config.html", "classhaldls_1_1vx_1_1_crossbar_output_config" ],
    [ "CrossbarOutputEventCounter", "classhaldls_1_1vx_1_1_crossbar_output_event_counter.html", "classhaldls_1_1vx_1_1_crossbar_output_event_counter" ],
    [ "DACChannel", "classhaldls_1_1vx_1_1_d_a_c_channel.html", "classhaldls_1_1vx_1_1_d_a_c_channel" ],
    [ "DACControl", "classhaldls_1_1vx_1_1_d_a_c_control.html", "classhaldls_1_1vx_1_1_d_a_c_control" ],
    [ "DifferentialWriteTrait", "classhaldls_1_1vx_1_1_differential_write_trait.html", null ],
    [ "EventRecordingConfig", "classhaldls_1_1vx_1_1_event_recording_config.html", "classhaldls_1_1vx_1_1_event_recording_config" ],
    [ "ExternalPPUMemoryByte", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte.html", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte" ],
    [ "FPGADeviceDNA", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a.html", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a" ],
    [ "HasLocalData", "structhaldls_1_1vx_1_1_has_local_data.html", null ],
    [ "HasLocalData< T, typename boost::enable_if_has_type< typename T::has_local_data >::type >", "structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01000b7c52ec4a96196c587f73152a0d09.html", null ],
    [ "HasLocalData< T, typename boost::enable_if_has_type< typename T::is_leaf_node >::type >", "structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01a312ede60dae1b310c1c78db43ae5e4c.html", null ],
    [ "HicannARQStatus", "classhaldls_1_1vx_1_1_hicann_a_r_q_status.html", "classhaldls_1_1vx_1_1_hicann_a_r_q_status" ],
    [ "HighspeedLinkNotification", "classhaldls_1_1vx_1_1_highspeed_link_notification.html", "classhaldls_1_1vx_1_1_highspeed_link_notification" ],
    [ "INA219Config", "classhaldls_1_1vx_1_1_i_n_a219_config.html", "classhaldls_1_1vx_1_1_i_n_a219_config" ],
    [ "INA219Status", "classhaldls_1_1vx_1_1_i_n_a219_status.html", "classhaldls_1_1vx_1_1_i_n_a219_status" ],
    [ "JTAGClockScaler", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler.html", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler" ],
    [ "JTAGIdCode", "classhaldls_1_1vx_1_1_j_t_a_g_id_code.html", "classhaldls_1_1vx_1_1_j_t_a_g_id_code" ],
    [ "MADCConfig", "classhaldls_1_1vx_1_1_m_a_d_c_config.html", "classhaldls_1_1vx_1_1_m_a_d_c_config" ],
    [ "MADCControl", "classhaldls_1_1vx_1_1_m_a_d_c_control.html", "classhaldls_1_1vx_1_1_m_a_d_c_control" ],
    [ "MADCSampleFromChip", "classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip.html", "classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip" ],
    [ "NeuronBackendConfig", "classhaldls_1_1vx_1_1_neuron_backend_config.html", "classhaldls_1_1vx_1_1_neuron_backend_config" ],
    [ "NeuronBackendSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config" ],
    [ "NeuronConfig", "classhaldls_1_1vx_1_1_neuron_config.html", "classhaldls_1_1vx_1_1_neuron_config" ],
    [ "NeuronReset", "classhaldls_1_1vx_1_1_neuron_reset.html", "classhaldls_1_1vx_1_1_neuron_reset" ],
    [ "NeuronResetQuad", "classhaldls_1_1vx_1_1_neuron_reset_quad.html", "classhaldls_1_1vx_1_1_neuron_reset_quad" ],
    [ "NeuronSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config" ],
    [ "NullPayloadReadable", "classhaldls_1_1vx_1_1_null_payload_readable.html", "classhaldls_1_1vx_1_1_null_payload_readable" ],
    [ "PADIEvent", "classhaldls_1_1vx_1_1_p_a_d_i_event.html", "classhaldls_1_1vx_1_1_p_a_d_i_event" ],
    [ "PadMultiplexerConfig", "classhaldls_1_1vx_1_1_pad_multiplexer_config.html", "classhaldls_1_1vx_1_1_pad_multiplexer_config" ],
    [ "PerfTest", "classhaldls_1_1vx_1_1_perf_test.html", "classhaldls_1_1vx_1_1_perf_test" ],
    [ "PerfTestStatus", "classhaldls_1_1vx_1_1_perf_test_status.html", "classhaldls_1_1vx_1_1_perf_test_status" ],
    [ "PhyConfigChip", "classhaldls_1_1vx_1_1_phy_config_chip.html", "classhaldls_1_1vx_1_1_phy_config_chip" ],
    [ "PhyConfigFPGA", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a.html", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a" ],
    [ "PhyStatus", "classhaldls_1_1vx_1_1_phy_status.html", "classhaldls_1_1vx_1_1_phy_status" ],
    [ "PLLClockOutputBlock", "classhaldls_1_1vx_1_1_p_l_l_clock_output_block.html", "classhaldls_1_1vx_1_1_p_l_l_clock_output_block" ],
    [ "PLLSelfTest", "classhaldls_1_1vx_1_1_p_l_l_self_test.html", "classhaldls_1_1vx_1_1_p_l_l_self_test" ],
    [ "PLLSelfTestStatus", "classhaldls_1_1vx_1_1_p_l_l_self_test_status.html", "classhaldls_1_1vx_1_1_p_l_l_self_test_status" ],
    [ "PPUControlRegister", "classhaldls_1_1vx_1_1_p_p_u_control_register.html", "classhaldls_1_1vx_1_1_p_p_u_control_register" ],
    [ "PPUMemory", "classhaldls_1_1vx_1_1_p_p_u_memory.html", "classhaldls_1_1vx_1_1_p_p_u_memory" ],
    [ "PPUMemoryBlock", "classhaldls_1_1vx_1_1_p_p_u_memory_block.html", "classhaldls_1_1vx_1_1_p_p_u_memory_block" ],
    [ "PPUMemoryWord", "classhaldls_1_1vx_1_1_p_p_u_memory_word.html", "classhaldls_1_1vx_1_1_p_p_u_memory_word" ],
    [ "PPUStatusRegister", "classhaldls_1_1vx_1_1_p_p_u_status_register.html", "classhaldls_1_1vx_1_1_p_p_u_status_register" ],
    [ "ReadoutSourceSelection", "classhaldls_1_1vx_1_1_readout_source_selection.html", "classhaldls_1_1vx_1_1_readout_source_selection" ],
    [ "ResetChip", "classhaldls_1_1vx_1_1_reset_chip.html", "classhaldls_1_1vx_1_1_reset_chip" ],
    [ "ResetJTAGTap", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap.html", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap" ],
    [ "ShiftRegister", "classhaldls_1_1vx_1_1_shift_register.html", "classhaldls_1_1vx_1_1_shift_register" ],
    [ "SpikeCounterRead", "classhaldls_1_1vx_1_1_spike_counter_read.html", "classhaldls_1_1vx_1_1_spike_counter_read" ],
    [ "SpikeCounterReset", "classhaldls_1_1vx_1_1_spike_counter_reset.html", "classhaldls_1_1vx_1_1_spike_counter_reset" ],
    [ "SpikeFromChip", "classhaldls_1_1vx_1_1_spike_from_chip.html", "classhaldls_1_1vx_1_1_spike_from_chip" ],
    [ "SpikeLabel", "structhaldls_1_1vx_1_1_spike_label.html", "structhaldls_1_1vx_1_1_spike_label" ],
    [ "SpikePack1ToChip", "classhaldls_1_1vx_1_1_spike_pack1_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack1_to_chip" ],
    [ "SpikePack2ToChip", "classhaldls_1_1vx_1_1_spike_pack2_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack2_to_chip" ],
    [ "SpikePack3ToChip", "classhaldls_1_1vx_1_1_spike_pack3_to_chip.html", "classhaldls_1_1vx_1_1_spike_pack3_to_chip" ],
    [ "SynapseBiasSelection", "classhaldls_1_1vx_1_1_synapse_bias_selection.html", "classhaldls_1_1vx_1_1_synapse_bias_selection" ],
    [ "SynapseCorrelationCalibQuad", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad.html", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad" ],
    [ "SynapseDriverConfig", "classhaldls_1_1vx_1_1_synapse_driver_config.html", "classhaldls_1_1vx_1_1_synapse_driver_config" ],
    [ "SynapseDriverSRAMTimingConfig", "classhaldls_1_1vx_1_1_synapse_driver_s_r_a_m_timing_config.html", "classhaldls_1_1vx_1_1_synapse_driver_s_r_a_m_timing_config" ],
    [ "SynapseLabelQuad", "classhaldls_1_1vx_1_1_synapse_label_quad.html", "classhaldls_1_1vx_1_1_synapse_label_quad" ],
    [ "SynapseQuad", "classhaldls_1_1vx_1_1_synapse_quad.html", "classhaldls_1_1vx_1_1_synapse_quad" ],
    [ "SynapseWeightQuad", "classhaldls_1_1vx_1_1_synapse_weight_quad.html", "classhaldls_1_1vx_1_1_synapse_weight_quad" ],
    [ "SystimeSync", "classhaldls_1_1vx_1_1_systime_sync.html", "classhaldls_1_1vx_1_1_systime_sync" ],
    [ "SystimeSyncBase", "classhaldls_1_1vx_1_1_systime_sync_base.html", "classhaldls_1_1vx_1_1_systime_sync_base" ],
    [ "Timer", "classhaldls_1_1vx_1_1_timer.html", "classhaldls_1_1vx_1_1_timer" ]
];