Analysis & Synthesis report for SOC
Sat Sep 05 10:17:36 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|prgstate
 11. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state
 12. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|inputstate
 13. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot1
 14. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot2
 15. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_state
 16. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|writecache_state
 17. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state
 18. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charramstate
 19. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate
 20. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState
 21. State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|comState
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Registers Added for RAM Pass-Through Logic
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_ebs1:auto_generated
 30. Source assignments for VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_ets1:auto_generated
 31. Source assignments for VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_o422:auto_generated
 32. Source assignments for VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_v5k1:auto_generated
 33. Source assignments for VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_e7d1:auto_generated
 34. Source assignments for VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_c3t1:auto_generated
 35. Source assignments for VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_f2k1:auto_generated
 36. Parameter Settings for User Entity Instance: Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i
 37. Parameter Settings for User Entity Instance: poweronreset:myw_reset|debounce:mydb
 38. Parameter Settings for User Entity Instance: poweronreset:myw_reset|debounce:mydb2
 39. Parameter Settings for User Entity Instance: video_vga_dither:mydither
 40. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst
 41. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|debounce:ps2m_db
 42. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|debounce:ps2k_db
 43. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68
 44. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU
 45. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom
 46. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram
 47. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram
 48. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram
 49. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter
 50. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter
 51. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter
 52. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter
 53. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter
 54. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter
 55. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM
 56. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga
 57. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster
 58. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen
 59. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom
 60. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom
 61. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral
 62. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart
 63. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard
 64. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse
 65. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio
 66. Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv
 67. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0
 68. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0
 69. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0
 70. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0
 71. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0
 72. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0
 73. Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0
 74. altsyncram Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3"
 76. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2"
 77. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1"
 78. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0"
 79. Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio"
 80. Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse"
 81. Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard"
 82. Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral"
 83. Port Connectivity Checks: "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom"
 84. Port Connectivity Checks: "VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster"
 85. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram"
 86. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram"
 87. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"
 88. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram"
 89. Port Connectivity Checks: "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom"
 90. Port Connectivity Checks: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"
 91. Port Connectivity Checks: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"
 92. Port Connectivity Checks: "VirtualToplevel:tg68tst|interrupt_controller:myint"
 93. Port Connectivity Checks: "VirtualToplevel:tg68tst|debounce:ps2k_db"
 94. Port Connectivity Checks: "VirtualToplevel:tg68tst|debounce:ps2m_db"
 95. Port Connectivity Checks: "VirtualToplevel:tg68tst"
 96. Port Connectivity Checks: "statusleds_pwm:myleds"
 97. Port Connectivity Checks: "Clock_50to100_Dual:mypll"
 98. Post-Synthesis Netlist Statistics for Top Partition
 99. Elapsed Time Per Partition
100. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Sep 05 10:17:35 2020       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; SOC                                         ;
; Top-level Entity Name           ; C5BoardToplevel                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3839                                        ;
; Total pins                      ; 134                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 107,520                                     ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23I7        ;                    ;
; Top-level entity name                                                           ; C5BoardToplevel    ; SOC                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.30        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  76.6%      ;
;     Processor 3            ;  76.6%      ;
;     Processor 4            ;  76.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                                                          ; Library            ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Clock_50to100_Dual.vhd                             ; yes             ; User Wizard-Generated File                            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd                       ;                    ;
; Clock_50to100_Dual/Clock_50to100_Dual_0002.v       ; yes             ; User Verilog HDL File                                 ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v ; Clock_50to100_Dual ;
; ../../../Board/c5board/statusleds_pwm.vhd          ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/statusleds_pwm.vhd                                                     ;                    ;
; ../../../Board/c5board/C5BoardToplevel.vhd         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd                                                    ;                    ;
; ../../../RTL/Peripherals/spi.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/spi.vhd                                                              ;                    ;
; ../../../RTL/Peripherals/peripheral_controller.vhd ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd                                            ;                    ;
; ../../../RTL/Peripherals/io_ps2_com.vhd            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/io_ps2_com.vhd                                                       ;                    ;
; ../../../RTL/Peripherals/interrupt_controller.vhd  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/interrupt_controller.vhd                                             ;                    ;
; ../../../CharROM/CharROM_ROM.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/CharROM/CharROM_ROM.vhd                                                              ;                    ;
; ../../../RTL/Video/video_vga_master.vhd            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_master.vhd                                                       ;                    ;
; ../../../RTL/Video/video_vga_dither.vhd            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_dither.vhd                                                       ;                    ;
; ../../../RTL/Video/vga_controller.vhd              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd                                                         ;                    ;
; ../../../RTL/Video/chargen.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd                                                                ;                    ;
; ../../../RTL/Memory/TwoWayCache.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v                                                             ;                    ;
; ../../../RTL/Memory/sdram.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd                                                                 ;                    ;
; ../../RTL/Toplevel_Config.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/Toplevel_Config.vhd                                                          ;                    ;
; ../../RTL/SOC_VirtualToplevel.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd                                                      ;                    ;
; ../../../RTL/Peripherals/simple_uart.vhd           ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/simple_uart.vhd                                                      ;                    ;
; ../../../RTL/CPU/TG68KdotC_Kernel.vhd              ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd                                                         ;                    ;
; ../../../RTL/CPU/TG68K_Pack.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_Pack.vhd                                                               ;                    ;
; ../../../RTL/CPU/TG68K_ALU.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd                                                                ;                    ;
; ../../../RTL/Peripherals/cascade_timer.vhd         ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd                                                    ;                    ;
; ../../../RTL/Memory/DMACache.vhd                   ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd                                                              ;                    ;
; ../../../RTL/Memory/DualPortRAM.vhd                ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DualPortRAM.vhd                                                           ;                    ;
; ../../../RTL/Misc/Debounce.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/Debounce.vhd                                                                ;                    ;
; ../../Firmware/sdbootstrap_ROM.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/Firmware/sdbootstrap_ROM.vhd                                                     ;                    ;
; ../../../RTL/Memory/DMACache_pkg.vhd               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache_pkg.vhd                                                          ;                    ;
; ../../RTL/DMACache_config.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/DMACache_config.vhd                                                          ;                    ;
; ../../../RTL/Memory/DMACacheRAM.vhd                ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd                                                           ;                    ;
; ../../../RTL/Misc/poweronreset.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd                                                            ;                    ;
; ../../../RTL/Sound/sound_controller.vhd            ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd                                                       ;                    ;
; ../../../RTL/Sound/sound_wrapper.vhd               ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd                                                          ;                    ;
; ../../../RTL/Misc/risingedge_divider.vhd           ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd                                                      ;                    ;
; ../../../RTL/Sound/hybrid_pwm_sd.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/hybrid_pwm_sd.v                                                            ;                    ;
; ../../../RTL/Misc/FIFO_Counter.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/FIFO_Counter.vhd                                                            ;                    ;
; altera_pll.v                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                                                   ;                    ;
; altsyncram.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                 ;                    ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                          ;                    ;
; lpm_mux.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                    ;                    ;
; lpm_decode.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                 ;                    ;
; aglobal201.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                                                 ;                    ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                  ;                    ;
; altrom.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                     ;                    ;
; altram.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                     ;                    ;
; altdpram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                   ;                    ;
; db/altsyncram_ebs1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ebs1.tdf                       ;                    ;
; db/altsyncram_ets1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ets1.tdf                       ;                    ;
; db/altsyncram_o422.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_o422.tdf                       ;                    ;
; db/soc.ram0_sdbootstrap_rom_65f34fce.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/soc.ram0_sdbootstrap_rom_65f34fce.hdl.mif ;                    ;
; db/altsyncram_v5k1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_v5k1.tdf                       ;                    ;
; db/altsyncram_e7d1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_e7d1.tdf                       ;                    ;
; db/soc.ram0_charrom_rom_dc07042c.hdl.mif           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/soc.ram0_charrom_rom_dc07042c.hdl.mif     ;                    ;
; db/altsyncram_c3t1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_c3t1.tdf                       ;                    ;
; db/altsyncram_f2k1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_f2k1.tdf                       ;                    ;
+----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3481                                                                                                            ;
;                                             ;                                                                                                                 ;
; Combinational ALUT usage for logic          ; 5345                                                                                                            ;
;     -- 7 input functions                    ; 83                                                                                                              ;
;     -- 6 input functions                    ; 1105                                                                                                            ;
;     -- 5 input functions                    ; 1176                                                                                                            ;
;     -- 4 input functions                    ; 964                                                                                                             ;
;     -- <=3 input functions                  ; 2017                                                                                                            ;
;                                             ;                                                                                                                 ;
; Dedicated logic registers                   ; 3839                                                                                                            ;
;                                             ;                                                                                                                 ;
; I/O pins                                    ; 134                                                                                                             ;
; Total MLAB memory bits                      ; 0                                                                                                               ;
; Total block memory bits                     ; 107520                                                                                                          ;
;                                             ;                                                                                                                 ;
; Total DSP Blocks                            ; 2                                                                                                               ;
;                                             ;                                                                                                                 ;
; Total PLLs                                  ; 3                                                                                                               ;
;     -- PLLs                                 ; 3                                                                                                               ;
;                                             ;                                                                                                                 ;
; Maximum fan-out node                        ; Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i|outclk_wire[2] ;
; Maximum fan-out                             ; 2080                                                                                                            ;
; Total fan-out                               ; 37022                                                                                                           ;
; Average fan-out                             ; 3.86                                                                                                            ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                     ; Entity Name             ; Library Name       ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------------+
; |C5BoardToplevel                                        ; 5345 (2)            ; 3839 (0)                  ; 107520            ; 2          ; 134  ; 0            ; |C5BoardToplevel                                                                                                                                                        ; C5BoardToplevel         ; work               ;
;    |Clock_50to100_Dual:mypll|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|Clock_50to100_Dual:mypll                                                                                                                               ; Clock_50to100_Dual      ; work               ;
;       |Clock_50to100_Dual_0002:clock_50to100_dual_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst                                                                               ; Clock_50to100_Dual_0002 ; Clock_50to100_Dual ;
;          |altera_pll:altera_pll_i|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i                                                       ; altera_pll              ; work               ;
;    |VirtualToplevel:tg68tst|                            ; 5095 (77)           ; 3677 (112)                ; 107520            ; 2          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst                                                                                                                                ; VirtualToplevel         ; work               ;
;       |DMACache:mydmacache|                             ; 379 (303)           ; 443 (366)                 ; 8192              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache                                                                                                            ; DMACache                ; work               ;
;          |DMACacheRAM:myDMACacheRAM|                    ; 20 (20)             ; 35 (35)                   ; 8192              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM                                                                                  ; DMACacheRAM             ; work               ;
;             |altsyncram:ram_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0                                                             ; altsyncram              ; work               ;
;                |altsyncram_v5k1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_v5k1:auto_generated                              ; altsyncram_v5k1         ; work               ;
;          |FIFO_Counter:\FIFOCounters:0:myfifocounter|   ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter                                                                 ; FIFO_Counter            ; work               ;
;          |FIFO_Counter:\FIFOCounters:1:myfifocounter|   ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter                                                                 ; FIFO_Counter            ; work               ;
;          |FIFO_Counter:\FIFOCounters:2:myfifocounter|   ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter                                                                 ; FIFO_Counter            ; work               ;
;          |FIFO_Counter:\FIFOCounters:3:myfifocounter|   ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter                                                                 ; FIFO_Counter            ; work               ;
;          |FIFO_Counter:\FIFOCounters:4:myfifocounter|   ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter                                                                 ; FIFO_Counter            ; work               ;
;          |FIFO_Counter:\FIFOCounters:5:myfifocounter|   ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter                                                                 ; FIFO_Counter            ; work               ;
;       |TG68KdotC_Kernel:myTG68|                         ; 2748 (1951)         ; 1266 (1106)               ; 512               ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68                                                                                                        ; TG68KdotC_Kernel        ; work               ;
;          |TG68K_ALU:ALU|                                ; 797 (797)           ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU                                                                                          ; TG68K_ALU               ; work               ;
;          |altsyncram:regfile_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0                                                                               ; altsyncram              ; work               ;
;             |altsyncram_f2k1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_f2k1:auto_generated                                                ; altsyncram_f2k1         ; work               ;
;       |interrupt_controller:myint|                      ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|interrupt_controller:myint                                                                                                     ; interrupt_controller    ; work               ;
;       |peripheral_controller:myperipheral|              ; 678 (140)           ; 579 (108)                 ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral                                                                                             ; peripheral_controller   ; work               ;
;          |cascade_timer:mytimer|                        ; 249 (249)           ; 215 (215)                 ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer                                                                       ; cascade_timer           ; work               ;
;          |io_ps2_com:mykeyboard|                        ; 80 (80)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard                                                                       ; io_ps2_com              ; work               ;
;          |io_ps2_com:mymouse|                           ; 82 (82)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse                                                                          ; io_ps2_com              ; work               ;
;          |simple_uart:myuart|                           ; 93 (93)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart                                                                          ; simple_uart             ; work               ;
;          |spi_interface:myspi|                          ; 34 (34)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi                                                                         ; spi_interface           ; work               ;
;       |sdbootstrap_ROM:mybootrom|                       ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom                                                                                                      ; sdbootstrap_ROM         ; work               ;
;          |altsyncram:ram_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0                                                                                 ; altsyncram              ; work               ;
;             |altsyncram_o422:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_o422:auto_generated                                                  ; altsyncram_o422         ; work               ;
;       |sdram:mysdram|                                   ; 363 (218)           ; 254 (175)                 ; 41472             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram                                                                                                                  ; sdram                   ; work               ;
;          |TwoWayCache:mytwc|                            ; 145 (145)           ; 79 (79)                   ; 41472             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc                                                                                                ; TwoWayCache             ; work               ;
;             |DualPortRAM:dataram|                       ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram                                                                            ; DualPortRAM             ; work               ;
;                |altsyncram:ram_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0                                                       ; altsyncram              ; work               ;
;                   |altsyncram_c3t1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_c3t1:auto_generated                        ; altsyncram_c3t1         ; work               ;
;             |DualPortRAM:tagram|                        ; 0 (0)               ; 0 (0)                     ; 4608              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram                                                                             ; DualPortRAM             ; work               ;
;                |altsyncram:ram_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4608              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0                                                        ; altsyncram              ; work               ;
;                   |altsyncram_ets1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4608              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_ets1:auto_generated                         ; altsyncram_ets1         ; work               ;
;       |sound_wrapper:myaudio|                           ; 484 (0)             ; 607 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio                                                                                                          ; sound_wrapper           ; work               ;
;          |risingedge_divider:myclkdiv|                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv                                                                              ; risingedge_divider      ; work               ;
;          |sound_controller:channel0|                    ; 119 (119)           ; 150 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0                                                                                ; sound_controller        ; work               ;
;          |sound_controller:channel1|                    ; 116 (116)           ; 150 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1                                                                                ; sound_controller        ; work               ;
;          |sound_controller:channel2|                    ; 120 (120)           ; 150 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2                                                                                ; sound_controller        ; work               ;
;          |sound_controller:channel3|                    ; 121 (121)           ; 150 (150)                 ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3                                                                                ; sound_controller        ; work               ;
;       |vga_controller:myvga|                            ; 354 (222)           ; 409 (335)                 ; 24576             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga                                                                                                           ; vga_controller          ; work               ;
;          |charactergenerator:mychargen|                 ; 61 (61)             ; 44 (44)                   ; 24576             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen                                                                              ; charactergenerator      ; work               ;
;             |CharROM_ROM:mycharrom|                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom                                                        ; CharROM_ROM             ; work               ;
;                |altsyncram:rom_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0                                   ; altsyncram              ; work               ;
;                   |altsyncram_e7d1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_e7d1:auto_generated    ; altsyncram_e7d1         ; work               ;
;             |DualPortRAM:mymessagerom|                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom                                                     ; DualPortRAM             ; work               ;
;                |altsyncram:ram_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0                                ; altsyncram              ; work               ;
;                   |altsyncram_ebs1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_ebs1:auto_generated ; altsyncram_ebs1         ; work               ;
;          |video_vga_master:myVgaMaster|                 ; 71 (71)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster                                                                              ; video_vga_master        ; work               ;
;    |hybrid_pwm_sd:\audio2:leftsd|                       ; 64 (64)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|hybrid_pwm_sd:\audio2:leftsd                                                                                                                           ; hybrid_pwm_sd           ; work               ;
;    |hybrid_pwm_sd:\audio2:rightsd|                      ; 64 (64)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|hybrid_pwm_sd:\audio2:rightsd                                                                                                                          ; hybrid_pwm_sd           ; work               ;
;    |poweronreset:myw_reset|                             ; 89 (40)             ; 59 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|poweronreset:myw_reset                                                                                                                                 ; poweronreset            ; work               ;
;       |debounce:mydb2|                                  ; 31 (31)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|poweronreset:myw_reset|debounce:mydb2                                                                                                                  ; debounce                ; work               ;
;       |debounce:mydb|                                   ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|poweronreset:myw_reset|debounce:mydb                                                                                                                   ; debounce                ; work               ;
;    |video_vga_dither:mydither|                          ; 31 (31)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |C5BoardToplevel|video_vga_dither:mydither                                                                                                                              ; video_vga_dither        ; work               ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_v5k1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                         ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_f2k1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                         ;
; VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_o422:auto_generated|ALTSYNCRAM                                                  ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_c3t1:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 2048         ; 18           ; 2048         ; 18           ; 36864 ; None                                         ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_ets1:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 512          ; 18           ; 512          ; 18           ; 9216  ; None                                         ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_e7d1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif     ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_ebs1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|prgstate                                                                                                                                   ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+
; Name                ; prgstate.peripheral ; prgstate.audio ; prgstate.vga ; prgstate.waitvga ; prgstate.waitwrite ; prgstate.waitread ; prgstate.rom ; prgstate.mem ; prgstate.pause ; prgstate.run ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+
; prgstate.run        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 0            ;
; prgstate.pause      ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 1              ; 1            ;
; prgstate.mem        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 1            ; 0              ; 1            ;
; prgstate.rom        ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 1            ; 0            ; 0              ; 1            ;
; prgstate.waitread   ; 0                   ; 0              ; 0            ; 0                ; 0                  ; 1                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.waitwrite  ; 0                   ; 0              ; 0            ; 0                ; 1                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.waitvga    ; 0                   ; 0              ; 0            ; 1                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.vga        ; 0                   ; 0              ; 1            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.audio      ; 0                   ; 1              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
; prgstate.peripheral ; 1                   ; 0              ; 0            ; 0                ; 0                  ; 0                 ; 0            ; 0            ; 0              ; 1            ;
+---------------------+---------------------+----------------+--------------+------------------+--------------------+-------------------+--------------+--------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; Name                   ; micro_state.div_end2 ; micro_state.div_end1 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul_end2 ; micro_state.mul_end1 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.bf1 ; micro_state.rota1 ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.movec1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.trap0 ; micro_state.rte3 ; micro_state.rte2 ; micro_state.rte1 ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.unlink2 ; micro_state.unlink1 ; micro_state.link2 ; micro_state.link1 ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem3 ; micro_state.movem2 ; micro_state.movem1 ; micro_state.dbcc1 ; micro_state.nopnop ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra1 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_229_4 ; micro_state.st_229_3 ; micro_state.st_229_2 ; micro_state.st_229_1 ; micro_state.ld_229_4 ; micro_state.ld_229_3 ; micro_state.ld_229_2 ; micro_state.ld_229_1 ; micro_state.ld_AnXnbd3 ; micro_state.ld_AnXnbd2 ; micro_state.ld_AnXnbd1 ; micro_state.st_dAn1 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.idle ; micro_state.nop ; micro_state.ld_nn ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; micro_state.ld_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 0                 ;
; micro_state.nop        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 1               ; 1                 ;
; micro_state.idle       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 1                ; 0               ; 1                 ;
; micro_state.st_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 1                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 1                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 1                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 1                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 1                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd1 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 1                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd2 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd3 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bra1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.nopnop     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.dbcc1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.andi       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 1                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.op_AxAy    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 1                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cmpm       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 1                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 1                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink2    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int4       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap0      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap3      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movec1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep4     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep5     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rota1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bf1        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 1               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 1                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div2       ; 0                    ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div3       ; 0                    ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div4       ; 0                    ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end1   ; 0                    ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end2   ; 1                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|inputstate                                                                                          ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+
; Name            ; inputstate.rcv8 ; inputstate.rcv7 ; inputstate.rcv6 ; inputstate.rcv5 ; inputstate.rcv4 ; inputstate.rcv3 ; inputstate.rcv2 ; inputstate.rcv1 ; inputstate.rd1 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+
; inputstate.rd1  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ;
; inputstate.rcv1 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1              ;
; inputstate.rcv2 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1              ;
; inputstate.rcv3 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1              ;
; inputstate.rcv4 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv5 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv6 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv7 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
; inputstate.rcv8 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot1                                               ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+
; Name                   ; sdram_slot1.writecache ; sdram_slot1.port1 ; sdram_slot1.port0 ; sdram_slot1.idle ; sdram_slot1.refresh ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+
; sdram_slot1.refresh    ; 0                      ; 0                 ; 0                 ; 0                ; 0                   ;
; sdram_slot1.idle       ; 0                      ; 0                 ; 0                 ; 1                ; 1                   ;
; sdram_slot1.port0      ; 0                      ; 0                 ; 1                 ; 0                ; 1                   ;
; sdram_slot1.port1      ; 0                      ; 1                 ; 0                 ; 0                ; 1                   ;
; sdram_slot1.writecache ; 1                      ; 0                 ; 0                 ; 0                ; 1                   ;
+------------------------+------------------------+-------------------+-------------------+------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot2                                               ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+
; Name                   ; sdram_slot2.writecache ; sdram_slot2.port1 ; sdram_slot2.port0 ; sdram_slot2.refresh ; sdram_slot2.idle ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+
; sdram_slot2.idle       ; 0                      ; 0                 ; 0                 ; 0                   ; 0                ;
; sdram_slot2.refresh    ; 0                      ; 0                 ; 0                 ; 1                   ; 1                ;
; sdram_slot2.port0      ; 0                      ; 0                 ; 1                 ; 0                   ; 1                ;
; sdram_slot2.port1      ; 0                      ; 1                 ; 0                 ; 0                   ; 1                ;
; sdram_slot2.writecache ; 1                      ; 0                 ; 0                 ; 0                   ; 1                ;
+------------------------+------------------------+-------------------+-------------------+---------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_state                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+
; Name              ; sdram_state.ph15 ; sdram_state.ph14 ; sdram_state.ph13 ; sdram_state.ph12 ; sdram_state.ph11 ; sdram_state.ph10 ; sdram_state.ph9_4 ; sdram_state.ph9_3 ; sdram_state.ph9_2 ; sdram_state.ph9_1 ; sdram_state.ph9 ; sdram_state.ph8 ; sdram_state.ph7 ; sdram_state.ph6 ; sdram_state.ph5 ; sdram_state.ph4 ; sdram_state.ph3 ; sdram_state.ph2 ; sdram_state.ph1_4 ; sdram_state.ph1_3 ; sdram_state.ph1_2 ; sdram_state.ph1_1 ; sdram_state.ph1 ; sdram_state.ph0 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+
; sdram_state.ph0   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ;
; sdram_state.ph1   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 1               ;
; sdram_state.ph1_1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 1               ;
; sdram_state.ph1_2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph1_3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph1_4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph2   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph3   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph4   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph5   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph6   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph7   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph8   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_1 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_2 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_3 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph9_4 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph10  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph11  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph12  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph13  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph14  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
; sdram_state.ph15  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ;
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|writecache_state                   ;
+----------------------------+-------------------------+-----------------------+----------------------------+
; Name                       ; writecache_state.finish ; writecache_state.fill ; writecache_state.waitwrite ;
+----------------------------+-------------------------+-----------------------+----------------------------+
; writecache_state.waitwrite ; 0                       ; 0                     ; 0                          ;
; writecache_state.fill      ; 0                       ; 1                     ; 1                          ;
; writecache_state.finish    ; 1                       ; 0                     ; 1                          ;
+----------------------------+-------------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state                                                                                                                                                          ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+
; Name           ; state.FILL9 ; state.FILL8 ; state.FILL7 ; state.FILL6 ; state.FILL5 ; state.FILL4 ; state.FILL3 ; state.FILL2 ; state.WAITFILL ; state.WRITE2 ; state.WRITE1 ; state.PAUSE1 ; state.WAITRD ; state.WAITING ; state.INIT2 ; state.INIT1 ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+
; state.INIT1    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 0           ;
; state.INIT2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 1           ; 1           ;
; state.WAITING  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 1             ; 0           ; 1           ;
; state.WAITRD   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 1            ; 0             ; 0           ; 1           ;
; state.PAUSE1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 1            ; 0            ; 0             ; 0           ; 1           ;
; state.WRITE1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 1            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.WRITE2   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 1            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.WAITFILL ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL2    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL3    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL4    ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL5    ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL6    ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL7    ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL8    ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
; state.FILL9    ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0              ; 0            ; 0            ; 0            ; 0            ; 0             ; 0           ; 1           ;
+----------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+----------------+--------------+--------------+--------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charramstate                                                                                                                                                                                     ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+
; Name                         ; charramstate.readlowerbyte2 ; charramstate.readlowerbyte1 ; charramstate.writelowerbyte1 ; charramstate.writelowerbyte ; charramstate.readupperbyte2 ; charramstate.readupperbyte1 ; charramstate.writeupperbyte1 ; charramstate.writeupperbyte ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+
; charramstate.writeupperbyte  ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 0                           ;
; charramstate.writeupperbyte1 ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 1                            ; 1                           ;
; charramstate.readupperbyte1  ; 0                           ; 0                           ; 0                            ; 0                           ; 0                           ; 1                           ; 0                            ; 1                           ;
; charramstate.readupperbyte2  ; 0                           ; 0                           ; 0                            ; 0                           ; 1                           ; 0                           ; 0                            ; 1                           ;
; charramstate.writelowerbyte  ; 0                           ; 0                           ; 0                            ; 1                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.writelowerbyte1 ; 0                           ; 0                           ; 1                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.readlowerbyte1  ; 0                           ; 1                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
; charramstate.readlowerbyte2  ; 1                           ; 0                           ; 0                            ; 0                           ; 0                           ; 0                           ; 0                            ; 1                           ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate ;
+---------------+--------------+--------------+---------------+----------------------------------------------------------+
; Name          ; rxstate.stop ; rxstate.bits ; rxstate.start ; rxstate.idle                                             ;
+---------------+--------------+--------------+---------------+----------------------------------------------------------+
; rxstate.idle  ; 0            ; 0            ; 0             ; 0                                                        ;
; rxstate.start ; 0            ; 0            ; 1             ; 1                                                        ;
; rxstate.bits  ; 0            ; 1            ; 0             ; 1                                                        ;
; rxstate.stop  ; 1            ; 0            ; 0             ; 1                                                        ;
+---------------+--------------+--------------+---------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|comState                                                                                                                            ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|comState                                                                                                                         ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; Name                          ; comState.stateWaitHighRecv ; comState.stateRecvBit ; comState.stateWaitAck ; comState.stateClockAndDataLow ; comState.stateWaitClockHigh ; comState.stateWaitClockLow ; comState.stateWait100 ; comState.stateIdle ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+
; comState.stateIdle            ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 0                  ;
; comState.stateWait100         ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 1                     ; 1                  ;
; comState.stateWaitClockLow    ; 0                          ; 0                     ; 0                     ; 0                             ; 0                           ; 1                          ; 0                     ; 1                  ;
; comState.stateWaitClockHigh   ; 0                          ; 0                     ; 0                     ; 0                             ; 1                           ; 0                          ; 0                     ; 1                  ;
; comState.stateClockAndDataLow ; 0                          ; 0                     ; 0                     ; 1                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitAck         ; 0                          ; 0                     ; 1                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateRecvBit         ; 0                          ; 1                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
; comState.stateWaitHighRecv    ; 1                          ; 0                     ; 0                     ; 0                             ; 0                           ; 0                          ; 0                     ; 1                  ;
+-------------------------------+----------------------------+-----------------------+-----------------------+-------------------------------+-----------------------------+----------------------------+-----------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                                                                                           ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[0,1]                            ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_int                                    ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[2..15]                          ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[0..15]                           ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[0]           ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|sdram:mysdram|port1_dtack                                                     ; Stuck at VCC due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[29,32,33,75,76]                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[10..31]                                   ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bchg                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bset                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_d32                                  ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_fffo                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_exts                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[0..6]                                       ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_s32                                  ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_ins                                  ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|Flags[5..7]                             ; Stuck at GND due to stuck port data_in                                                                       ;
; video_vga_dither:mydither|dither[0..3,6,7]                                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[0]                             ; Stuck at GND due to stuck port clock_enable                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[0..25]                                            ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[0..3]                                            ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[26..31]                                           ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[0..4]                                  ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[0..5]                                    ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_width[0..4]                                       ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[24..30]                                  ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_reg_addr[0]                                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.reqlen[7..12]                       ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.reqlen[6]                           ; Stuck at VCC due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.reqlen[0..5,13..15]                 ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.reqlen[12..15]                       ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|chardatashift[0]            ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|interrupt_controller:myint|pending[4..6]                                      ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[48..63]                         ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.setreqlen    ; Merged with VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.setaddr ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.setreqlen    ; Merged with VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.setaddr ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.setreqlen    ; Merged with VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.setaddr ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.setreqlen    ; Merged with VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.setaddr ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|ena                  ; Merged with VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|ena                ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgasetaddr                                               ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.setreqlen                      ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0setaddr                                              ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.setreqlen                      ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vblank_int                                               ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.setreqlen                      ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[1]                                        ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[0]                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addrd[0]                                    ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_B[0]                                     ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addrd[1]                                    ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_B[1]                                     ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addrd[2]                                    ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_B[2]                                     ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addrd[3]                                    ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_B[3]                                     ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|WR_AReg                                               ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_A[3]                                     ;
; VirtualToplevel:tg68tst|vga_controller:myvga|red[1]                                                   ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|red[0]                                              ;
; VirtualToplevel:tg68tst|vga_controller:myvga|green[1]                                                 ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|green[0]                                            ;
; VirtualToplevel:tg68tst|vga_controller:myvga|blue[1]                                                  ; Merged with VirtualToplevel:tg68tst|vga_controller:myvga|blue[0]                                             ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[58]                                              ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[57]                                         ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].drain                                        ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[5].valid                            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].drain                                        ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[4].valid                            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].drain                                        ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[3].valid                            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].drain                                        ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[2].valid                            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].drain                                        ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[1].valid                            ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].drain                                        ; Merged with VirtualToplevel:tg68tst|DMACache:mydmacache|channels_to_host[0].valid                            ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[2]                                          ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[1]                                     ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[5]                                          ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[0]                                     ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[15]                                                    ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[15]                                              ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[14]                                                    ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[14]                                              ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[13]                                                    ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[13]                                              ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[12]                                                    ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[12]                                              ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[11]                                                    ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[11]                                              ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[10]                                                    ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[10]                                              ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[9]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[9]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[8]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[8]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[7]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[7]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[6]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[6]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[5]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[5]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[4]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[4]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[3]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[3]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[2]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[2]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[1]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[1]                                               ;
; VirtualToplevel:tg68tst|sdram:mysdram|vga_data[0]                                                     ; Merged with VirtualToplevel:tg68tst|sdram:mysdram|sdata_reg[0]                                               ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[0]                                          ; Stuck at VCC due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memmask[0]                                            ; Stuck at VCC due to stuck port data_in                                                                       ;
; statusleds_pwm:myleds|leds_out[0..3]                                                                  ; Stuck at VCC due to stuck port data_in                                                                       ;
; statusleds_pwm:myleds|counter[0..7]                                                                   ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[0]                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[17]            ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|red[2,3]                                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgadata[11]                                              ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|red[0]                                                   ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|green[2,3]                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgadata[5,6]                                             ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|green[0]                                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|blue[2,3]                                                ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgadata[0]                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|blue[0]                                                  ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph1_1                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph1_2                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph1_3                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph1_4                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph9_1                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph9_2                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph9_3                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_state.ph9_4                                               ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~18                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~19                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~20                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~21                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~22                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~23                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~24                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~25                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~26                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~27                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~28                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~29                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~30                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~31                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~32                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state~33                                      ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.bf1                                       ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd3                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd1                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_AnXnbd2                                ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_1                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.int2                                      ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.int3                                      ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.int4                                      ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_1                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.movem3                                    ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.rte3                                      ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.movec1                                    ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.div_end2                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                ;
; VirtualToplevel:tg68tst|prgstate.waitwrite                                                            ; Merged with VirtualToplevel:tg68tst|prgstate.rom                                                             ;
; VirtualToplevel:tg68tst|prgstate.audio                                                                ; Merged with VirtualToplevel:tg68tst|prgstate.rom                                                             ;
; VirtualToplevel:tg68tst|prgstate.waitvga                                                              ; Merged with VirtualToplevel:tg68tst|prgstate.rom                                                             ;
; VirtualToplevel:tg68tst|prgstate.pause                                                                ; Merged with VirtualToplevel:tg68tst|prgstate.rom                                                             ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_2                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_2                             ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_3                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_3                             ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_4                                  ; Merged with VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_4                             ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                                     ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_2                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.st_229_3                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.ld_229_4                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|writePCbig                                            ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|prgstate.rom                                                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot2.refresh                                             ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sdram:mysdram|sdram_slot2.port0                                               ; Stuck at GND due to stuck port data_in                                                                       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_state.finish                                         ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|brief[0..10]                                          ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[26..31]                        ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[26..31]                                  ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datapointer[26..31]           ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datapointer[26..31]           ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datapointer[26..31]           ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[26..31]                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[26..31]                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[26..31]                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[26..31]                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[26..31]                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[26..31]                                 ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datapointer[26..31]           ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26..31] ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26..31] ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26..31] ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26..31] ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[26..31]                         ; Lost fanout                                                                                                  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[26..31]                              ; Lost fanout                                                                                                  ;
; Total Number of Removed Registers = 429                                                               ;                                                                                                              ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                             ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[32]                                    ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bset,                             ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_fffo,                             ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_ins,                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[25],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[24],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[23],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[22],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[21],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[20],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[19],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[18],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[17],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[16],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[15],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[14],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[13],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[12],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[11],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[10],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[9],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[8],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[7],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[6],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[5],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[4],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[3],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[2],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[1],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[0],                                            ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[3],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[2],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[1],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|CACR[0],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[26],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[27],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[28],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[29],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[30],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|VBR[31],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[4],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[5]                                    ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[29]                                    ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[5],                                      ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[4],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[1],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[0],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_s32,                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[0],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[1],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[2],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[24],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[25],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[28],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[29],                                  ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[62],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[61],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[60],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[59],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[58],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[57],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[56],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[55],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[54],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[53],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[52],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[51],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[50],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[49],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[48],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|wbmemmask[0],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memmask[0]                                         ;
; video_vga_dither:mydither|dither[7]                                                         ; Stuck at GND              ; VirtualToplevel:tg68tst|vga_controller:myvga|red[3],                                               ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|vga_controller:myvga|red[2],                                               ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgadata[11],                                          ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|red[0],                                               ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|green[3],                                             ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|green[2],                                             ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgadata[5],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgadata[6],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|green[0],                                             ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|blue[3],                                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|blue[2],                                              ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgadata[0],                                           ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|blue[0]                                               ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[26]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[26],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[26], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[26], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[26], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[26], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[26],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[26]                               ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[27]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[27],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[27], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[27], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[27], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[27],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[27]                               ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[28]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[28],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[28], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[28], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[28], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[28], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[28],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[28]                               ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[29]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[29],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[29], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[29], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[29], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[29], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[29],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[29]                               ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[30]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[30],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[30], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[30], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[30], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[30], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[30],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[30]                               ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[31]                           ; Lost Fanouts              ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[31],                                 ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[31], ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|vgachannel_fromhost.addr[31],                         ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[31]                               ;
; statusleds_pwm:myleds|counter[2]                                                            ; Lost Fanouts              ; statusleds_pwm:myleds|counter[3], statusleds_pwm:myleds|counter[4],                                ;
;                                                                                             ;                           ; statusleds_pwm:myleds|counter[5], statusleds_pwm:myleds|counter[1],                                ;
;                                                                                             ;                           ; statusleds_pwm:myleds|counter[0]                                                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[75]                                    ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_exts,                             ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_shift[3],                                   ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_width[2],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_width[3],                                      ;
;                                                                                             ;                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_width[4]                                       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[76]                                    ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bf_bchg,                             ;
;                                                                                             ; due to stuck port data_in ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|alu_bf_loffset[0]                                  ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[1]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[1]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_int                          ; Stuck at GND              ; VirtualToplevel:tg68tst|interrupt_controller:myint|pending[4]                                      ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[2]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[2]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[3]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[3]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[4]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[4]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[5]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[5]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[6]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[6]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[7]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[7]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[8]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[8]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[9]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[9]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[10]                   ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[10]                           ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[11]                   ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[11]                           ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[12]                   ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[12]                           ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[13]                   ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[13]                           ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[14]                   ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[14]                           ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[15]                   ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[15]                           ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|trigger[0] ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[0]                          ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|sdram:mysdram|port1_dtack                                           ; Stuck at VCC              ; VirtualToplevel:tg68tst|vga_reg_addr[0]                                                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state.trap1                           ; Stuck at GND              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|writePCbig                                         ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[26]                  ; Lost Fanouts              ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[26]                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[27]                  ; Lost Fanouts              ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[27]                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[28]                  ; Lost Fanouts              ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[28]                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[29]                  ; Lost Fanouts              ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[29]                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[30]                  ; Lost Fanouts              ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[30]                                   ;
; VirtualToplevel:tg68tst|vga_controller:myvga|spr0channel_fromhost.addr[31]                  ; Lost Fanouts              ; VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_pointer[31]                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[6]                                ; Lost Fanouts              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[30]                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[3]                                ; Lost Fanouts              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[27]                                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|bf_ext_in[2]                                ; Lost Fanouts              ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_in[26]                                   ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s2[0]                    ; Stuck at GND              ; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|gpio_in_s[0]                            ;
;                                                                                             ; due to stuck port data_in ;                                                                                                    ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3839  ;
; Number of registers using Synchronous Clear  ; 482   ;
; Number of registers using Synchronous Load   ; 665   ;
; Number of registers using Asynchronous Clear ; 582   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2968  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                            ;
+-----------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------+---------+
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_cs                             ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txd             ; 2       ;
; poweronreset:myw_reset|power_hold                                                             ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[7]                                        ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[6]                                        ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[5]                                        ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[4]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[2]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[1]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[8]                                        ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[7]                                       ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[6]                                       ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[5]                                       ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[4]                                       ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[2]                                       ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[8]                                       ; 2       ;
; VirtualToplevel:tg68tst|sdram:mysdram|slot2_bank[0]                                           ; 5       ;
; VirtualToplevel:tg68tst|sdram:mysdram|slot2_bank[1]                                           ; 5       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_dqm[2]                                       ; 2       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_dqm[0]                                       ; 2       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_dqm[1]                                       ; 2       ;
; VirtualToplevel:tg68tst|sdram:mysdram|writecache_dqm[3]                                       ; 2       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|extend_rw                          ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[4]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[7]                                        ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[6]                                        ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[5]                                        ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[9]                                        ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[4]                                       ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[7]                                       ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[9]                                       ; 2       ;
; hybrid_pwm_sd:\audio2:leftsd|pwmthreshold[4]                                                  ; 1       ;
; hybrid_pwm_sd:\audio2:rightsd|pwmthreshold[4]                                                 ; 1       ;
; poweronreset:myw_reset|counter[5]                                                             ; 2       ;
; poweronreset:myw_reset|counter[11]                                                            ; 2       ;
; poweronreset:myw_reset|counter[12]                                                            ; 2       ;
; poweronreset:myw_reset|counter[13]                                                            ; 2       ;
; poweronreset:myw_reset|counter[14]                                                            ; 2       ;
; poweronreset:myw_reset|counter[15]                                                            ; 2       ;
; poweronreset:myw_reset|counter[0]                                                             ; 2       ;
; poweronreset:myw_reset|counter[1]                                                             ; 2       ;
; poweronreset:myw_reset|counter[2]                                                             ; 2       ;
; poweronreset:myw_reset|counter[3]                                                             ; 2       ;
; poweronreset:myw_reset|counter[4]                                                             ; 2       ;
; poweronreset:myw_reset|counter[6]                                                             ; 2       ;
; poweronreset:myw_reset|counter[7]                                                             ; 2       ;
; poweronreset:myw_reset|counter[8]                                                             ; 2       ;
; poweronreset:myw_reset|counter[9]                                                             ; 2       ;
; poweronreset:myw_reset|counter[10]                                                            ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[9]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[0]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[2]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[3]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|htotal[5]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|htotal[8]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|htotal[9]                                        ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hsize[9]                                         ; 3       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|hsize[7]                                         ; 3       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vsize[7]                                         ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vsize[6]                                         ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vsize[5]                                         ; 2       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|vsize[8]                                         ; 2       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txready         ; 4       ;
; poweronreset:myw_reset|debounce:mydb|regin                                                    ; 3       ;
; poweronreset:myw_reset|debounce:mydb|debtemp                                                  ; 2       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[8]  ; 1       ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Reset                                         ; 176     ;
; VirtualToplevel:tg68tst|vga_controller:myvga|clocks_per_pixel[0]                              ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|clocks_per_pixel[1]                              ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[9]               ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[8]               ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[7]               ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[6]               ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_clock_divisor[4]               ; 3       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|framebuffer_pointer[20]                          ; 1       ;
; VirtualToplevel:tg68tst|interrupt_controller:myint|int_out[0]                                 ; 8       ;
; VirtualToplevel:tg68tst|interrupt_controller:myint|int_out[1]                                 ; 8       ;
; VirtualToplevel:tg68tst|interrupt_controller:myint|int_out[2]                                 ; 8       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[0]                           ; 2       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|clkReg       ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|clkReg          ; 3       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[1]                           ; 2       ;
; hybrid_pwm_sd:\audio2:leftsd|sigma[10]                                                        ; 1       ;
; hybrid_pwm_sd:\audio2:rightsd|sigma[10]                                                       ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|chargen_rw                                       ; 8       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[0]      ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[1]      ; 1       ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[2]      ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[10] ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[13] ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[4]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[9]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[8]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[2]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[6]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[5]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[2]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[6]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[5]  ; 1       ;
; VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[2]  ; 1       ;
; Total number of inverted registers = 102*                                                     ;         ;
+-----------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                ; Megafunction                                                                                                 ; Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|q_a[0..6] ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0 ; RAM  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|q_b[0..7] ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0 ; RAM  ;
; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|q[0..7]      ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|rom_rtl_0    ; RAM  ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|cache_rdaddr[0..8]                                               ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0                              ; RAM  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|q_a[0..17]                        ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0                         ; RAM  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|q_b[0..16]                        ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0                         ; RAM  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|q_a[0..17]                       ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0                        ; RAM  ;
; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|q_b[0..17]                       ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0                        ; RAM  ;
; VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|q[0..15]                                                   ; VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|ram_rtl_0                                                  ; RAM  ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register Name                                                                              ; RAM Name                                                                        ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[0]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[1]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[2]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[3]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[4]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[5]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[6]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[7]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[8]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[9]  ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[10] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[11] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[12] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[13] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[14] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[15] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[16] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[17] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[18] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[19] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[20] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[21] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[22] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[23] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[24] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[25] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[26] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[27] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[28] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[29] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[30] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[31] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[32] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[33] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0_bypass[34] ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0 ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[0]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[1]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[2]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[3]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[4]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[5]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[6]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[7]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[8]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[9]                    ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[10]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[11]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[12]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[13]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[14]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[15]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[16]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[17]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[18]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[19]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[20]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[21]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[22]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[23]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[24]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[25]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[26]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[27]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[28]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[29]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[30]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[31]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[32]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[33]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[34]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[35]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[36]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[37]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[38]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[39]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0_bypass[40]                   ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0                   ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memread[0]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_opc_read[0]                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|endOPC                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|div_reg[26]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|opcode[11]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|opcode[1]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_read[4]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rot_cnt[5]                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|per_reg_req                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[47]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|ea_data[25]                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|mulu_reg[25]                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memmask[4]                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|opcode[6]                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|opcode[7]                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|last_data_read[19]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|FlagsSR[4]                                        ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68_PC[27]                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|RDindex_A[1]                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[18]                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|exec[60]                                          ;
; 9:1                ; 22 bits   ; 132 LEs       ; 88 LEs               ; 44 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_delta[20]                                 ;
; 9:1                ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_delta[6]                                  ;
; 8:1                ; 13 bits   ; 65 LEs        ; 39 LEs               ; 26 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|cpu_datain[6]                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|cpu_datain[2]                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|FlagsSR[1]                                        ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[30]                                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[5]                                 ;
; 12:1               ; 5 bits    ; 40 LEs        ; 35 LEs               ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[3]                                 ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[12]                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write_tmp[8]                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|setstate                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|notaddsub_b[22]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|build_bcd                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU|bit_number[4]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_a[4]                                      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|PC_datab[17]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regin[0]                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_a[19]                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|memaddr_a[3]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regin[10]                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regin[20]                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP2out[24]                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|rf_source_addr[1]                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write[6]                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_write[13]                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP2out[6]                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP2out[1]                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP2out[11]                                        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|prgstate                                                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|prgstate                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Selector52                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|Selector54                                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 29:1               ; 2 bits    ; 38 LEs        ; 16 LEs               ; 22 LEs                 ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 37:1               ; 2 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|micro_state                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].addr[25]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].wrptr_next[4]                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].addr[29]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].wrptr_next[5]                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].addr[9]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].wrptr_next[5]                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].addr[4]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].wrptr[5]                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].addr[17]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].wrptr_next[4]                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].addr[4]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].wrptr[5]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].count[0]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].count[14]                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].count[15]                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].count[0]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].count[8]                                 ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].count[7]                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].count[15]                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|slot1_bank[1]                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|activechannel[0]                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|cas_dqm[1]                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|casaddr[2]                                                  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|casaddr[10]                                                 ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|ba[0]                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdaddr[12]                                                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdaddr[9]                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdaddr[0]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|slot2_bank[1]                                               ;
; 6:1                ; 28 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|Mux1                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|Selector5                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter|counter[3] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|data_read[29]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|IPL_vec[3]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|IPL_vec[2]                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[7]                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|trap_vector[5]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|interrupt_controller:myint|int_out[2]                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|OP1out[4]                                         ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|datain[15]                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|dqm[1]                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_state                                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|sdram_state                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[10]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|chargen_datain[7]                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_to_cpu[13]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_ports_w[17]                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_ports_w[0]                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|readword[1]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_port1_addr[9]                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|Selector5                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|state                                     ;
; 3:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.addr[31] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|datalen[15]               ;
; 3:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.addr[31] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|datalen[15]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[1]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[15]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[2]        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[8]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter|counter[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter|counter[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter|counter[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter|counter[3] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter|counter[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[5].rdptr[0]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[4].rdptr[5]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[3].rdptr[3]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[2].rdptr[1]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[1].rdptr[1]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|internals[0].rdptr[3]                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|cache_wraddr[3]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|data_from_ram[6]                                      ;
; 6:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|Mux36                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|Mux56                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|servicechannel                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_set                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|host_to_spi[2]                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[14]                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[11]                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[7]                        ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|reg_data_out[1]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[9]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|red[2]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|green[7]                                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|red[6]                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|sprite_col[2]                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|rowaddr[6]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|messageaddr[2]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charramstate.writelowerbyte1                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[15]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txbuffer[4]         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxcounter[10]       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxbuffer[7]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|Selector3           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|Selector0           ;
; 3:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.addr[31] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|datalen[15]               ;
; 3:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.addr[27] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|datalen[15]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|data_port1_addr[1]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[15]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[15]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[15]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[15]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[15]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[15]     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C5BoardToplevel|poweronreset:myw_reset|debounce:mydb|counter[11]                                                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |C5BoardToplevel|poweronreset:myw_reset|debounce:mydb2|counter[10]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C5BoardToplevel|poweronreset:myw_reset|counter[0]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|clkFilterCnt[2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|clkFilterCnt[3]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|bitCount[0]         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|bitCount[3]      ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse|waitCount[0]        ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |C5BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard|waitCount[1]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0|altsyncram_ebs1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_ets1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0|altsyncram_o422:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0|altsyncram_v5k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0|altsyncram_e7d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0|altsyncram_c3t1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0|altsyncram_f2k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                          ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                        ;
; fractional_vco_multiplier            ; false                  ; String                                                                        ;
; pll_type                             ; General                ; String                                                                        ;
; pll_subtype                          ; General                ; String                                                                        ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                ;
; operation_mode                       ; direct                 ; String                                                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                ;
; data_rate                            ; 0                      ; Signed Integer                                                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                        ;
; phase_shift0                         ; 0 ps                   ; String                                                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                        ;
; phase_shift1                         ; 0 ps                   ; String                                                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                                                        ;
; phase_shift2                         ; 0 ps                   ; String                                                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                        ;
; phase_shift3                         ; 0 ps                   ; String                                                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                        ;
; phase_shift4                         ; 0 ps                   ; String                                                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                        ;
; phase_shift5                         ; 0 ps                   ; String                                                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                        ;
; phase_shift6                         ; 0 ps                   ; String                                                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                        ;
; phase_shift7                         ; 0 ps                   ; String                                                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                        ;
; phase_shift8                         ; 0 ps                   ; String                                                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                        ;
; phase_shift9                         ; 0 ps                   ; String                                                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                        ;
; phase_shift10                        ; 0 ps                   ; String                                                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                        ;
; phase_shift11                        ; 0 ps                   ; String                                                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                        ;
; phase_shift12                        ; 0 ps                   ; String                                                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                        ;
; phase_shift13                        ; 0 ps                   ; String                                                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                        ;
; phase_shift14                        ; 0 ps                   ; String                                                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                        ;
; phase_shift15                        ; 0 ps                   ; String                                                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                        ;
; phase_shift16                        ; 0 ps                   ; String                                                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                        ;
; phase_shift17                        ; 0 ps                   ; String                                                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                ;
; clock_name_0                         ;                        ; String                                                                        ;
; clock_name_1                         ;                        ; String                                                                        ;
; clock_name_2                         ;                        ; String                                                                        ;
; clock_name_3                         ;                        ; String                                                                        ;
; clock_name_4                         ;                        ; String                                                                        ;
; clock_name_5                         ;                        ; String                                                                        ;
; clock_name_6                         ;                        ; String                                                                        ;
; clock_name_7                         ;                        ; String                                                                        ;
; clock_name_8                         ;                        ; String                                                                        ;
; clock_name_global_0                  ; false                  ; String                                                                        ;
; clock_name_global_1                  ; false                  ; String                                                                        ;
; clock_name_global_2                  ; false                  ; String                                                                        ;
; clock_name_global_3                  ; false                  ; String                                                                        ;
; clock_name_global_4                  ; false                  ; String                                                                        ;
; clock_name_global_5                  ; false                  ; String                                                                        ;
; clock_name_global_6                  ; false                  ; String                                                                        ;
; clock_name_global_7                  ; false                  ; String                                                                        ;
; clock_name_global_8                  ; false                  ; String                                                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                ;
; m_cnt_bypass_en                      ; false                  ; String                                                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                ;
; n_cnt_bypass_en                      ; false                  ; String                                                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                ;
; pll_slf_rst                          ; false                  ; String                                                                        ;
; pll_bw_sel                           ; low                    ; String                                                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: poweronreset:myw_reset|debounce:mydb ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; default        ; '1'   ; Enumerated                                               ;
; bits           ; 12    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: poweronreset:myw_reset|debounce:mydb2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; default        ; '0'   ; Enumerated                                                ;
; bits           ; 22    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_vga_dither:mydither ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; outbits        ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst ;
+------------------+-------+-------------------------------------------+
; Parameter Name   ; Value ; Type                                      ;
+------------------+-------+-------------------------------------------+
; sdram_rows       ; 13    ; Signed Integer                            ;
; sdram_cols       ; 10    ; Signed Integer                            ;
; sysclk_frequency ; 250   ; Signed Integer                            ;
; spi_maxspeed     ; 1     ; Signed Integer                            ;
+------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|debounce:ps2m_db ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; default        ; '1'   ; Enumerated                                                   ;
; bits           ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|debounce:ps2k_db ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; default        ; '1'   ; Enumerated                                                   ;
; bits           ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; sr_read        ; 0     ; Signed Integer                                                      ;
; vbr_stackframe ; 0     ; Signed Integer                                                      ;
; extaddr_mode   ; 0     ; Signed Integer                                                      ;
; mul_mode       ; 1     ; Signed Integer                                                      ;
; div_mode       ; 0     ; Signed Integer                                                      ;
; bitfield       ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; mul_mode       ; 1     ; Signed Integer                                                                    ;
; div_mode       ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; maxaddrbitbram ; 11    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; rows           ; 13    ; Signed Integer                                            ;
; cols           ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; addrbits       ; 11    ; Signed Integer                                                                                  ;
; databits       ; 18    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; addrbits       ; 9     ; Signed Integer                                                                                 ;
; databits       ; 18    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxbit         ; 5     ; Signed Integer                                                                                             ;
; lowbit         ; 3     ; Signed Integer                                                                                             ;
; increment      ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; cacheaddrbits  ; 9     ; Signed Integer                                                                            ;
; cachewidth     ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga ;
+------------------+-------+----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                           ;
+------------------+-------+----------------------------------------------------------------+
; sysclk_frequency ; 1000  ; Signed Integer                                                 ;
+------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; clkdivbits     ; 3     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; xstart         ; 16    ; Signed Integer                                                                                ;
; ystart         ; 256   ; Signed Integer                                                                                ;
; xstop          ; 624   ; Signed Integer                                                                                ;
; ystop          ; 464   ; Signed Integer                                                                                ;
; border         ; 7     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 10    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; addrbits       ; 11    ; Signed Integer                                                                                                         ;
; databits       ; 8     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral ;
+------------------+-------+------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                         ;
+------------------+-------+------------------------------------------------------------------------------+
; sdram_rows       ; 13    ; Signed Integer                                                               ;
; sdram_cols       ; 10    ; Signed Integer                                                               ;
; sysclk_frequency ; 250   ; Signed Integer                                                               ;
; spi_maxspeed     ; 1     ; Signed Integer                                                               ;
+------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; counter_bits   ; 16    ; Signed Integer                                                                                    ;
; enable_rx      ; true  ; Enumerated                                                                                        ;
; enable_tx      ; true  ; Enumerated                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                                                       ;
; ticksperusec   ; 25    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; clockfilter    ; 15    ; Signed Integer                                                                                    ;
; ticksperusec   ; 25    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; clk_frequency  ; 250   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; divisor        ; 0     ; Signed Integer                                                                                ;
; bits           ; 6     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ebs1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                              ;
; WIDTH_A                            ; 18                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 18                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ets1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                ;
+------------------------------------+----------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ; Untyped                             ;
; WIDTH_A                            ; 8                                            ; Untyped                             ;
; WIDTHAD_A                          ; 12                                           ; Untyped                             ;
; NUMWORDS_A                         ; 4096                                         ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                             ;
; WIDTH_B                            ; 8                                            ; Untyped                             ;
; WIDTHAD_B                          ; 12                                           ; Untyped                             ;
; NUMWORDS_B                         ; 4096                                         ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK0                                       ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                       ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                             ;
; INIT_FILE                          ; db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_o422                              ; Untyped                             ;
+------------------------------------+----------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Untyped                                                                         ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                         ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 16                   ; Untyped                                                                         ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_v5k1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                  ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                               ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                                               ;
; WIDTH_A                            ; 8                                        ; Untyped                                                                               ;
; WIDTHAD_A                          ; 10                                       ; Untyped                                                                               ;
; NUMWORDS_A                         ; 1024                                     ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                               ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                               ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                               ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                               ;
; INIT_FILE                          ; db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_e7d1                          ; Untyped                                                                               ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                               ;
; WIDTH_A                            ; 18                   ; Untyped                                                                               ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 18                   ; Untyped                                                                               ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_c3t1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_f2k1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                       ;
; Entity Instance                           ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                       ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 18                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 18                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 16                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 18                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 18                                                                                                                      ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3"                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2"                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1"                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0"                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_addr_in[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_data_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw            ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sound_wrapper:myaudio"                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_rw       ; Input  ; Info     ; Stuck at GND                                                                        ;
; audio_ints   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse"             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard"          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inidle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; recvbyte[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|peripheral_controller:myperipheral" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reg_addr_in[0] ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                           ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                                      ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                                      ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; endofline  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; endofframe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hsyncpol   ; Input  ; Info     ; Stuck at GND                                                                        ;
; vsyncpol   ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram"                                            ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; address_a    ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 9 elements in the same dimension ;
; address_a[8] ; Input  ; Info             ; Stuck at GND                                                                                           ;
; address_b    ; Input  ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 9 elements in the same dimension ;
; address_b[8] ; Input  ; Info             ; Stuck at VCC                                                                                           ;
; data_b[17]   ; Input  ; Info             ; Stuck at GND                                                                                           ;
; q_b[17]      ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+--------------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram" ;
+---------------+-------+----------+----------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                              ;
+---------------+-------+----------+----------------------------------------------------------------------+
; address_a[10] ; Input ; Info     ; Stuck at GND                                                         ;
; address_b[10] ; Input ; Info     ; Stuck at VCC                                                         ;
+---------------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data_to_sdram ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_rw      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdram:mysdram" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; reinit ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom" ;
+---------+-------+----------+--------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                          ;
+---------+-------+----------+--------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                     ;
+---------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU"                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bf_ext_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_out[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68"                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_autovector ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu            ; Input  ; Info     ; Stuck at GND                                                                        ;
; fc             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; skipfetch      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regin          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|interrupt_controller:myint" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; int6 ; Input ; Info     ; Stuck at GND                                         ;
; int7 ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|debounce:ps2k_db"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; signal_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst|debounce:ps2m_db"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; signal_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VirtualToplevel:tg68tst"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; gpio_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; gpio_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "statusleds_pwm:myleds" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; power_led[1..0] ; Input ; Info     ; Stuck at GND ;
; disk_led[1..0]  ; Input ; Info     ; Stuck at GND ;
; net_led[1..0]   ; Input ; Info     ; Stuck at GND ;
; odd_led[1..0]   ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Clock_50to100_Dual:mypll" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; rst  ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3839                        ;
;     CLR               ; 90                          ;
;     CLR SCLR          ; 2                           ;
;     CLR SLD           ; 33                          ;
;     ENA               ; 1707                        ;
;     ENA CLR           ; 381                         ;
;     ENA CLR SCLR      ; 20                          ;
;     ENA CLR SLD       ; 56                          ;
;     ENA SCLR          ; 276                         ;
;     ENA SCLR SLD      ; 125                         ;
;     ENA SLD           ; 403                         ;
;     SCLR              ; 59                          ;
;     SLD               ; 48                          ;
;     plain             ; 639                         ;
; arriav_io_obuf        ; 28                          ;
; arriav_lcell_comb     ; 5349                        ;
;     arith             ; 920                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 517                         ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 121                         ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 94                          ;
;     extend            ; 83                          ;
;         7 data inputs ; 83                          ;
;     normal            ; 4305                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 96                          ;
;         2 data inputs ; 404                         ;
;         3 data inputs ; 694                         ;
;         4 data inputs ; 922                         ;
;         5 data inputs ; 1082                        ;
;         6 data inputs ; 1105                        ;
;     shared            ; 41                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 40                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 134                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 21.60                       ;
; Average LUT depth     ; 6.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:47     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Sep 05 10:15:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SOC -c SOC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clock_50to100_dual.vhd
    Info (12022): Found design unit 1: Clock_50to100_Dual-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd Line: 22
    Info (12023): Found entity 1: Clock_50to100_Dual File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file clock_50to100_dual.vhd
    Info (12022): Found design unit 1: Clock_50to100_Dual-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd Line: 22
    Info (12023): Found entity 1: Clock_50to100_Dual File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clock_50to100_dual/clock_50to100_dual_0002.v
    Info (12023): Found entity 1: Clock_50to100_Dual_0002 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/statusleds_pwm.vhd
    Info (12022): Found design unit 1: statusleds_pwm-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/statusleds_pwm.vhd Line: 22
    Info (12023): Found entity 1: statusleds_pwm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/statusleds_pwm.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/board/c5board/c5boardtoplevel.vhd
    Info (12022): Found design unit 1: C5BoardToplevel-RTL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 96
    Info (12023): Found entity 1: C5BoardToplevel File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/spi.vhd
    Info (12022): Found design unit 1: spi_interface-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/spi.vhd Line: 32
    Info (12023): Found entity 1: spi_interface File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/spi.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/peripheral_controller.vhd
    Info (12022): Found design unit 1: peripheral_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd Line: 103
    Info (12023): Found entity 1: peripheral_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/io_ps2_com.vhd Line: 80
    Info (12023): Found entity 1: io_ps2_com File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/io_ps2_com.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/interrupt_controller.vhd Line: 30
    Info (12023): Found entity 1: interrupt_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/interrupt_controller.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/charrom/charrom_rom.vhd
    Info (12022): Found design unit 1: CharROM_ROM-arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/CharROM/CharROM_ROM.vhd Line: 17
    Info (12023): Found entity 1: CharROM_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/CharROM/CharROM_ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_master.vhd
    Info (12022): Found design unit 1: video_vga_master-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_master.vhd Line: 81
    Info (12023): Found entity 1: video_vga_master File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_master.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/video_vga_dither.vhd
    Info (12022): Found design unit 1: video_vga_dither-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_dither.vhd Line: 23
    Info (12023): Found entity 1: video_vga_dither File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/video_vga_dither.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd Line: 101
    Info (12023): Found entity 1: vga_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/video/chargen.vhd
    Info (12022): Found design unit 1: charactergenerator-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd Line: 29
    Info (12023): Found entity 1: charactergenerator File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/twowaycache.v
    Info (12023): Found entity 1: TwoWayCache File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/sdram.vhd
    Info (12022): Found design unit 1: sdram-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 76
    Info (12023): Found entity 1: sdram File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 28
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/toplevel_config.vhd
    Info (12022): Found design unit 1: Toplevel_Config File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/Toplevel_Config.vhd Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/soc_virtualtoplevel.vhd
    Info (12022): Found design unit 1: VirtualToplevel-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 71
    Info (12023): Found entity 1: VirtualToplevel File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/simple_uart.vhd Line: 37
    Info (12023): Found entity 1: simple_uart File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/simple_uart.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68kdotc_kernel.vhd
    Info (12022): Found design unit 1: TG68KdotC_Kernel-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd Line: 93
    Info (12023): Found entity 1: TG68KdotC_Kernel File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd Line: 64
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_pack.vhd
    Info (12022): Found design unit 1: TG68K_Pack File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_Pack.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/cpu/tg68k_alu.vhd
    Info (12022): Found design unit 1: TG68K_ALU-logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd Line: 73
    Info (12023): Found entity 1: TG68K_ALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/peripherals/cascade_timer.vhd
    Info (12022): Found design unit 1: cascade_timer-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd Line: 17
    Info (12023): Found entity 1: cascade_timer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache.vhd
    Info (12022): Found design unit 1: dmacache-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd Line: 40
    Info (12023): Found entity 1: DMACache File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dualportram.vhd
    Info (12022): Found design unit 1: DualPortRAM-arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DualPortRAM.vhd Line: 29
    Info (12023): Found entity 1: DualPortRAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DualPortRAM.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/debounce.vhd
    Info (12022): Found design unit 1: debounce-RTL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/Debounce.vhd Line: 18
    Info (12023): Found entity 1: debounce File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/Debounce.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/firmware/sdbootstrap_rom.vhd
    Info (12022): Found design unit 1: sdbootstrap_ROM-arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/Firmware/sdbootstrap_ROM.vhd Line: 23
    Info (12023): Found entity 1: sdbootstrap_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/Firmware/sdbootstrap_ROM.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacache_pkg.vhd
    Info (12022): Found design unit 1: DMACache_pkg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache_pkg.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/soc/rtl/dmacache_config.vhd
    Info (12022): Found design unit 1: DMACache_config File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/DMACache_config.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/memory/dmacacheram.vhd
    Info (12022): Found design unit 1: DMACacheRAM-RTL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd Line: 23
    Info (12023): Found entity 1: DMACacheRAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/poweronreset.vhd
    Info (12022): Found design unit 1: poweronreset-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd Line: 16
    Info (12023): Found entity 1: poweronreset File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_controller.vhd
    Info (12022): Found design unit 1: sound_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd Line: 39
    Info (12023): Found entity 1: sound_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/sound_wrapper.vhd
    Info (12022): Found design unit 1: sound_wrapper-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd Line: 40
    Info (12023): Found entity 1: sound_wrapper File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/risingedge_divider.vhd
    Info (12022): Found design unit 1: risingedge_divider-behavioural File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd Line: 21
    Info (12023): Found entity 1: risingedge_divider File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/sound/hybrid_pwm_sd.v
    Info (12023): Found entity 1: hybrid_pwm_sd File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/hybrid_pwm_sd.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/retro-computers/68000/referencedesigns/tg68_minisoc/tg68_minisoc-20140505_part14/rtl/misc/fifo_counter.vhd
    Info (12022): Found design unit 1: FIFO_Counter-RTL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/FIFO_Counter.vhd Line: 22
    Info (12023): Found entity 1: FIFO_Counter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/FIFO_Counter.vhd Line: 5
Info (12127): Elaborating entity "C5BoardToplevel" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at C5BoardToplevel.vhd(72): used explicit default value for signal "n_rts" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at C5BoardToplevel.vhd(84): used explicit default value for signal "sramAddress" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
Warning (10540): VHDL Signal Declaration warning at C5BoardToplevel.vhd(85): used explicit default value for signal "n_sRamWE" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 85
Warning (10540): VHDL Signal Declaration warning at C5BoardToplevel.vhd(86): used explicit default value for signal "n_sRamCS" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 86
Warning (10540): VHDL Signal Declaration warning at C5BoardToplevel.vhd(87): used explicit default value for signal "n_sRamOE" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 87
Warning (10541): VHDL Signal Declaration warning at C5BoardToplevel.vhd(104): used implicit default value for signal "w_debugvalue" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 104
Warning (10873): Using initial value X (don't care) for net "w_power_led[1..0]" at C5BoardToplevel.vhd(116) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 116
Warning (10873): Using initial value X (don't care) for net "w_disk_led[1..0]" at C5BoardToplevel.vhd(117) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 117
Warning (10873): Using initial value X (don't care) for net "w_net_led[1..0]" at C5BoardToplevel.vhd(118) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 118
Warning (10873): Using initial value X (don't care) for net "w_odd_led[1..0]" at C5BoardToplevel.vhd(119) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 119
Info (12128): Elaborating entity "Clock_50to100_Dual" for hierarchy "Clock_50to100_Dual:mypll" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 212
Info (12128): Elaborating entity "Clock_50to100_Dual_0002" for hierarchy "Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual.vhd Line: 36
Info (12128): Elaborating entity "altera_pll" for hierarchy "Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v Line: 91
Info (12133): Instantiated megafunction "Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/Clock_50to100_Dual/Clock_50to100_Dual_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "statusleds_pwm" for hierarchy "statusleds_pwm:myleds" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 221
Info (12128): Elaborating entity "poweronreset" for hierarchy "poweronreset:myw_reset" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 231
Info (12128): Elaborating entity "debounce" for hierarchy "poweronreset:myw_reset|debounce:mydb" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd Line: 23
Info (12128): Elaborating entity "debounce" for hierarchy "poweronreset:myw_reset|debounce:mydb2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/poweronreset.vhd Line: 29
Info (12128): Elaborating entity "video_vga_dither" for hierarchy "video_vga_dither:mydither" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 240
Info (12128): Elaborating entity "VirtualToplevel" for hierarchy "VirtualToplevel:tg68tst" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 257
Warning (10541): VHDL Signal Declaration warning at SOC_VirtualToplevel.vhd(121): used implicit default value for signal "vga_newframe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(189): object "ps2m_clk_db" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at SOC_VirtualToplevel.vhd(190): object "ps2k_clk_db" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 190
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(298): signal "clk_fast" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 298
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(310): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 310
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(423): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 423
Warning (10492): VHDL Process Statement warning at SOC_VirtualToplevel.vhd(426): signal "clk_fast" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 426
Info (12128): Elaborating entity "debounce" for hierarchy "VirtualToplevel:tg68tst|debounce:ps2m_db" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 217
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "VirtualToplevel:tg68tst|interrupt_controller:myint" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 239
Info (12128): Elaborating entity "TG68KdotC_Kernel" for hierarchy "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 255
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(228): object "illegal_write_mode" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd Line: 228
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(229): object "illegal_read_mode" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd Line: 229
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(230): object "illegal_byteaddr" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd Line: 230
Warning (10036): Verilog HDL or VHDL warning at TG68KdotC_Kernel.vhd(250): object "byte" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd Line: 250
Info (12128): Elaborating entity "TG68K_ALU" for hierarchy "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd Line: 293
Warning (10492): VHDL Process Statement warning at TG68K_ALU.vhd(367): signal "reg_QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd Line: 367
Warning (10492): VHDL Process Statement warning at TG68K_ALU.vhd(369): signal "reg_QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68K_ALU.vhd Line: 369
Info (12128): Elaborating entity "sdbootstrap_ROM" for hierarchy "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 279
Info (12128): Elaborating entity "sdram" for hierarchy "VirtualToplevel:tg68tst|sdram:mysdram" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 451
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(80): object "cas_sd_cs" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 80
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(81): object "cas_sd_ras" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 81
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(82): object "cas_sd_cas" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(83): object "cas_sd_we" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(103): object "sdram_slot1_readwrite" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at sdram.vhd(105): object "sdram_slot2_readwrite" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 105
Warning (10492): VHDL Process Statement warning at sdram.vhd(192): signal "port1_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 192
Warning (10492): VHDL Process Statement warning at sdram.vhd(192): signal "writecache_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 192
Warning (10492): VHDL Process Statement warning at sdram.vhd(192): signal "readcache_dtack" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 192
Warning (10492): VHDL Process Statement warning at sdram.vhd(215): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 215
Warning (10492): VHDL Process Statement warning at sdram.vhd(396): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 396
Info (12128): Elaborating entity "TwoWayCache" for hierarchy "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/sdram.vhd Line: 295
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(198): truncated value with size 32 to match size of target (10) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 198
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(271): truncated value with size 18 to match size of target (16) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 271
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(281): truncated value with size 18 to match size of target (16) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 281
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(350): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 350
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(362): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 362
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(373): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 373
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(384): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 384
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(395): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 395
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(406): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 406
Warning (10230): Verilog HDL assignment warning at TwoWayCache.v(417): truncated value with size 32 to match size of target (3) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 417
Warning (10034): Output port "data_to_sdram" at TwoWayCache.v(37) has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 37
Info (12128): Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 76
Info (12128): Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/TwoWayCache.v Line: 110
Info (12128): Elaborating entity "DMACache" for hierarchy "VirtualToplevel:tg68tst|DMACache:mydmacache" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 517
Warning (10492): VHDL Process Statement warning at DMACache.vhd(125): signal "internals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd Line: 125
Warning (10492): VHDL Process Statement warning at DMACache.vhd(125): signal "activechannel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd Line: 125
Warning (10492): VHDL Process Statement warning at DMACache.vhd(126): signal "internals" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd Line: 126
Warning (10492): VHDL Process Statement warning at DMACache.vhd(127): signal "cache_wraddr_lsb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd Line: 127
Info (12128): Elaborating entity "FIFO_Counter" for hierarchy "VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd Line: 86
Info (12128): Elaborating entity "DMACacheRAM" for hierarchy "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACache.vhd Line: 100
Warning (10492): VHDL Process Statement warning at DMACacheRAM.vhd(41): signal "rdaddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Memory/DMACacheRAM.vhd Line: 41
Info (12128): Elaborating entity "vga_controller" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 549
Warning (10036): Verilog HDL or VHDL warning at vga_controller.vhd(132): object "vga_newframe" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd Line: 132
Warning (10036): Verilog HDL or VHDL warning at vga_controller.vhd(142): object "chargen_overlay" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd Line: 142
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(163): signal "reg_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd Line: 163
Warning (10492): VHDL Process Statement warning at vga_controller.vhd(163): signal "req_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd Line: 163
Info (12128): Elaborating entity "video_vga_master" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd Line: 169
Info (12128): Elaborating entity "charactergenerator" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/vga_controller.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at chargen.vhd(38): object "upd" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd Line: 38
Info (12128): Elaborating entity "CharROM_ROM" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd Line: 42
Info (12128): Elaborating entity "DualPortRAM" for hierarchy "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Video/chargen.vhd Line: 53
Info (12128): Elaborating entity "peripheral_controller" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 580
Warning (10492): VHDL Process Statement warning at peripheral_controller.vhd(170): signal "reg_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd Line: 170
Warning (10492): VHDL Process Statement warning at peripheral_controller.vhd(170): signal "req_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd Line: 170
Info (12128): Elaborating entity "spi_interface" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd Line: 188
Info (12128): Elaborating entity "simple_uart" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd Line: 208
Info (12128): Elaborating entity "cascade_timer" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd Line: 224
Warning (10492): VHDL Process Statement warning at cascade_timer.vhd(38): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/cascade_timer.vhd Line: 38
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Peripherals/peripheral_controller.vhd Line: 234
Info (12128): Elaborating entity "sound_wrapper" for hierarchy "VirtualToplevel:tg68tst|sound_wrapper:myaudio" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/RTL/SOC_VirtualToplevel.vhd Line: 635
Warning (10541): VHDL Signal Declaration warning at sound_wrapper.vhd(20): used implicit default value for signal "reg_data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd Line: 20
Info (12128): Elaborating entity "risingedge_divider" for hierarchy "VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd Line: 62
Warning (10492): VHDL Process Statement warning at risingedge_divider.vhd(27): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Misc/risingedge_divider.vhd Line: 27
Info (12128): Elaborating entity "sound_controller" for hierarchy "VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_wrapper.vhd Line: 82
Warning (10541): VHDL Signal Declaration warning at sound_controller.vhd(35): used implicit default value for signal "audio_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/sound_controller.vhd Line: 35
Info (12128): Elaborating entity "hybrid_pwm_sd" for hierarchy "hybrid_pwm_sd:\audio2:leftsd" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 317
Warning (10230): Verilog HDL assignment warning at hybrid_pwm_sd.v(31): truncated value with size 32 to match size of target (5) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/Sound/hybrid_pwm_sd.v Line: 31
Warning (276020): Inferred RAM node "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile" is uninferred due to asynchronous read logic File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/RTL/CPU/TG68KdotC_Kernel.vhd Line: 127
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ebs1.tdf
    Info (12023): Found entity 1: altsyncram_ebs1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ebs1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ets1.tdf
    Info (12023): Found entity 1: altsyncram_ets1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ets1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SOC.ram0_sdbootstrap_ROM_65f34fce.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o422.tdf
    Info (12023): Found entity 1: altsyncram_o422 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_o422.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5k1.tdf
    Info (12023): Found entity 1: altsyncram_v5k1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_v5k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SOC.ram0_CharROM_ROM_dc07042c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e7d1.tdf
    Info (12023): Found entity 1: altsyncram_e7d1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_e7d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3t1.tdf
    Info (12023): Found entity 1: altsyncram_c3t1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_c3t1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2k1.tdf
    Info (12023): Found entity 1: altsyncram_f2k1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_f2k1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "sramData[0]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 83
    Warning (13040): bidirectional pin "sramData[1]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 83
    Warning (13040): bidirectional pin "sramData[2]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 83
    Warning (13040): bidirectional pin "sramData[3]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 83
    Warning (13040): bidirectional pin "sramData[4]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 83
    Warning (13040): bidirectional pin "sramData[5]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 83
    Warning (13040): bidirectional pin "sramData[6]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 83
    Warning (13040): bidirectional pin "sramData[7]" has no driver File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 92
    Warning (13410): Pin "leds[1]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 92
    Warning (13410): Pin "leds[2]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 92
    Warning (13410): Pin "leds[3]" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 92
    Warning (13410): Pin "o_sdram_cke" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 43
    Warning (13410): Pin "n_rts" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 72
    Warning (13410): Pin "IO_PIN[15]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[16]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[17]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[18]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[19]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[20]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[21]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[22]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[23]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[24]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[25]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[26]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[27]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[28]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[29]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[30]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[31]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[32]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[33]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[34]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[35]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[36]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[37]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[38]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[39]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[40]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[41]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "IO_PIN[42]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
    Warning (13410): Pin "sramAddress[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[15]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[16]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[17]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[18]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "sramAddress[19]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 84
    Warning (13410): Pin "n_sRamWE" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 85
    Warning (13410): Pin "n_sRamCS" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 86
    Warning (13410): Pin "n_sRamOE" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 87
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "IO_PIN[45]" driven by bidirectional pin "ps2k_clk" cannot be tri-stated File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
Warning (14632): Output pin "IO_PIN[46]" driven by bidirectional pin "ps2k_dat" cannot be tri-stated File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 80
Info (17049): 255 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram|altsyncram:ram_rtl_0|altsyncram_ets1:auto_generated|ALTSYNCRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/SOC/fpga/QMTECH_CycloneV (c3board port)/db/altsyncram_ets1.tdf Line: 521
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Clock_50to100_Dual:mypll|Clock_50to100_Dual_0002:clock_50to100_dual_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "n_cts" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/ReferenceDesigns/TG68_MiniSOC/TG68_MiniSOC-20140505_Part14/Board/c5board/C5BoardToplevel.vhd Line: 71
Info (21057): Implemented 7705 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 100 output pins
    Info (21060): Implemented 28 bidirectional pins
    Info (21061): Implemented 7458 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Sat Sep 05 10:17:36 2020
    Info: Elapsed time: 00:02:05
    Info: Total CPU time (on all processors): 00:02:39


