{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589332497259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589332497259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 20:14:57 2020 " "Processing started: Tue May 12 20:14:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589332497259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332497259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332497259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589332497791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589332497791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_tb " "Found entity 1: UC_tb" {  } { { "UC_tb.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file signext_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT_TB " "Found entity 1: SIGNEXT_TB" {  } { { "SIGNEXT_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SIGNEXT_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SIGNEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTLEFT2_TB " "Found entity 1: SHIFTLEFT2_TB" {  } { { "SHIFTLEFT2_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SHIFTLEFT2_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTLEFT2 " "Found entity 1: SHIFTLEFT2" {  } { { "SHIFTLEFT2.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SHIFTLEFT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/REGISTERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "INST_MEM.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/INST_MEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_TB " "Found entity 1: DATAPATH_TB" {  } { { "DATAPATH_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cand.v 1 1 " "Found 1 design units, including 1 entities, in source file cand.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAND " "Found entity 1: CAND" {  } { { "CAND.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/CAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL_tb " "Found entity 1: ALUCONTROL_tb" {  } { { "ALUCONTROL_tb.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALUCONTROL_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL " "Found entity 1: ALUCONTROL" {  } { { "ALUCONTROL.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALUCONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(23) " "Verilog HDL warning at ALU.v(23): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589332510922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(24) " "Verilog HDL warning at ALU.v(24): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589332510922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_TB " "Found entity 1: ADDER_TB" {  } { { "ADDER_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADDER_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEMORY " "Found entity 1: DATAMEMORY" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEMORY_TB " "Found entity 1: DATAMEMORY_TB" {  } { { "DATAMEMORY_TB.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589332510953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332510953 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zf DATAPATH.v(34) " "Verilog HDL Implicit Net warning at DATAPATH.v(34): created implicit net for \"zf\"" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589332510953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAMEMORY " "Elaborating entity \"DATAMEMORY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589332511016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memoria DATAMEMORY.v(9) " "Verilog HDL or VHDL warning at DATAMEMORY.v(9): object \"memoria\" assigned a value but never read" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589332511063 "|DATAMEMORY"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "readData DATAMEMORY.v(12) " "Verilog HDL warning at DATAMEMORY.v(12): initial value for variable readData should be constant" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1589332511719 "|DATAMEMORY"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memoria DATAMEMORY.v(12) " "Verilog HDL warning at DATAMEMORY.v(12): initial value for variable memoria should be constant" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1589332511719 "|DATAMEMORY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readData DATAMEMORY.v(7) " "Output port \"readData\" at DATAMEMORY.v(7) has no driver" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589332512203 "|DATAMEMORY"}
{ "Warning" "WSGN_EMPTY_SHELL" "DATAMEMORY " "Entity \"DATAMEMORY\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1589332512235 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[0\] GND " "Pin \"readData\[0\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[1\] GND " "Pin \"readData\[1\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[2\] GND " "Pin \"readData\[2\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[3\] GND " "Pin \"readData\[3\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[4\] GND " "Pin \"readData\[4\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[5\] GND " "Pin \"readData\[5\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[6\] GND " "Pin \"readData\[6\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[7\] GND " "Pin \"readData\[7\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[8\] GND " "Pin \"readData\[8\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[9\] GND " "Pin \"readData\[9\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[10\] GND " "Pin \"readData\[10\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[11\] GND " "Pin \"readData\[11\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[12\] GND " "Pin \"readData\[12\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[13\] GND " "Pin \"readData\[13\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[14\] GND " "Pin \"readData\[14\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[15\] GND " "Pin \"readData\[15\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[16\] GND " "Pin \"readData\[16\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[17\] GND " "Pin \"readData\[17\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[18\] GND " "Pin \"readData\[18\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[19\] GND " "Pin \"readData\[19\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[20\] GND " "Pin \"readData\[20\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[21\] GND " "Pin \"readData\[21\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[22\] GND " "Pin \"readData\[22\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[23\] GND " "Pin \"readData\[23\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[24\] GND " "Pin \"readData\[24\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[25\] GND " "Pin \"readData\[25\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[26\] GND " "Pin \"readData\[26\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[27\] GND " "Pin \"readData\[27\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[28\] GND " "Pin \"readData\[28\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[29\] GND " "Pin \"readData\[29\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[30\] GND " "Pin \"readData\[30\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readData\[31\] GND " "Pin \"readData\[31\]\" is stuck at GND" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589332512469 "|DATAMEMORY|readData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589332512469 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[2\] " "No output dependent on input pin \"address\[2\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[3\] " "No output dependent on input pin \"address\[3\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[4\] " "No output dependent on input pin \"address\[4\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[5\] " "No output dependent on input pin \"address\[5\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[6\] " "No output dependent on input pin \"address\[6\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[7\] " "No output dependent on input pin \"address\[7\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[8\] " "No output dependent on input pin \"address\[8\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[9\] " "No output dependent on input pin \"address\[9\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[10\] " "No output dependent on input pin \"address\[10\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[11\] " "No output dependent on input pin \"address\[11\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[12\] " "No output dependent on input pin \"address\[12\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[13\] " "No output dependent on input pin \"address\[13\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[14\] " "No output dependent on input pin \"address\[14\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[15\] " "No output dependent on input pin \"address\[15\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[16\] " "No output dependent on input pin \"address\[16\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[17\] " "No output dependent on input pin \"address\[17\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[18\] " "No output dependent on input pin \"address\[18\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[19\] " "No output dependent on input pin \"address\[19\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[20\] " "No output dependent on input pin \"address\[20\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[21\] " "No output dependent on input pin \"address\[21\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[22\] " "No output dependent on input pin \"address\[22\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[23\] " "No output dependent on input pin \"address\[23\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[24\] " "No output dependent on input pin \"address\[24\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[25\] " "No output dependent on input pin \"address\[25\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[26\] " "No output dependent on input pin \"address\[26\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[27\] " "No output dependent on input pin \"address\[27\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[28\] " "No output dependent on input pin \"address\[28\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[29\] " "No output dependent on input pin \"address\[29\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[30\] " "No output dependent on input pin \"address\[30\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[31\] " "No output dependent on input pin \"address\[31\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|address[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[0\] " "No output dependent on input pin \"writeData\[0\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[1\] " "No output dependent on input pin \"writeData\[1\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[2\] " "No output dependent on input pin \"writeData\[2\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[3\] " "No output dependent on input pin \"writeData\[3\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[4\] " "No output dependent on input pin \"writeData\[4\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[5\] " "No output dependent on input pin \"writeData\[5\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[6\] " "No output dependent on input pin \"writeData\[6\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[7\] " "No output dependent on input pin \"writeData\[7\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[8\] " "No output dependent on input pin \"writeData\[8\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[9\] " "No output dependent on input pin \"writeData\[9\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[10\] " "No output dependent on input pin \"writeData\[10\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[11\] " "No output dependent on input pin \"writeData\[11\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[12\] " "No output dependent on input pin \"writeData\[12\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[13\] " "No output dependent on input pin \"writeData\[13\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[14\] " "No output dependent on input pin \"writeData\[14\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[15\] " "No output dependent on input pin \"writeData\[15\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[16\] " "No output dependent on input pin \"writeData\[16\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[17\] " "No output dependent on input pin \"writeData\[17\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[18\] " "No output dependent on input pin \"writeData\[18\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[19\] " "No output dependent on input pin \"writeData\[19\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[20\] " "No output dependent on input pin \"writeData\[20\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[21\] " "No output dependent on input pin \"writeData\[21\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[22\] " "No output dependent on input pin \"writeData\[22\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[23\] " "No output dependent on input pin \"writeData\[23\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[24\] " "No output dependent on input pin \"writeData\[24\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[25\] " "No output dependent on input pin \"writeData\[25\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[26\] " "No output dependent on input pin \"writeData\[26\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[27\] " "No output dependent on input pin \"writeData\[27\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[28\] " "No output dependent on input pin \"writeData\[28\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[29\] " "No output dependent on input pin \"writeData\[29\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[30\] " "No output dependent on input pin \"writeData\[30\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeData\[31\] " "No output dependent on input pin \"writeData\[31\]\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|writeData[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memRead " "No output dependent on input pin \"memRead\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|memRead"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memWrite " "No output dependent on input pin \"memWrite\"" {  } { { "DATAMEMORY.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAMEMORY.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589332512485 "|DATAMEMORY|memWrite"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589332512485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589332512485 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589332512485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589332512485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.map.smsg " "Generated suppressed messages file C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332512531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589332512610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 20:15:12 2020 " "Processing ended: Tue May 12 20:15:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589332512610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589332512610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589332512610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589332512610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589332513938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589332513953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 20:15:13 2020 " "Processing started: Tue May 12 20:15:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589332513953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589332513953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589332513953 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589332514094 ""}
{ "Info" "0" "" "Project  = DATAPATH" {  } {  } 0 0 "Project  = DATAPATH" 0 0 "Fitter" 0 0 1589332514094 ""}
{ "Info" "0" "" "Revision = DATAPATH" {  } {  } 0 0 "Revision = DATAPATH" 0 0 "Fitter" 0 0 1589332514094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589332514156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589332514156 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DATAPATH 5M570ZF256C4 " "Automatically selected device 5M570ZF256C4 for design DATAPATH" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1589332514563 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1589332514563 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589332514656 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589332514656 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C4 " "Device 5M1270ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589332514922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C4 " "Device 5M2210ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589332514922 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589332514922 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1589332514953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DATAPATH.sdc " "Synopsys Design Constraints File file not found: 'DATAPATH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589332514969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589332514969 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1589332514969 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1589332514969 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1589332514969 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1589332514969 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589332514984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 66 32 0 " "Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 66 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1589332514984 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1589332514984 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 78 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  78 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589332514984 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 81 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589332514984 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1589332514984 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1589332514984 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589332515031 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589332515031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589332515125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589332515141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589332515141 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589332515172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589332515172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589332515188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589332515234 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589332515234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589332515250 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1589332515250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589332515250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589332515250 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589332515250 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589332515266 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1589332515313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.fit.smsg " "Generated suppressed messages file C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589332515359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589332515422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 20:15:15 2020 " "Processing ended: Tue May 12 20:15:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589332515422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589332515422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589332515422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589332515422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589332516516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589332516516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 20:15:16 2020 " "Processing started: Tue May 12 20:15:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589332516516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589332516516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589332516516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1589332516797 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1589332516828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589332516828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589332517047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 20:15:17 2020 " "Processing ended: Tue May 12 20:15:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589332517047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589332517047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589332517047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589332517047 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589332517687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589332518328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589332518328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 20:15:17 2020 " "Processing started: Tue May 12 20:15:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589332518328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589332518328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DATAPATH -c DATAPATH " "Command: quartus_sta DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589332518328 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1589332518484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1589332518812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1589332518812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589332518937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589332518953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DATAPATH.sdc " "Synopsys Design Constraints File file not found: 'DATAPATH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1589332519015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589332519015 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1589332519015 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1589332519015 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589332519015 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1589332519015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589332519015 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1589332519031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589332519031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589332519031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589332519031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589332519047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589332519047 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1589332519047 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589332519047 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589332519047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589332519109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 20:15:19 2020 " "Processing ended: Tue May 12 20:15:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589332519109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589332519109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589332519109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589332519109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1589332520218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589332520218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 20:15:20 2020 " "Processing started: Tue May 12 20:15:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589332520218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1589332520218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1589332520218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1589332520797 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DATAPATH.vo DATAPATH_v.sdo C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/simulation/modelsim/ simulation " "Generated files \"DATAPATH.vo\" and \"DATAPATH_v.sdo\" in directory \"C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589332520890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589332520953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 20:15:20 2020 " "Processing ended: Tue May 12 20:15:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589332520953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589332520953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589332520953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1589332520953 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1589332521640 ""}
