from commons import *
from miasm.core.interval import interval

def test_propagation_precision():
    """Code aiming to test taint propagation precision
    Some corner cases need to be check. For example:
        MOV WORD PTR [EBX], AX
            with AX tainted
        In this case we want [@EBX TO @EBX+2] to be tainted and not
        [@EBX TO @EBX+4].
    """

    print("[+] Test taint propagation precision")

    def test_dst_mem_slice(jitter):

        print("\t[+] Test MOV WORD PTR [EBX], AX")

        regs, mems = jitter.taint.get_all_taint(red)
        assert len(regs) == 1
        check_reg(regs[0], jitter, "RAX", interval([(0, 3)]))
        check_mem(interval(mems), interval([(data_addr, data_addr+1)]))
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        jitter.taint.untaint_all_memory()
        return True

    def test_dst_reg_slice(jitter):

        print("\t[+] Test MOV BL, AH")

        regs, mems = jitter.taint.get_all_taint(red)
        assert len(regs) == 2
        check_reg(regs[0], jitter, "RAX", interval([(0, 3)]))
        check_reg(regs[1], jitter, "RBX", interval([(0, 0)]))
        assert not mems
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        return True

    def test_dst_reg_slice_2(jitter):

        print("\t[+] Test MOV BH, AL")

        regs, mems = jitter.taint.get_all_taint(red)
        assert len(regs) == 2
        check_reg(regs[0], jitter, "RAX", interval([(0, 3)]))
        check_reg(regs[1], jitter, "RBX", interval([(0, 1)]))
        assert not mems
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        return True

    def test_untaint_reg_slice(jitter):

        print("\t[+] Test MOV AH, 0x80000000")

        regs, mems = jitter.taint.get_all_taint(red)
        assert len(regs) == 2
        check_reg(regs[0], jitter, "RAX", interval([(0, 0), (2, 3)]))
        check_reg(regs[1], jitter, "RBX", interval([(0, 1)]))
        assert not mems
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        jitter.taint.untaint_all()
        return True

    def test_src_slice(jitter):

        print("\t[+] Test MOV DWORD PTR [EBX], EAX")

        regs, mems = jitter.taint.get_all_taint(red)
        assert len(regs) == 1
        check_reg(regs[0], jitter, "RAX", interval([(0, 1)]))
        check_mem(interval(mems), interval([(data_addr, data_addr+1)]))
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        jitter.taint.untaint_all()
        return True

    def test_untaint_src_slice(jitter):

        print("\t[+] Test MOV DWORD PTR [EBX], CX")

        regs, mems = jitter.taint.get_all_taint(red)
        assert not regs
        check_mem(interval(mems), interval([(data_addr+2, data_addr+3)]))
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        return True

    def test_ah(jitter):

        print("\t[+] Test MOV DWORD PTR [EBX], AL")

        regs, mems = jitter.taint.get_all_taint(red)
        assert len(regs) == 1
        check_reg(regs[0], jitter, "RAX", interval([(0, 3)]))
        check_mem(interval(mems), interval([(data_addr, data_addr), (data_addr+2, data_addr+3)]))
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        return True

    def test_multislice(jitter):

        print("\t[+] Test MOV ECX, DWORD PTR [EBX]")

        regs, mems = jitter.taint.get_all_taint(red)
        assert len(regs) == 2
        check_reg(regs[0], jitter, "RAX", interval([(0, 3)]))
        check_reg(regs[1], jitter, "RCX", interval([(0, 0), (2, 3)]))
        check_mem(interval(mems), interval([(data_addr, data_addr), (data_addr+2, data_addr+3)]))
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        return True

    def test_full_in_compose(jitter):
        print("\t[+] Test ADD    EAX, 0x1")

        # Every should be the same as in test_multislice except for the flags
        regs, mems = jitter.taint.get_all_taint(red)
        assert len(regs) == 8
        check_reg(regs[0], jitter, "RAX", interval([(0, 3)]))
        check_reg(regs[1], jitter, "RCX", interval([(0, 0), (2, 3)]))
        check_reg(regs[2], jitter, "af", interval([(0, 0)]))
        check_reg(regs[3], jitter, "cf", interval([(0, 0)]))
        check_reg(regs[4], jitter, "nf", interval([(0, 0)]))
        check_reg(regs[5], jitter, "of", interval([(0, 0)]))
        check_reg(regs[6], jitter, "pf", interval([(0, 0)]))
        check_reg(regs[7], jitter, "zf", interval([(0, 0)]))
        check_mem(interval(mems), interval([(data_addr, data_addr), (data_addr+2, data_addr+3)]))
        regs, mems = jitter.taint.get_all_taint(blue)
        assert not regs
        assert not mems
        return True

    code_str = '''
    main:
       MOV    EBX, 0x80000000
       MOV    WORD PTR [EBX], AX                    ; should taint @16[EBX]
       MOV    BL, AH                                ; should taint BL
       MOV    BH, AL                                ; should taint BH
       MOV    AH, 0x80000000                        ; should untaint AH
       MOV    DWORD PTR [EBX], EAX                  ; with only AX tainted (should taint @16[EBX])
       MOV    WORD PTR [EBX], CX                    ; should untaint @16[EBX]
       MOV    BYTE PTR [EBX], AL                    ; should taint @8[EBX]
       MOV    ECX, DWORD PTR [EBX]                  ; should taint EBX[0,2]+EBX[5,6]
       ADD    EAX, 0x1                              ; should taint EAX (not RAX)
       PUSH   0x1337BEEF                            ; clean exit value
       RET
    '''

    jitter = create_jitter()

    jitter.vm.add_memory_page(code_addr, csts.PAGE_READ | csts.PAGE_WRITE, assemble_code(code_str))


    jitter.add_breakpoint(code_addr+0x0, taint_EAX)
    jitter.add_breakpoint(code_addr+0x8, test_dst_mem_slice)
    jitter.add_breakpoint(code_addr+0xA, test_dst_reg_slice)
    jitter.add_breakpoint(code_addr+0xC, test_dst_reg_slice_2)
    jitter.add_breakpoint(code_addr+0xE, test_untaint_reg_slice)
    jitter.add_breakpoint(code_addr+0xE, taint_AX)
    jitter.add_breakpoint(code_addr+0x10, test_src_slice)
    jitter.add_breakpoint(code_addr+0x10, taint_mem_RBX)
    jitter.add_breakpoint(code_addr+0x13, test_untaint_src_slice)
    jitter.add_breakpoint(code_addr+0x13, taint_EAX)
    jitter.add_breakpoint(code_addr+0x15, test_ah)
    jitter.add_breakpoint(code_addr+0x17, test_multislice)
    jitter.add_breakpoint(code_addr+0x1a, test_full_in_compose)

    jitter.init_run(code_addr)
    jitter.continue_run()

