Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Aug 14 16:06:18 2020
| Host         : Campo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (21)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (21)
-------------------------------
 There are 21 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.595        0.000                      0                   41        0.106        0.000                      0                   41        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_div    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_div    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_div_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_div_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_div         36.595        0.000                      0                   41        0.203        0.000                      0                   41       19.500        0.000                       0                    23  
  clkfbout_clk_div                                                                                                                                                      8.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_div_1       36.598        0.000                      0                   41        0.203        0.000                      0                   41       19.500        0.000                       0                    23  
  clkfbout_clk_div_1                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_div_1  clk_out1_clk_div         36.595        0.000                      0                   41        0.106        0.000                      0                   41  
clk_out1_clk_div    clk_out1_clk_div_1       36.595        0.000                      0                   41        0.106        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       36.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.595ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.094ns (36.307%)  route 1.919ns (63.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     6.592 f  nolabel_line44/vert_counter_reg[2]/Q
                         net (fo=8, routed)           0.880     7.472    nolabel_line44/vert_count[2]
    SLICE_X0Y41          LUT5 (Prop_lut5_I0_O)        0.324     7.796 r  nolabel_line44/vert_counter[9]_i_4/O
                         net (fo=3, routed)           0.465     8.261    nolabel_line44/vert_counter[9]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.351     8.612 r  nolabel_line44/vert_counter[7]_i_1/O
                         net (fo=1, routed)           0.574     9.186    nolabel_line44/p_0_in[7]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.270    45.782    nolabel_line44/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.782    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 36.595    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.781%)  route 2.137ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.637     9.014    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[3]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.781%)  route 2.137ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.637     9.014    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[5]/Q
                         net (fo=7, routed)           0.122     2.085    nolabel_line44/vert_count[5]
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.045     2.130 r  nolabel_line44/vert_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     2.130    nolabel_line44/p_0_in[9]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/C
                         clock pessimism             -0.535     1.835    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.092     1.927    nolabel_line44/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[4]/Q
                         net (fo=6, routed)           0.131     2.094    nolabel_line44/vert_count[4]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.139 r  nolabel_line44/vert_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.139    nolabel_line44/vert_counter[5]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
                         clock pessimism             -0.535     1.835    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     1.926    nolabel_line44/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.446%)  route 0.143ns (40.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     1.823    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  VGA_horiz/horiz_counter_reg[6]/Q
                         net (fo=6, routed)           0.143     2.130    VGA_horiz/horiz_count[6]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.045     2.175 r  VGA_horiz/horiz_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     2.175    VGA_horiz/p_0_in[9]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[9]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.959    VGA_horiz/horiz_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     1.970 r  VGA_horiz/horiz_counter_reg[3]/Q
                         net (fo=4, routed)           0.115     2.085    VGA_horiz/horiz_count[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I2_O)        0.099     2.184 r  VGA_horiz/horiz_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.184    VGA_horiz/p_0_in[5]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[5]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.943    VGA_horiz/horiz_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.499%)  route 0.175ns (48.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[5]/Q
                         net (fo=7, routed)           0.175     2.138    nolabel_line44/vert_count[5]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.045     2.183 r  nolabel_line44/vert_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.183    nolabel_line44/p_0_in[6]
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092     1.930    nolabel_line44/vert_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     1.823    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  VGA_horiz/horiz_counter_reg[7]/Q
                         net (fo=5, routed)           0.187     2.175    VGA_horiz/horiz_count[7]
    SLICE_X2Y43          LUT5 (Prop_lut5_I4_O)        0.043     2.218 r  VGA_horiz/horiz_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.218    VGA_horiz/p_0_in[8]
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     2.371    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/C
                         clock pessimism             -0.548     1.823    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.131     1.954    VGA_horiz/horiz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.128     1.950 r  nolabel_line44/vert_counter_reg[7]/Q
                         net (fo=5, routed)           0.136     2.086    nolabel_line44/vert_count[7]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.104     2.190 r  nolabel_line44/vert_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.190    nolabel_line44/p_0_in[8]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.102     1.924    nolabel_line44/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[0]/Q
                         net (fo=9, routed)           0.197     2.160    nolabel_line44/vert_count[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.042     2.202 r  nolabel_line44/vert_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.202    nolabel_line44/p_0_in[1]
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[1]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107     1.929    nolabel_line44/vert_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  VGA_horiz/horiz_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     2.185    VGA_horiz/horiz_count[0]
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.043     2.228 r  VGA_horiz/horiz_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.228    VGA_horiz/p_0_in[1]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     1.953    VGA_horiz/horiz_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  VGA_horiz/horiz_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     2.185    VGA_horiz/horiz_count[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.043     2.228 r  VGA_horiz/horiz_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.228    VGA_horiz/p_0_in[3]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     1.953    VGA_horiz/horiz_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_clk_25Mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y41      VGA_horiz/en_vert_count_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y42      VGA_horiz/horiz_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y43      VGA_horiz/horiz_counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y41      VGA_horiz/en_vert_count_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y42      VGA_horiz/horiz_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y40      nolabel_line44/vert_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y40      nolabel_line44/vert_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y41      VGA_horiz/en_vert_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y42      VGA_horiz/horiz_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y43      VGA_horiz/horiz_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y43      VGA_horiz/horiz_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y43      VGA_horiz/horiz_counter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div_1
  To Clock:  clk_out1_clk_div_1

Setup :            0  Failing Endpoints,  Worst Slack       36.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.598ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.094ns (36.307%)  route 1.919ns (63.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     6.592 f  nolabel_line44/vert_counter_reg[2]/Q
                         net (fo=8, routed)           0.880     7.472    nolabel_line44/vert_count[2]
    SLICE_X0Y41          LUT5 (Prop_lut5_I0_O)        0.324     7.796 r  nolabel_line44/vert_counter[9]_i_4/O
                         net (fo=3, routed)           0.465     8.261    nolabel_line44/vert_counter[9]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.351     8.612 r  nolabel_line44/vert_counter[7]_i_1/O
                         net (fo=1, routed)           0.574     9.186    nolabel_line44/p_0_in[7]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.094    46.055    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.270    45.785    nolabel_line44/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.785    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 36.598    

Slack (MET) :             36.607ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.094    46.055    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.626    nolabel_line44/vert_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         45.626    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.607    

Slack (MET) :             36.607ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.094    46.055    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.626    nolabel_line44/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.626    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.607    

Slack (MET) :             36.607ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.094    46.055    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.626    nolabel_line44/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         45.626    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.607    

Slack (MET) :             36.607ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.094    46.055    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.626    nolabel_line44/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         45.626    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.607    

Slack (MET) :             36.612ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.781%)  route 2.137ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.637     9.014    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[3]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.094    46.055    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    45.626    nolabel_line44/vert_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         45.626    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 36.612    

Slack (MET) :             36.612ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.781%)  route 2.137ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.637     9.014    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.094    46.055    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    45.626    nolabel_line44/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         45.626    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 36.612    

Slack (MET) :             36.616ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.094    46.056    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.532    VGA_horiz/horiz_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         45.532    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.616    

Slack (MET) :             36.616ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.094    46.056    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.532    VGA_horiz/horiz_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.532    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.616    

Slack (MET) :             36.616ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.094    46.056    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.532    VGA_horiz/horiz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         45.532    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[5]/Q
                         net (fo=7, routed)           0.122     2.085    nolabel_line44/vert_count[5]
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.045     2.130 r  nolabel_line44/vert_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     2.130    nolabel_line44/p_0_in[9]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/C
                         clock pessimism             -0.535     1.835    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.092     1.927    nolabel_line44/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[4]/Q
                         net (fo=6, routed)           0.131     2.094    nolabel_line44/vert_count[4]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.139 r  nolabel_line44/vert_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.139    nolabel_line44/vert_counter[5]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
                         clock pessimism             -0.535     1.835    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     1.926    nolabel_line44/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.446%)  route 0.143ns (40.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     1.823    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  VGA_horiz/horiz_counter_reg[6]/Q
                         net (fo=6, routed)           0.143     2.130    VGA_horiz/horiz_count[6]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.045     2.175 r  VGA_horiz/horiz_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     2.175    VGA_horiz/p_0_in[9]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[9]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.959    VGA_horiz/horiz_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     1.970 r  VGA_horiz/horiz_counter_reg[3]/Q
                         net (fo=4, routed)           0.115     2.085    VGA_horiz/horiz_count[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I2_O)        0.099     2.184 r  VGA_horiz/horiz_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.184    VGA_horiz/p_0_in[5]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[5]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.943    VGA_horiz/horiz_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.499%)  route 0.175ns (48.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[5]/Q
                         net (fo=7, routed)           0.175     2.138    nolabel_line44/vert_count[5]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.045     2.183 r  nolabel_line44/vert_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.183    nolabel_line44/p_0_in[6]
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092     1.930    nolabel_line44/vert_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     1.823    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  VGA_horiz/horiz_counter_reg[7]/Q
                         net (fo=5, routed)           0.187     2.175    VGA_horiz/horiz_count[7]
    SLICE_X2Y43          LUT5 (Prop_lut5_I4_O)        0.043     2.218 r  VGA_horiz/horiz_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.218    VGA_horiz/p_0_in[8]
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     2.371    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/C
                         clock pessimism             -0.548     1.823    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.131     1.954    VGA_horiz/horiz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.128     1.950 r  nolabel_line44/vert_counter_reg[7]/Q
                         net (fo=5, routed)           0.136     2.086    nolabel_line44/vert_count[7]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.104     2.190 r  nolabel_line44/vert_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.190    nolabel_line44/p_0_in[8]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.102     1.924    nolabel_line44/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[0]/Q
                         net (fo=9, routed)           0.197     2.160    nolabel_line44/vert_count[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.042     2.202 r  nolabel_line44/vert_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.202    nolabel_line44/p_0_in[1]
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[1]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107     1.929    nolabel_line44/vert_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  VGA_horiz/horiz_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     2.185    VGA_horiz/horiz_count[0]
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.043     2.228 r  VGA_horiz/horiz_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.228    VGA_horiz/p_0_in[1]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     1.953    VGA_horiz/horiz_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  VGA_horiz/horiz_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     2.185    VGA_horiz/horiz_count[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.043     2.228 r  VGA_horiz/horiz_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.228    VGA_horiz/p_0_in[3]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/C
                         clock pessimism             -0.548     1.822    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     1.953    VGA_horiz/horiz_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_clk_25Mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y41      VGA_horiz/en_vert_count_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y42      VGA_horiz/horiz_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y43      VGA_horiz/horiz_counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y41      VGA_horiz/en_vert_count_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y42      VGA_horiz/horiz_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y40      nolabel_line44/vert_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y40      nolabel_line44/vert_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y41      VGA_horiz/en_vert_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y42      VGA_horiz/horiz_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y42      VGA_horiz/horiz_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y43      VGA_horiz/horiz_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y43      VGA_horiz/horiz_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y43      VGA_horiz/horiz_counter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div_1
  To Clock:  clkfbout_clk_div_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div_1
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       36.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.595ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.094ns (36.307%)  route 1.919ns (63.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     6.592 f  nolabel_line44/vert_counter_reg[2]/Q
                         net (fo=8, routed)           0.880     7.472    nolabel_line44/vert_count[2]
    SLICE_X0Y41          LUT5 (Prop_lut5_I0_O)        0.324     7.796 r  nolabel_line44/vert_counter[9]_i_4/O
                         net (fo=3, routed)           0.465     8.261    nolabel_line44/vert_counter[9]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.351     8.612 r  nolabel_line44/vert_counter[7]_i_1/O
                         net (fo=1, routed)           0.574     9.186    nolabel_line44/p_0_in[7]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.270    45.782    nolabel_line44/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.782    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 36.595    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.781%)  route 2.137ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.637     9.014    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[3]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.781%)  route 2.137ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.637     9.014    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div rise@40.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[5]/Q
                         net (fo=7, routed)           0.122     2.085    nolabel_line44/vert_count[5]
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.045     2.130 r  nolabel_line44/vert_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     2.130    nolabel_line44/p_0_in[9]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/C
                         clock pessimism             -0.535     1.835    
                         clock uncertainty            0.098     1.933    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.092     2.025    nolabel_line44/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[4]/Q
                         net (fo=6, routed)           0.131     2.094    nolabel_line44/vert_count[4]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.139 r  nolabel_line44/vert_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.139    nolabel_line44/vert_counter[5]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
                         clock pessimism             -0.535     1.835    
                         clock uncertainty            0.098     1.933    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     2.024    nolabel_line44/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.446%)  route 0.143ns (40.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     1.823    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  VGA_horiz/horiz_counter_reg[6]/Q
                         net (fo=6, routed)           0.143     2.130    VGA_horiz/horiz_count[6]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.045     2.175 r  VGA_horiz/horiz_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     2.175    VGA_horiz/p_0_in[9]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[9]/C
                         clock pessimism             -0.532     1.838    
                         clock uncertainty            0.098     1.936    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     2.057    VGA_horiz/horiz_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     1.970 r  VGA_horiz/horiz_counter_reg[3]/Q
                         net (fo=4, routed)           0.115     2.085    VGA_horiz/horiz_count[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I2_O)        0.099     2.184 r  VGA_horiz/horiz_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.184    VGA_horiz/p_0_in[5]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[5]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     2.041    VGA_horiz/horiz_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.499%)  route 0.175ns (48.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[5]/Q
                         net (fo=7, routed)           0.175     2.138    nolabel_line44/vert_count[5]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.045     2.183 r  nolabel_line44/vert_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.183    nolabel_line44/p_0_in[6]
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
                         clock pessimism             -0.532     1.838    
                         clock uncertainty            0.098     1.936    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092     2.028    nolabel_line44/vert_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     1.823    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  VGA_horiz/horiz_counter_reg[7]/Q
                         net (fo=5, routed)           0.187     2.175    VGA_horiz/horiz_count[7]
    SLICE_X2Y43          LUT5 (Prop_lut5_I4_O)        0.043     2.218 r  VGA_horiz/horiz_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.218    VGA_horiz/p_0_in[8]
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     2.371    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/C
                         clock pessimism             -0.548     1.823    
                         clock uncertainty            0.098     1.921    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.131     2.052    VGA_horiz/horiz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.128     1.950 r  nolabel_line44/vert_counter_reg[7]/Q
                         net (fo=5, routed)           0.136     2.086    nolabel_line44/vert_count[7]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.104     2.190 r  nolabel_line44/vert_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.190    nolabel_line44/p_0_in[8]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.102     2.022    nolabel_line44/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[0]/Q
                         net (fo=9, routed)           0.197     2.160    nolabel_line44/vert_count[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.042     2.202 r  nolabel_line44/vert_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.202    nolabel_line44/p_0_in[1]
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[1]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107     2.027    nolabel_line44/vert_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  VGA_horiz/horiz_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     2.185    VGA_horiz/horiz_count[0]
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.043     2.228 r  VGA_horiz/horiz_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.228    VGA_horiz/p_0_in[1]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     2.051    VGA_horiz/horiz_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  VGA_horiz/horiz_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     2.185    VGA_horiz/horiz_count[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.043     2.228 r  VGA_horiz/horiz_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.228    VGA_horiz/p_0_in[3]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     2.051    VGA_horiz/horiz_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div_1

Setup :            0  Failing Endpoints,  Worst Slack       36.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.595ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.094ns (36.307%)  route 1.919ns (63.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.419     6.592 f  nolabel_line44/vert_counter_reg[2]/Q
                         net (fo=8, routed)           0.880     7.472    nolabel_line44/vert_count[2]
    SLICE_X0Y41          LUT5 (Prop_lut5_I0_O)        0.324     7.796 r  nolabel_line44/vert_counter[9]_i_4/O
                         net (fo=3, routed)           0.465     8.261    nolabel_line44/vert_counter[9]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.351     8.612 r  nolabel_line44/vert_counter[7]_i_1/O
                         net (fo=1, routed)           0.574     9.186    nolabel_line44/p_0_in[7]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.270    45.782    nolabel_line44/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.782    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 36.595    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.604ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.743%)  route 2.141ns (75.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.641     9.018    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 36.604    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.781%)  route 2.137ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.637     9.014    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[3]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 nolabel_line44/vert_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.704ns (24.781%)  route 2.137ns (75.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 45.823 - 40.000 ) 
    Source Clock Delay      (SCD):    6.173ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.636     6.173    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  nolabel_line44/vert_counter_reg[6]/Q
                         net (fo=6, routed)           0.844     7.473    nolabel_line44/vert_count[6]
    SLICE_X0Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.597 f  nolabel_line44/vert_counter[9]_i_3/O
                         net (fo=1, routed)           0.656     8.254    nolabel_line44/vert_counter[9]_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  nolabel_line44/vert_counter[9]_i_1/O
                         net (fo=10, routed)          0.637     9.014    nolabel_line44/vert_counter[9]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    45.823    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
                         clock pessimism              0.326    46.149    
                         clock uncertainty           -0.098    46.052    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    45.623    nolabel_line44/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         45.623    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 VGA_horiz/horiz_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_div_1 rise@40.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.897ns (32.722%)  route 1.844ns (67.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 45.824 - 40.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     6.174    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.478     6.652 r  VGA_horiz/horiz_counter_reg[1]/Q
                         net (fo=6, routed)           0.862     7.514    VGA_horiz/horiz_count[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.295     7.809 r  VGA_horiz/horiz_counter[9]_i_3/O
                         net (fo=5, routed)           0.299     8.108    VGA_horiz/horiz_counter[9]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  VGA_horiz/horiz_counter[9]_i_1/O
                         net (fo=11, routed)          0.684     8.916    VGA_horiz/horiz_counter[9]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.633 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.214    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.305 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    45.824    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/C
                         clock pessimism              0.326    46.150    
                         clock uncertainty           -0.098    46.053    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    45.529    VGA_horiz/horiz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         45.529    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 36.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[5]/Q
                         net (fo=7, routed)           0.122     2.085    nolabel_line44/vert_count[5]
    SLICE_X0Y41          LUT6 (Prop_lut6_I2_O)        0.045     2.130 r  nolabel_line44/vert_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     2.130    nolabel_line44/p_0_in[9]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[9]/C
                         clock pessimism             -0.535     1.835    
                         clock uncertainty            0.098     1.933    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.092     2.025    nolabel_line44/vert_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[4]/Q
                         net (fo=6, routed)           0.131     2.094    nolabel_line44/vert_count[4]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.139 r  nolabel_line44/vert_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.139    nolabel_line44/vert_counter[5]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
                         clock pessimism             -0.535     1.835    
                         clock uncertainty            0.098     1.933    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     2.024    nolabel_line44/vert_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.446%)  route 0.143ns (40.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     1.823    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  VGA_horiz/horiz_counter_reg[6]/Q
                         net (fo=6, routed)           0.143     2.130    VGA_horiz/horiz_count[6]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.045     2.175 r  VGA_horiz/horiz_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     2.175    VGA_horiz/p_0_in[9]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[9]/C
                         clock pessimism             -0.532     1.838    
                         clock uncertainty            0.098     1.936    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     2.057    VGA_horiz/horiz_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.295%)  route 0.115ns (31.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.148     1.970 r  VGA_horiz/horiz_counter_reg[3]/Q
                         net (fo=4, routed)           0.115     2.085    VGA_horiz/horiz_count[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I2_O)        0.099     2.184 r  VGA_horiz/horiz_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.184    VGA_horiz/p_0_in[5]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[5]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     2.041    VGA_horiz/horiz_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.499%)  route 0.175ns (48.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[5]/Q
                         net (fo=7, routed)           0.175     2.138    nolabel_line44/vert_count[5]
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.045     2.183 r  nolabel_line44/vert_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.183    nolabel_line44/p_0_in[6]
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[6]/C
                         clock pessimism             -0.532     1.838    
                         clock uncertainty            0.098     1.936    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.092     2.028    nolabel_line44/vert_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     1.823    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.987 r  VGA_horiz/horiz_counter_reg[7]/Q
                         net (fo=5, routed)           0.187     2.175    VGA_horiz/horiz_count[7]
    SLICE_X2Y43          LUT5 (Prop_lut5_I4_O)        0.043     2.218 r  VGA_horiz/horiz_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.218    VGA_horiz/p_0_in[8]
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     2.371    VGA_horiz/CLK
    SLICE_X2Y43          FDRE                                         r  VGA_horiz/horiz_counter_reg[8]/C
                         clock pessimism             -0.548     1.823    
                         clock uncertainty            0.098     1.921    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.131     2.052    VGA_horiz/horiz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.128     1.950 r  nolabel_line44/vert_counter_reg[7]/Q
                         net (fo=5, routed)           0.136     2.086    nolabel_line44/vert_count[7]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.104     2.190 r  nolabel_line44/vert_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.190    nolabel_line44/p_0_in[8]
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y41          FDRE                                         r  nolabel_line44/vert_counter_reg[8]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.102     2.022    nolabel_line44/vert_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line44/vert_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line44/vert_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  nolabel_line44/vert_counter_reg[0]/Q
                         net (fo=9, routed)           0.197     2.160    nolabel_line44/vert_count[0]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.042     2.202 r  nolabel_line44/vert_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.202    nolabel_line44/p_0_in[1]
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    nolabel_line44/clk_out1
    SLICE_X0Y40          FDRE                                         r  nolabel_line44/vert_counter_reg[1]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.107     2.027    nolabel_line44/vert_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  VGA_horiz/horiz_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     2.185    VGA_horiz/horiz_count[0]
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.043     2.228 r  VGA_horiz/horiz_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.228    VGA_horiz/p_0_in[1]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[1]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     2.051    VGA_horiz/horiz_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 VGA_horiz/horiz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horiz/horiz_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_div_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div_1 rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     1.822    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.986 r  VGA_horiz/horiz_counter_reg[0]/Q
                         net (fo=7, routed)           0.198     2.185    VGA_horiz/horiz_count[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.043     2.228 r  VGA_horiz/horiz_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.228    VGA_horiz/p_0_in[3]
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_clk_25Mhz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  VGA_clk_25Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    VGA_clk_25Mhz/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  VGA_clk_25Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    VGA_clk_25Mhz/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  VGA_clk_25Mhz/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     2.370    VGA_horiz/CLK
    SLICE_X2Y42          FDRE                                         r  VGA_horiz/horiz_counter_reg[3]/C
                         clock pessimism             -0.548     1.822    
                         clock uncertainty            0.098     1.920    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     2.051    VGA_horiz/horiz_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.177    





