David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
Burger, D. C., Austin, T. M., and Bennett, S. 1997. Evaluating future microprocessorsâ€”the simplescalar tool set. Tech. rep. University of Wisconsin-Madison, CS Department 1342, Madison, WI.
Huangry, W., Sankaranarayanany, K., Ribandoz, R. J., Stan, M. R., and Skadron, K. 2005. An improved block-based thermal model in hotspot 4.0 with granularity consideration. In Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking.
HYNIX. 2003. Hy5du12822d(l)tp-xi/hy5du121622d(l)tp-xi 512Mb DDR SDRAM technical data sheet. http://www.hynix.com/.
JM H.264/AVC CODEC. 2008. Jm h.264/avc codec 14.1. http://iphome.hhi.de/suehring/tml/.
Kim, Y. I., Yang, K. H., and Lee, W. S. 2004. Thermal degradation of dram retention time: Characterization and improving techniques. In Proceedings of the International Reliability Physics Symposium. 667--668.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron, Performance, Energy, and Thermal Considerations for SMT and CMP Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.71-82, February 12-16, 2005[doi>10.1109/HPCA.2005.25]
Low, Y. L., Frye, R., and Conner, K. J. O. 1998. Design methodology for chip-on-chip applications. IEEE Trans. Components, Pack. Manufac. Techno. 21, 3, 298--301.
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Madhu Mutyam , Feihui Li , Vijaykrishnan Narayanan , Mahmut Kandemir , Mary Jane Irwin, Compiler-directed thermal management for VLIW functional units, Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems, June 14-16, 2006, Ottawa, Ontario, Canada[doi>10.1145/1134650.1134674]
Pancescu, A. 2007. SOFTPEDIA hynix storms the nand industry-24 nand memory chips only 1.4mm thick. http://news.softpedia.com/news/Hynix-Storms-The-NAND-Industry-64930.shtml.
Kiran Puttaswamy , Gabriel H. Loh, Thermal analysis of a 3D die-stacked high-performance microprocessor, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127915]
Sankaranarayanan, K., Velusamy, S., Stan, M., and Skadron, K. 2005. A case for thermal-aware floorplanning at the microarchitectural level. J. Instruction-Level Parall. 7.
Kevin Skadron , Tarek Abdelzaher , Mircea R. Stan, Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.17, February 02-06, 2002
King L. Tai, System-in-package (SIP): challenges and opportunities, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.191-196, January 2000, Yokohama, Japan[doi>10.1145/368434.368603]
Tai, K. L., Frye, R. C., Han, B. J., Lau, M. Y., and Kossives, D. 1995. A chip-on-chip DSP/SRAM multichip module. In Proceedings of the International Conference on Multichip Modules. 466--471.
Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005[doi>10.1109/ICCD.2005.108]
Wang, M., Suzuki, K., and Dai, W. 2001a. Memory and logic integration for system-in-a-package. In Proceedings of the 4th International Conference on ASIC. 843--847.
Wang, M., Suzuki, K., Dai, W., Sakai, A., and Watanabe, K. 2001b. Configurable area-io memory for system-in-a-package (sip). In Proceedings of the 27th European Solid-State Circuits Conference. 385--388.
Michael X. Wang , Katsuharu Suzuki , Wayne W.-M. Dai , Yee L. Low , Kevin J. O'conner , King L. Tai, Integration of large-scale FPGA and DRAM in a package using chip-on-chip technology, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.205-210, January 2000, Yokohama, Japan[doi>10.1145/368434.368606]
