
---

# 👋 Hi, I’m INFINITER

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=600&size=22&pause=1000&color=007ACC&center=true&vCenter=true&width=700&lines=VLSI+%7C+FPGA+%7C+RTL+Design;SystemVerilog+%7C+UVM+Verification;RISC-V+%7C+Signal+Processing;Exploring+Robotics+and+5G+Systems" />
</p>

---

## 🧑‍💻 About Me

* 🎓 Student passionate about **VLSI and semiconductor design**
* 🛠️ Skilled in **RTL design (Verilog, SystemVerilog), FPGA prototyping, and digital systems**
* 🔍 Exploring **verification methodologies (UVM, assertions, coverage)**
* 📡 Interest in **RISC-V CPUs, 5G networks, and hardware accelerators**
* 🤖 Learning **robotics (CoppeliaSim + Python) and signal processing applications**
* 🌱 Always building, experimenting, and contributing to open hardware/software projects

---

## 📂 Featured Repository

### 🔹 [BMSCE\_T02](https://github.com/R0h1th-1DD4E2/BMSCE_T02)

A project showcasing **hardware design and FPGA experiments**, reflecting my journey in **RTL implementation, simulation, and system integration**.

---

## 🛠️ Technical Skills

**Hardware & Design**

* Verilog, SystemVerilog, VHDL, RTL Design
* UVM, Testbench Development, Functional Coverage
* FPGA (Intel Quartus, Xilinx Vivado)

**Programming & Modeling**

* C, C++, Python, MATLAB

**Architectures & Tools**

* RISC-V, AXI, UART, AES, FFT, TinyTapeout, PYNQ

**Domains**

* Digital Design, Signal Processing, Robotics, 5G Systems

---

## 📊 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=R0h1th-1DD4E2&show_icons=true&theme=tokyonight&hide_border=true" height="150"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=R0h1th-1DD4E2&layout=compact&theme=tokyonight&hide_border=true" height="150"/>
</p>

---

## 💡 Philosophy

> *“Great hardware design is not just about functionality—it’s about precision, scalability, and creativity.”*


