<stg><name>max_pool_1</name>


<trans_list>

<trans id="816" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="22" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="28" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="30" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="31" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="33" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="34" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="36" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="37" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="38" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="40" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln10 = icmp eq i6 %f_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %f = add i6 %f_0, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln10, label %29, label %Filter_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter_Loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="6">
<![CDATA[
Filter_Loop_begin:2  %zext_ln13 = zext i6 %f_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="6">
<![CDATA[
Filter_Loop_begin:3  %zext_ln13_1 = zext i6 %f_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
Filter_Loop_begin:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i13 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln13 = add i13 %phi_mul, 416

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln13 = icmp eq i4 %r_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %r = add i4 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln13, label %Filter_Loop_end, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
Col_Loop_begin:1  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:2  %add_ln35 = add i13 %phi_mul, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:3  %zext_ln35 = zext i13 %add_ln35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:4  %max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:5  %add_ln35_1 = add i13 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:6  %add_ln35_2 = add i13 %add_ln35_1, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:7  %zext_ln35_1 = zext i13 %add_ln35_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:8  %max_pool_1_out_addr_1 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:9  %add_ln35_3 = add i13 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:10  %add_ln35_4 = add i13 %add_ln35_3, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:11  %zext_ln35_2 = zext i13 %add_ln35_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:12  %max_pool_1_out_addr_2 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:13  %add_ln35_5 = add i13 %phi_mul, 96

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:14  %add_ln35_6 = add i13 %add_ln35_5, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:15  %zext_ln35_3 = zext i13 %add_ln35_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:16  %max_pool_1_out_addr_3 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:17  %add_ln35_7 = add i13 %phi_mul, 128

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:18  %add_ln35_8 = add i13 %add_ln35_7, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:19  %zext_ln35_4 = zext i13 %add_ln35_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:20  %max_pool_1_out_addr_4 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_4

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:21  %add_ln35_9 = add i13 %phi_mul, 160

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:22  %add_ln35_10 = add i13 %add_ln35_9, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:23  %zext_ln35_5 = zext i13 %add_ln35_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:24  %max_pool_1_out_addr_5 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_5

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:25  %add_ln35_11 = add i13 %phi_mul, 192

]]></Node>
<StgValue><ssdm name="add_ln35_11"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:26  %add_ln35_12 = add i13 %add_ln35_11, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_12"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:27  %zext_ln35_6 = zext i13 %add_ln35_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:28  %max_pool_1_out_addr_6 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:29  %add_ln35_13 = add i13 %phi_mul, 224

]]></Node>
<StgValue><ssdm name="add_ln35_13"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:30  %add_ln35_14 = add i13 %add_ln35_13, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_14"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:31  %zext_ln35_7 = zext i13 %add_ln35_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:32  %max_pool_1_out_addr_7 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_7

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:33  %add_ln35_15 = add i13 %phi_mul, 256

]]></Node>
<StgValue><ssdm name="add_ln35_15"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:34  %add_ln35_16 = add i13 %add_ln35_15, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_16"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:35  %zext_ln35_8 = zext i13 %add_ln35_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_8"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:36  %max_pool_1_out_addr_8 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_8

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_8"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:37  %add_ln35_17 = add i13 %phi_mul, 288

]]></Node>
<StgValue><ssdm name="add_ln35_17"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:38  %add_ln35_18 = add i13 %add_ln35_17, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_18"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:39  %zext_ln35_9 = zext i13 %add_ln35_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_9"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:40  %max_pool_1_out_addr_9 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_9

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_9"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:41  %add_ln35_19 = add i13 %phi_mul, 320

]]></Node>
<StgValue><ssdm name="add_ln35_19"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:42  %add_ln35_20 = add i13 %add_ln35_19, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_20"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:43  %zext_ln35_10 = zext i13 %add_ln35_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_10"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:44  %max_pool_1_out_addr_10 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_10

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_10"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:45  %add_ln35_21 = add i13 %phi_mul, 352

]]></Node>
<StgValue><ssdm name="add_ln35_21"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:46  %add_ln35_22 = add i13 %add_ln35_21, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_22"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:47  %zext_ln35_11 = zext i13 %add_ln35_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_11"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:48  %max_pool_1_out_addr_11 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_11

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_11"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:49  %add_ln35_23 = add i13 %phi_mul, 384

]]></Node>
<StgValue><ssdm name="add_ln35_23"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:50  %add_ln35_24 = add i13 %add_ln35_23, %zext_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln35_24"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop_begin:51  %zext_ln35_12 = zext i13 %add_ln35_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_12"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:52  %max_pool_1_out_addr_12 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_12

]]></Node>
<StgValue><ssdm name="max_pool_1_out_addr_12"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:53  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_begin:54  br label %3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter_Loop_end:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
Filter_Loop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="max_0_0"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="mpr_0_0"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20 = zext i2 %mpr_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20 = icmp eq i2 %mpr_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20 = add i2 %mpr_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20, label %Col_Loop, label %Pool_Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin:2  %add_ln25 = add i5 %zext_ln20, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin:3  %zext_ln28 = zext i5 %add_ln25 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin:4  %mul_ln28 = mul i10 %zext_ln28, 26

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin:5  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop:0  store float %max_0_0, float* %max_pool_1_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop:3  br label %5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln28, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="max_1_0"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="mpc_0_0"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23 = icmp eq i2 %mpc_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23 = add i2 %mpc_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="2">
<![CDATA[
._crit_edge.0:1  %zext_ln28_2 = zext i2 %mpc_0_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0:2  %add_ln28 = add i10 %zext_ln28_2, %mul_ln28

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.0:3  %tmp_65 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.0:4  %zext_ln28_3 = zext i15 %tmp_65 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0:5  %add_ln28_1 = add i16 %zext_ln13, %zext_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.0:6  %zext_ln28_4 = zext i16 %add_ln28_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:7  %conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="conv_1_out_addr"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.0:8  %conv_1_out_load = load float* %conv_1_out_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.0:8  %conv_1_out_load = load float* %conv_1_out_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:9  %bitcast_ln28 = bitcast float %conv_1_out_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:10  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:11  %trunc_ln28 = trunc i32 %bitcast_ln28 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.0:12  %bitcast_ln28_1 = bitcast float %max_1_0 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:13  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.0:14  %trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:15  %icmp_ln28 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:16  %icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:17  %or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:18  %icmp_ln28_2 = icmp ne i8 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_2"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.0:19  %icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_3"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:20  %or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:21  %and_ln28 = and i1 %or_ln28, %or_ln28_1

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_7 = fcmp ogt float %conv_1_out_load, %max_1_0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:23  %and_ln28_1 = and i1 %and_ln28, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln28_1"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:24  %select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %max_1_0

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:25  br label %4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_1 = phi float [ 0x3810000000000000, %Col_Loop ], [ %max_1_1, %Pool_Row_Loop_end1 ]

]]></Node>
<StgValue><ssdm name="max_0_1"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_1 = phi i2 [ 0, %Col_Loop ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]

]]></Node>
<StgValue><ssdm name="mpr_0_1"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_1 = zext i2 %mpr_0_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_1 = add i2 %mpr_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_1, label %Col_Loop1, label %Pool_Row_Loop_begin1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin1:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin1:2  %add_ln25_1 = add i5 %zext_ln20_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin1:3  %zext_ln28_1 = zext i5 %add_ln25_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin1:4  %mul_ln28_1 = mul i10 %zext_ln28_1, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin1:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop1:0  store float %max_0_1, float* %max_pool_1_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop1:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop1:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop1:3  br label %7

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln28_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="max_1_1"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]

]]></Node>
<StgValue><ssdm name="mpc_0_1"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_1 = add i2 %mpc_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.1:1  %xor_ln26 = xor i2 %mpc_0_1, -2

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="2">
<![CDATA[
._crit_edge.1:2  %zext_ln28_6 = zext i2 %xor_ln26 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_6"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.1:3  %add_ln28_2 = add i10 %zext_ln28_6, %mul_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.1:4  %tmp_66 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.1:5  %zext_ln28_7 = zext i15 %tmp_66 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.1:6  %add_ln28_3 = add i16 %zext_ln13, %zext_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.1:7  %zext_ln28_8 = zext i16 %add_ln28_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:8  %conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_8

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.1:9  %conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_1"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end1:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end1:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.1:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.1:9  %conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_1"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:10  %bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_2"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1:11  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1:12  %trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1:13  %bitcast_ln28_3 = bitcast float %max_1_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_3"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1:14  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1:15  %trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_3"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1:16  %icmp_ln28_4 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_4"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1:17  %icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_5"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:18  %or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4

]]></Node>
<StgValue><ssdm name="or_ln28_2"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1:19  %icmp_ln28_6 = icmp ne i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_6"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1:20  %icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_7"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:21  %or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6

]]></Node>
<StgValue><ssdm name="or_ln28_3"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:22  %and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3

]]></Node>
<StgValue><ssdm name="and_ln28_2"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:23  %tmp_12 = fcmp ogt float %conv_1_out_load_1, %max_1_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:24  %and_ln28_3 = and i1 %and_ln28_2, %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln28_3"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1:25  %select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %max_1_1

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1:26  br label %6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_2 = phi float [ 0x3810000000000000, %Col_Loop1 ], [ %max_1_2, %Pool_Row_Loop_end2 ]

]]></Node>
<StgValue><ssdm name="max_0_2"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_2 = phi i2 [ 0, %Col_Loop1 ], [ %add_ln20_2, %Pool_Row_Loop_end2 ]

]]></Node>
<StgValue><ssdm name="mpr_0_2"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_2 = zext i2 %mpr_0_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_2"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_2 = icmp eq i2 %mpr_0_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_2"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_2 = add i2 %mpr_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln20_2"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_2, label %Col_Loop2, label %Pool_Row_Loop_begin2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin2:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin2:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin2:2  %add_ln25_2 = add i5 %zext_ln20_2, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin2:3  %zext_ln28_5 = zext i5 %add_ln25_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin2:4  %mul_ln28_2 = mul i10 %zext_ln28_5, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin2:5  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop2:0  store float %max_0_2, float* %max_pool_1_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop2:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop2:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop2:3  br label %9

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_2 = phi float [ %max_0_2, %Pool_Row_Loop_begin2 ], [ %select_ln28_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="max_1_2"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_2 = phi i2 [ 0, %Pool_Row_Loop_begin2 ], [ %add_ln23_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="mpc_0_2"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_2 = icmp eq i2 %mpc_0_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_2"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_2 = add i2 %mpc_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_2, label %Pool_Row_Loop_end2, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
._crit_edge.2:1  %or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %mpc_0_2)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge.2:2  %zext_ln28_10 = zext i3 %or_ln to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.2:3  %add_ln28_4 = add i10 %mul_ln28_2, %zext_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.2:4  %tmp_67 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_4, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.2:5  %zext_ln28_11 = zext i15 %tmp_67 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_11"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.2:6  %add_ln28_5 = add i16 %zext_ln28_11, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.2:7  %zext_ln28_12 = zext i16 %add_ln28_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_12"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:8  %conv_1_out_addr_2 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_12

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.2:9  %conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_2"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end2:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end2:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.2:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.2:9  %conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_2"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:10  %bitcast_ln28_4 = bitcast float %conv_1_out_load_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_4"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2:11  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2:12  %trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_4"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.2:13  %bitcast_ln28_5 = bitcast float %max_1_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_5"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2:14  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.2:15  %trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_5"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2:16  %icmp_ln28_8 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_8"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2:17  %icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_9"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:18  %or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8

]]></Node>
<StgValue><ssdm name="or_ln28_4"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.2:19  %icmp_ln28_10 = icmp ne i8 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_10"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.2:20  %icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_11"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:21  %or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10

]]></Node>
<StgValue><ssdm name="or_ln28_5"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:22  %and_ln28_4 = and i1 %or_ln28_4, %or_ln28_5

]]></Node>
<StgValue><ssdm name="and_ln28_4"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:23  %tmp_17 = fcmp ogt float %conv_1_out_load_2, %max_1_2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:24  %and_ln28_5 = and i1 %and_ln28_4, %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln28_5"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2:25  %select_ln28_2 = select i1 %and_ln28_5, float %conv_1_out_load_2, float %max_1_2

]]></Node>
<StgValue><ssdm name="select_ln28_2"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.2:26  br label %8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_3 = phi float [ 0x3810000000000000, %Col_Loop2 ], [ %max_1_3, %Pool_Row_Loop_end3 ]

]]></Node>
<StgValue><ssdm name="max_0_3"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_3 = phi i2 [ 0, %Col_Loop2 ], [ %add_ln20_3, %Pool_Row_Loop_end3 ]

]]></Node>
<StgValue><ssdm name="mpr_0_3"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_3 = zext i2 %mpr_0_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_3"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_3 = icmp eq i2 %mpr_0_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_3"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_3 = add i2 %mpr_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_3, label %Col_Loop3, label %Pool_Row_Loop_begin3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin3:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin3:1  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin3:2  %add_ln25_3 = add i5 %zext_ln20_3, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin3:3  %zext_ln28_9 = zext i5 %add_ln25_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin3:4  %mul_ln28_3 = mul i10 %zext_ln28_9, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin3:5  br label %10

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop3:0  store float %max_0_3, float* %max_pool_1_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop3:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop3:2  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop3:3  br label %11

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_3 = phi float [ %max_0_3, %Pool_Row_Loop_begin3 ], [ %select_ln28_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="max_1_3"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_3 = phi i2 [ 0, %Pool_Row_Loop_begin3 ], [ %add_ln23_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="mpc_0_3"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_3 = icmp eq i2 %mpc_0_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_3"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_3 = add i2 %mpc_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_3, label %Pool_Row_Loop_end3, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.3:1  %xor_ln26_1 = xor i2 %mpc_0_3, -2

]]></Node>
<StgValue><ssdm name="xor_ln26_1"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.3:2  %sext_ln26 = sext i2 %xor_ln26_1 to i3

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge.3:3  %zext_ln28_14 = zext i3 %sext_ln26 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.3:4  %add_ln28_6 = add i10 %zext_ln28_14, %mul_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.3:5  %tmp_68 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_6, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.3:6  %zext_ln28_15 = zext i15 %tmp_68 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_15"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.3:7  %add_ln28_7 = add i16 %zext_ln13, %zext_ln28_15

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.3:8  %zext_ln28_16 = zext i16 %add_ln28_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_16"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:9  %conv_1_out_addr_3 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_16

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_3"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.3:10  %conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_3"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end3:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end3:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.3:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.3:10  %conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_3"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:11  %bitcast_ln28_6 = bitcast float %conv_1_out_load_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_6"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3:12  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3:13  %trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_6"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.3:14  %bitcast_ln28_7 = bitcast float %max_1_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_7"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.3:15  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.3:16  %trunc_ln28_7 = trunc i32 %bitcast_ln28_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_7"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3:17  %icmp_ln28_12 = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_12"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3:18  %icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_13"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:19  %or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12

]]></Node>
<StgValue><ssdm name="or_ln28_6"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.3:20  %icmp_ln28_14 = icmp ne i8 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_14"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.3:21  %icmp_ln28_15 = icmp eq i23 %trunc_ln28_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_15"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:22  %or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14

]]></Node>
<StgValue><ssdm name="or_ln28_7"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:23  %and_ln28_6 = and i1 %or_ln28_6, %or_ln28_7

]]></Node>
<StgValue><ssdm name="and_ln28_6"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3:24  %tmp_22 = fcmp ogt float %conv_1_out_load_3, %max_1_3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:25  %and_ln28_7 = and i1 %and_ln28_6, %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln28_7"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3:26  %select_ln28_3 = select i1 %and_ln28_7, float %conv_1_out_load_3, float %max_1_3

]]></Node>
<StgValue><ssdm name="select_ln28_3"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.3:27  br label %10

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_4 = phi float [ 0x3810000000000000, %Col_Loop3 ], [ %max_1_4, %Pool_Row_Loop_end4 ]

]]></Node>
<StgValue><ssdm name="max_0_4"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_4 = phi i2 [ 0, %Col_Loop3 ], [ %add_ln20_4, %Pool_Row_Loop_end4 ]

]]></Node>
<StgValue><ssdm name="mpr_0_4"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_4 = zext i2 %mpr_0_4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_4"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_4 = icmp eq i2 %mpr_0_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_4"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_4 = add i2 %mpr_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln20_4"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_4, label %Col_Loop4, label %Pool_Row_Loop_begin4

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin4:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin4:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin4:2  %add_ln25_4 = add i5 %zext_ln20_4, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin4:3  %zext_ln28_13 = zext i5 %add_ln25_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin4:4  %mul_ln28_4 = mul i10 %zext_ln28_13, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin4:5  br label %12

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop4:0  store float %max_0_4, float* %max_pool_1_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop4:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop4:2  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop4:3  br label %13

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_4 = phi float [ %max_0_4, %Pool_Row_Loop_begin4 ], [ %select_ln28_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="max_1_4"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_4 = phi i2 [ 0, %Pool_Row_Loop_begin4 ], [ %add_ln23_4, %._crit_edge.4 ]

]]></Node>
<StgValue><ssdm name="mpc_0_4"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_4 = icmp eq i2 %mpc_0_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_4"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_4 = add i2 %mpc_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_4, label %Pool_Row_Loop_end4, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.4:1  %or_ln26_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %mpc_0_4)

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge.4:2  %zext_ln28_18 = zext i4 %or_ln26_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_18"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.4:3  %add_ln28_8 = add i10 %mul_ln28_4, %zext_ln28_18

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.4:4  %tmp_69 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_8, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.4:5  %zext_ln28_19 = zext i15 %tmp_69 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_19"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.4:6  %add_ln28_9 = add i16 %zext_ln28_19, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.4:7  %zext_ln28_20 = zext i16 %add_ln28_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_20"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.4:8  %conv_1_out_addr_4 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_20

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_4"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.4:9  %conv_1_out_load_4 = load float* %conv_1_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_4"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end4:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end4:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.4:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.4:9  %conv_1_out_load_4 = load float* %conv_1_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_4"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:10  %bitcast_ln28_8 = bitcast float %conv_1_out_load_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_8"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4:11  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4:12  %trunc_ln28_8 = trunc i32 %bitcast_ln28_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_8"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.4:13  %bitcast_ln28_9 = bitcast float %max_1_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_9"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.4:14  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.4:15  %trunc_ln28_9 = trunc i32 %bitcast_ln28_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_9"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4:16  %icmp_ln28_16 = icmp ne i8 %tmp_38, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_16"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4:17  %icmp_ln28_17 = icmp eq i23 %trunc_ln28_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_17"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4:18  %or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16

]]></Node>
<StgValue><ssdm name="or_ln28_8"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.4:19  %icmp_ln28_18 = icmp ne i8 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_18"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.4:20  %icmp_ln28_19 = icmp eq i23 %trunc_ln28_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_19"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4:21  %or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18

]]></Node>
<StgValue><ssdm name="or_ln28_9"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4:22  %and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9

]]></Node>
<StgValue><ssdm name="and_ln28_8"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4:23  %tmp_40 = fcmp ogt float %conv_1_out_load_4, %max_1_4

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.4:24  %and_ln28_9 = and i1 %and_ln28_8, %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln28_9"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4:25  %select_ln28_4 = select i1 %and_ln28_9, float %conv_1_out_load_4, float %max_1_4

]]></Node>
<StgValue><ssdm name="select_ln28_4"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.4:26  br label %12

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="387" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_5 = phi float [ 0x3810000000000000, %Col_Loop4 ], [ %max_1_5, %Pool_Row_Loop_end5 ]

]]></Node>
<StgValue><ssdm name="max_0_5"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_5 = phi i2 [ 0, %Col_Loop4 ], [ %add_ln20_5, %Pool_Row_Loop_end5 ]

]]></Node>
<StgValue><ssdm name="mpr_0_5"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_5 = zext i2 %mpr_0_5 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_5"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_5 = icmp eq i2 %mpr_0_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_5"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_5 = add i2 %mpr_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln20_5"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_5, label %Col_Loop5, label %Pool_Row_Loop_begin5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin5:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin5:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin5:2  %add_ln25_5 = add i5 %zext_ln20_5, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin5:3  %zext_ln28_17 = zext i5 %add_ln25_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_17"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin5:4  %mul_ln28_5 = mul i10 %zext_ln28_17, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin5:5  br label %14

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop5:0  store float %max_0_5, float* %max_pool_1_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop5:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop5:2  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop5:3  br label %15

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_5 = phi float [ %max_0_5, %Pool_Row_Loop_begin5 ], [ %select_ln28_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="max_1_5"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_5 = phi i2 [ 0, %Pool_Row_Loop_begin5 ], [ %add_ln23_5, %._crit_edge.5 ]

]]></Node>
<StgValue><ssdm name="mpc_0_5"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="2">
<![CDATA[
:2  %zext_ln23 = zext i2 %mpc_0_5 to i4

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln23_5 = icmp eq i2 %mpc_0_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_5"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln23_5 = add i2 %mpc_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln23_5, label %Pool_Row_Loop_end5, label %._crit_edge.5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.5:1  %add_ln26 = add i4 -6, %zext_ln23

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge.5:2  %zext_ln28_22 = zext i4 %add_ln26 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_22"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.5:3  %add_ln28_10 = add i10 %zext_ln28_22, %mul_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_10"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.5:4  %tmp_70 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_10, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.5:5  %zext_ln28_23 = zext i15 %tmp_70 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_23"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.5:6  %add_ln28_11 = add i16 %zext_ln13, %zext_ln28_23

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.5:7  %zext_ln28_24 = zext i16 %add_ln28_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_24"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.5:8  %conv_1_out_addr_5 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_24

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_5"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.5:9  %conv_1_out_load_5 = load float* %conv_1_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_5"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end5:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end5:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.5:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.5:9  %conv_1_out_load_5 = load float* %conv_1_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_5"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:10  %bitcast_ln28_10 = bitcast float %conv_1_out_load_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_10"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5:11  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5:12  %trunc_ln28_10 = trunc i32 %bitcast_ln28_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_10"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.5:13  %bitcast_ln28_11 = bitcast float %max_1_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_11"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.5:14  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.5:15  %trunc_ln28_11 = trunc i32 %bitcast_ln28_11 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_11"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5:16  %icmp_ln28_20 = icmp ne i8 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_20"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5:17  %icmp_ln28_21 = icmp eq i23 %trunc_ln28_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_21"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5:18  %or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20

]]></Node>
<StgValue><ssdm name="or_ln28_10"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.5:19  %icmp_ln28_22 = icmp ne i8 %tmp_42, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_22"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.5:20  %icmp_ln28_23 = icmp eq i23 %trunc_ln28_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_23"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5:21  %or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22

]]></Node>
<StgValue><ssdm name="or_ln28_11"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5:22  %and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11

]]></Node>
<StgValue><ssdm name="and_ln28_10"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5:23  %tmp_43 = fcmp ogt float %conv_1_out_load_5, %max_1_5

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.5:24  %and_ln28_11 = and i1 %and_ln28_10, %tmp_43

]]></Node>
<StgValue><ssdm name="and_ln28_11"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5:25  %select_ln28_5 = select i1 %and_ln28_11, float %conv_1_out_load_5, float %max_1_5

]]></Node>
<StgValue><ssdm name="select_ln28_5"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.5:26  br label %14

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="441" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_6 = phi float [ 0x3810000000000000, %Col_Loop5 ], [ %max_1_6, %Pool_Row_Loop_end6 ]

]]></Node>
<StgValue><ssdm name="max_0_6"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_6 = phi i2 [ 0, %Col_Loop5 ], [ %add_ln20_6, %Pool_Row_Loop_end6 ]

]]></Node>
<StgValue><ssdm name="mpr_0_6"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_6 = zext i2 %mpr_0_6 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_6"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_6 = icmp eq i2 %mpr_0_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_6"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_6 = add i2 %mpr_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln20_6"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_6, label %Col_Loop6, label %Pool_Row_Loop_begin6

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin6:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin6:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin6:2  %add_ln25_6 = add i5 %zext_ln20_6, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin6:3  %zext_ln28_21 = zext i5 %add_ln25_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_21"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin6:4  %mul_ln28_6 = mul i10 %zext_ln28_21, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin6:5  br label %16

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop6:0  store float %max_0_6, float* %max_pool_1_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop6:1  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop6:2  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop6:3  br label %17

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_6 = phi float [ %max_0_6, %Pool_Row_Loop_begin6 ], [ %select_ln28_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="max_1_6"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_6 = phi i2 [ 0, %Pool_Row_Loop_begin6 ], [ %add_ln23_6, %._crit_edge.6 ]

]]></Node>
<StgValue><ssdm name="mpc_0_6"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_6 = icmp eq i2 %mpc_0_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_6"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_6 = add i2 %mpc_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_6, label %Pool_Row_Loop_end6, label %._crit_edge.6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
._crit_edge.6:1  %or_ln26_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %mpc_0_6)

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.6:2  %sext_ln26_1 = sext i3 %or_ln26_2 to i4

]]></Node>
<StgValue><ssdm name="sext_ln26_1"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge.6:3  %zext_ln28_26 = zext i4 %sext_ln26_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_26"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.6:4  %add_ln28_12 = add i10 %mul_ln28_6, %zext_ln28_26

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.6:5  %tmp_71 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_12, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.6:6  %zext_ln28_27 = zext i15 %tmp_71 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_27"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.6:7  %add_ln28_13 = add i16 %zext_ln28_27, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.6:8  %zext_ln28_28 = zext i16 %add_ln28_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_28"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.6:9  %conv_1_out_addr_6 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_28

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_6"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.6:10  %conv_1_out_load_6 = load float* %conv_1_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_6"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end6:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end6:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.6:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.6:10  %conv_1_out_load_6 = load float* %conv_1_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_6"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:11  %bitcast_ln28_12 = bitcast float %conv_1_out_load_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_12"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6:12  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6:13  %trunc_ln28_12 = trunc i32 %bitcast_ln28_12 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_12"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.6:14  %bitcast_ln28_13 = bitcast float %max_1_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_13"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6:15  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.6:16  %trunc_ln28_13 = trunc i32 %bitcast_ln28_13 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_13"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6:17  %icmp_ln28_24 = icmp ne i8 %tmp_44, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_24"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6:18  %icmp_ln28_25 = icmp eq i23 %trunc_ln28_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_25"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6:19  %or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24

]]></Node>
<StgValue><ssdm name="or_ln28_12"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.6:20  %icmp_ln28_26 = icmp ne i8 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_26"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.6:21  %icmp_ln28_27 = icmp eq i23 %trunc_ln28_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_27"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6:22  %or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26

]]></Node>
<StgValue><ssdm name="or_ln28_13"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6:23  %and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13

]]></Node>
<StgValue><ssdm name="and_ln28_12"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.6:24  %tmp_46 = fcmp ogt float %conv_1_out_load_6, %max_1_6

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.6:25  %and_ln28_13 = and i1 %and_ln28_12, %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln28_13"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6:26  %select_ln28_6 = select i1 %and_ln28_13, float %conv_1_out_load_6, float %max_1_6

]]></Node>
<StgValue><ssdm name="select_ln28_6"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.6:27  br label %16

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_7 = phi float [ 0x3810000000000000, %Col_Loop6 ], [ %max_1_7, %Pool_Row_Loop_end7 ]

]]></Node>
<StgValue><ssdm name="max_0_7"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_7 = phi i2 [ 0, %Col_Loop6 ], [ %add_ln20_7, %Pool_Row_Loop_end7 ]

]]></Node>
<StgValue><ssdm name="mpr_0_7"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_7 = zext i2 %mpr_0_7 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_7"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_7 = icmp eq i2 %mpr_0_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_7"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_7 = add i2 %mpr_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln20_7"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_7, label %Col_Loop7, label %Pool_Row_Loop_begin7

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin7:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin7:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin7:2  %add_ln25_7 = add i5 %zext_ln20_7, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin7:3  %zext_ln28_25 = zext i5 %add_ln25_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_25"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin7:4  %mul_ln28_7 = mul i10 %zext_ln28_25, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin7:5  br label %18

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop7:0  store float %max_0_7, float* %max_pool_1_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop7:1  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop7:2  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop7:3  br label %19

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="512" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_7 = phi float [ %max_0_7, %Pool_Row_Loop_begin7 ], [ %select_ln28_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="max_1_7"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_7 = phi i2 [ 0, %Pool_Row_Loop_begin7 ], [ %add_ln23_7, %._crit_edge.7 ]

]]></Node>
<StgValue><ssdm name="mpc_0_7"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_7 = icmp eq i2 %mpc_0_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_7"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_7 = add i2 %mpc_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_7, label %Pool_Row_Loop_end7, label %._crit_edge.7

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.7:1  %xor_ln26_2 = xor i2 %mpc_0_7, -2

]]></Node>
<StgValue><ssdm name="xor_ln26_2"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge.7:2  %sext_ln26_2 = sext i2 %xor_ln26_2 to i4

]]></Node>
<StgValue><ssdm name="sext_ln26_2"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="4">
<![CDATA[
._crit_edge.7:3  %zext_ln28_30 = zext i4 %sext_ln26_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_30"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.7:4  %add_ln28_14 = add i10 %zext_ln28_30, %mul_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln28_14"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.7:5  %tmp_72 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_14, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.7:6  %zext_ln28_31 = zext i15 %tmp_72 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_31"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.7:7  %add_ln28_15 = add i16 %zext_ln13, %zext_ln28_31

]]></Node>
<StgValue><ssdm name="add_ln28_15"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.7:8  %zext_ln28_32 = zext i16 %add_ln28_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_32"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.7:9  %conv_1_out_addr_7 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_32

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_7"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.7:10  %conv_1_out_load_7 = load float* %conv_1_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_7"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end7:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end7:1  br label %17

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.7:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.7:10  %conv_1_out_load_7 = load float* %conv_1_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_7"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:11  %bitcast_ln28_14 = bitcast float %conv_1_out_load_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_14"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7:12  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7:13  %trunc_ln28_14 = trunc i32 %bitcast_ln28_14 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_14"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.7:14  %bitcast_ln28_15 = bitcast float %max_1_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_15"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.7:15  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.7:16  %trunc_ln28_15 = trunc i32 %bitcast_ln28_15 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_15"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7:17  %icmp_ln28_28 = icmp ne i8 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_28"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7:18  %icmp_ln28_29 = icmp eq i23 %trunc_ln28_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_29"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:19  %or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28

]]></Node>
<StgValue><ssdm name="or_ln28_14"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.7:20  %icmp_ln28_30 = icmp ne i8 %tmp_48, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_30"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.7:21  %icmp_ln28_31 = icmp eq i23 %trunc_ln28_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_31"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:22  %or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30

]]></Node>
<StgValue><ssdm name="or_ln28_15"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:23  %and_ln28_14 = and i1 %or_ln28_14, %or_ln28_15

]]></Node>
<StgValue><ssdm name="and_ln28_14"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7:24  %tmp_49 = fcmp ogt float %conv_1_out_load_7, %max_1_7

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.7:25  %and_ln28_15 = and i1 %and_ln28_14, %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln28_15"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7:26  %select_ln28_7 = select i1 %and_ln28_15, float %conv_1_out_load_7, float %max_1_7

]]></Node>
<StgValue><ssdm name="select_ln28_7"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.7:27  br label %18

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_8 = phi float [ 0x3810000000000000, %Col_Loop7 ], [ %max_1_8, %Pool_Row_Loop_end8 ]

]]></Node>
<StgValue><ssdm name="max_0_8"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_8 = phi i2 [ 0, %Col_Loop7 ], [ %add_ln20_8, %Pool_Row_Loop_end8 ]

]]></Node>
<StgValue><ssdm name="mpr_0_8"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_8 = zext i2 %mpr_0_8 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_8"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_8 = icmp eq i2 %mpr_0_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_8"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_8 = add i2 %mpr_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln20_8"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_8, label %Col_Loop8, label %Pool_Row_Loop_begin8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin8:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin8:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin8:2  %add_ln25_8 = add i5 %zext_ln20_8, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin8:3  %zext_ln28_29 = zext i5 %add_ln25_8 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_29"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin8:4  %mul_ln28_8 = mul i10 %zext_ln28_29, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin8:5  br label %20

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop8:0  store float %max_0_8, float* %max_pool_1_out_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop8:1  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop8:2  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="565" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop8:3  br label %21

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_8 = phi float [ %max_0_8, %Pool_Row_Loop_begin8 ], [ %select_ln28_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="max_1_8"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_8 = phi i2 [ 0, %Pool_Row_Loop_begin8 ], [ %add_ln23_8, %._crit_edge.8 ]

]]></Node>
<StgValue><ssdm name="mpc_0_8"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_8 = icmp eq i2 %mpc_0_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_8"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_8 = add i2 %mpc_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_8, label %Pool_Row_Loop_end8, label %._crit_edge.8

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge.8:1  %or_ln26_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -4, i2 %mpc_0_8)

]]></Node>
<StgValue><ssdm name="or_ln26_3"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.8:2  %zext_ln28_34 = zext i5 %or_ln26_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_34"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.8:3  %add_ln28_16 = add i10 %mul_ln28_8, %zext_ln28_34

]]></Node>
<StgValue><ssdm name="add_ln28_16"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.8:4  %tmp_73 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_16, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.8:5  %zext_ln28_35 = zext i15 %tmp_73 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_35"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.8:6  %add_ln28_17 = add i16 %zext_ln28_35, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln28_17"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.8:7  %zext_ln28_36 = zext i16 %add_ln28_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_36"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.8:8  %conv_1_out_addr_8 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_36

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_8"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.8:9  %conv_1_out_load_8 = load float* %conv_1_out_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_8"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end8:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end8:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="583" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.8:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="584" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.8:9  %conv_1_out_load_8 = load float* %conv_1_out_addr_8, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_8"/></StgValue>
</operation>

<operation id="585" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:10  %bitcast_ln28_16 = bitcast float %conv_1_out_load_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_16"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8:11  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8:12  %trunc_ln28_16 = trunc i32 %bitcast_ln28_16 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_16"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.8:13  %bitcast_ln28_17 = bitcast float %max_1_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_17"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.8:14  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.8:15  %trunc_ln28_17 = trunc i32 %bitcast_ln28_17 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_17"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8:16  %icmp_ln28_32 = icmp ne i8 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_32"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8:17  %icmp_ln28_33 = icmp eq i23 %trunc_ln28_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_33"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8:18  %or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32

]]></Node>
<StgValue><ssdm name="or_ln28_16"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.8:19  %icmp_ln28_34 = icmp ne i8 %tmp_51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_34"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.8:20  %icmp_ln28_35 = icmp eq i23 %trunc_ln28_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_35"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8:21  %or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34

]]></Node>
<StgValue><ssdm name="or_ln28_17"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8:22  %and_ln28_16 = and i1 %or_ln28_16, %or_ln28_17

]]></Node>
<StgValue><ssdm name="and_ln28_16"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8:23  %tmp_52 = fcmp ogt float %conv_1_out_load_8, %max_1_8

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.8:24  %and_ln28_17 = and i1 %and_ln28_16, %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln28_17"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8:25  %select_ln28_8 = select i1 %and_ln28_17, float %conv_1_out_load_8, float %max_1_8

]]></Node>
<StgValue><ssdm name="select_ln28_8"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.8:26  br label %20

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="602" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_9 = phi float [ 0x3810000000000000, %Col_Loop8 ], [ %max_1_9, %Pool_Row_Loop_end9 ]

]]></Node>
<StgValue><ssdm name="max_0_9"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_9 = phi i2 [ 0, %Col_Loop8 ], [ %add_ln20_9, %Pool_Row_Loop_end9 ]

]]></Node>
<StgValue><ssdm name="mpr_0_9"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_9 = zext i2 %mpr_0_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_9"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_9 = icmp eq i2 %mpr_0_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_9"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_9 = add i2 %mpr_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln20_9"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_9, label %Col_Loop9, label %Pool_Row_Loop_begin9

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin9:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin9:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin9:2  %add_ln25_9 = add i5 %zext_ln20_9, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin9:3  %zext_ln28_33 = zext i5 %add_ln25_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_33"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin9:4  %mul_ln28_9 = mul i10 %zext_ln28_33, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin9:5  br label %22

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop9:0  store float %max_0_9, float* %max_pool_1_out_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop9:1  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop9:2  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop9:3  br label %23

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="619" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_9 = phi float [ %max_0_9, %Pool_Row_Loop_begin9 ], [ %select_ln28_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="max_1_9"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_9 = phi i2 [ 0, %Pool_Row_Loop_begin9 ], [ %add_ln23_9, %._crit_edge.9 ]

]]></Node>
<StgValue><ssdm name="mpc_0_9"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln23_1 = zext i2 %mpc_0_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln23_9 = icmp eq i2 %mpc_0_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_9"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln23_9 = add i2 %mpc_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln23_9, label %Pool_Row_Loop_end9, label %._crit_edge.9

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.9:1  %add_ln26_1 = add i5 -14, %zext_ln23_1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.9:2  %zext_ln28_38 = zext i5 %add_ln26_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_38"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.9:3  %add_ln28_18 = add i10 %zext_ln28_38, %mul_ln28_9

]]></Node>
<StgValue><ssdm name="add_ln28_18"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.9:4  %tmp_74 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_18, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.9:5  %zext_ln28_39 = zext i15 %tmp_74 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_39"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.9:6  %add_ln28_19 = add i16 %zext_ln13, %zext_ln28_39

]]></Node>
<StgValue><ssdm name="add_ln28_19"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.9:7  %zext_ln28_40 = zext i16 %add_ln28_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_40"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.9:8  %conv_1_out_addr_9 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_40

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_9"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.9:9  %conv_1_out_load_9 = load float* %conv_1_out_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_9"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end9:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end9:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.9:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.9:9  %conv_1_out_load_9 = load float* %conv_1_out_addr_9, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_9"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:10  %bitcast_ln28_18 = bitcast float %conv_1_out_load_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_18"/></StgValue>
</operation>

<operation id="640" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9:11  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9:12  %trunc_ln28_18 = trunc i32 %bitcast_ln28_18 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_18"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.9:13  %bitcast_ln28_19 = bitcast float %max_1_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_19"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.9:14  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.9:15  %trunc_ln28_19 = trunc i32 %bitcast_ln28_19 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_19"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9:16  %icmp_ln28_36 = icmp ne i8 %tmp_53, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_36"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9:17  %icmp_ln28_37 = icmp eq i23 %trunc_ln28_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_37"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9:18  %or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36

]]></Node>
<StgValue><ssdm name="or_ln28_18"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.9:19  %icmp_ln28_38 = icmp ne i8 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_38"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.9:20  %icmp_ln28_39 = icmp eq i23 %trunc_ln28_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_39"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9:21  %or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38

]]></Node>
<StgValue><ssdm name="or_ln28_19"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9:22  %and_ln28_18 = and i1 %or_ln28_18, %or_ln28_19

]]></Node>
<StgValue><ssdm name="and_ln28_18"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9:23  %tmp_55 = fcmp ogt float %conv_1_out_load_9, %max_1_9

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.9:24  %and_ln28_19 = and i1 %and_ln28_18, %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln28_19"/></StgValue>
</operation>

<operation id="654" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9:25  %select_ln28_9 = select i1 %and_ln28_19, float %conv_1_out_load_9, float %max_1_9

]]></Node>
<StgValue><ssdm name="select_ln28_9"/></StgValue>
</operation>

<operation id="655" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.9:26  br label %22

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="656" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_10 = phi float [ 0x3810000000000000, %Col_Loop9 ], [ %max_1_10, %Pool_Row_Loop_end10 ]

]]></Node>
<StgValue><ssdm name="max_0_10"/></StgValue>
</operation>

<operation id="657" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_10 = phi i2 [ 0, %Col_Loop9 ], [ %add_ln20_10, %Pool_Row_Loop_end10 ]

]]></Node>
<StgValue><ssdm name="mpr_0_10"/></StgValue>
</operation>

<operation id="658" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_10 = zext i2 %mpr_0_10 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_10"/></StgValue>
</operation>

<operation id="659" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_10 = icmp eq i2 %mpr_0_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_10"/></StgValue>
</operation>

<operation id="660" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_10 = add i2 %mpr_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln20_10"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_10, label %Col_Loop10, label %Pool_Row_Loop_begin10

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="663" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin10:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="664" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin10:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="665" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin10:2  %add_ln25_10 = add i5 %zext_ln20_10, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin10:3  %zext_ln28_37 = zext i5 %add_ln25_10 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_37"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin10:4  %mul_ln28_10 = mul i10 %zext_ln28_37, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin10:5  br label %24

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop10:0  store float %max_0_10, float* %max_pool_1_out_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop10:1  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop10:2  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="672" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop10:3  br label %25

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="673" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_10 = phi float [ %max_0_10, %Pool_Row_Loop_begin10 ], [ %select_ln28_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="max_1_10"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_10 = phi i2 [ 0, %Pool_Row_Loop_begin10 ], [ %add_ln23_10, %._crit_edge.10 ]

]]></Node>
<StgValue><ssdm name="mpc_0_10"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_10 = icmp eq i2 %mpc_0_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_10"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_10 = add i2 %mpc_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_10, label %Pool_Row_Loop_end10, label %._crit_edge.10

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge.10:1  %or_ln26_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -3, i2 %mpc_0_10)

]]></Node>
<StgValue><ssdm name="or_ln26_4"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.10:2  %zext_ln28_42 = zext i5 %or_ln26_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_42"/></StgValue>
</operation>

<operation id="681" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.10:3  %add_ln28_20 = add i10 %mul_ln28_10, %zext_ln28_42

]]></Node>
<StgValue><ssdm name="add_ln28_20"/></StgValue>
</operation>

<operation id="682" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.10:4  %tmp_75 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_20, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="683" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.10:5  %zext_ln28_43 = zext i15 %tmp_75 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_43"/></StgValue>
</operation>

<operation id="684" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.10:6  %add_ln28_21 = add i16 %zext_ln28_43, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln28_21"/></StgValue>
</operation>

<operation id="685" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.10:7  %zext_ln28_44 = zext i16 %add_ln28_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_44"/></StgValue>
</operation>

<operation id="686" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.10:8  %conv_1_out_addr_10 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_44

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_10"/></StgValue>
</operation>

<operation id="687" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.10:9  %conv_1_out_load_10 = load float* %conv_1_out_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_10"/></StgValue>
</operation>

<operation id="688" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end10:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_34) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="689" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end10:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="690" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.10:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="691" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.10:9  %conv_1_out_load_10 = load float* %conv_1_out_addr_10, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_10"/></StgValue>
</operation>

<operation id="692" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:10  %bitcast_ln28_20 = bitcast float %conv_1_out_load_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_20"/></StgValue>
</operation>

<operation id="693" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10:11  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="694" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10:12  %trunc_ln28_20 = trunc i32 %bitcast_ln28_20 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_20"/></StgValue>
</operation>

<operation id="695" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.10:13  %bitcast_ln28_21 = bitcast float %max_1_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_21"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.10:14  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.10:15  %trunc_ln28_21 = trunc i32 %bitcast_ln28_21 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_21"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10:16  %icmp_ln28_40 = icmp ne i8 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_40"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10:17  %icmp_ln28_41 = icmp eq i23 %trunc_ln28_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_41"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10:18  %or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40

]]></Node>
<StgValue><ssdm name="or_ln28_20"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.10:19  %icmp_ln28_42 = icmp ne i8 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_42"/></StgValue>
</operation>

<operation id="702" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.10:20  %icmp_ln28_43 = icmp eq i23 %trunc_ln28_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_43"/></StgValue>
</operation>

<operation id="703" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10:21  %or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42

]]></Node>
<StgValue><ssdm name="or_ln28_21"/></StgValue>
</operation>

<operation id="704" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10:22  %and_ln28_20 = and i1 %or_ln28_20, %or_ln28_21

]]></Node>
<StgValue><ssdm name="and_ln28_20"/></StgValue>
</operation>

<operation id="705" st_id="36" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10:23  %tmp_58 = fcmp ogt float %conv_1_out_load_10, %max_1_10

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="706" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.10:24  %and_ln28_21 = and i1 %and_ln28_20, %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln28_21"/></StgValue>
</operation>

<operation id="707" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10:25  %select_ln28_10 = select i1 %and_ln28_21, float %conv_1_out_load_10, float %max_1_10

]]></Node>
<StgValue><ssdm name="select_ln28_10"/></StgValue>
</operation>

<operation id="708" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.10:26  br label %24

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="709" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_11 = phi float [ 0x3810000000000000, %Col_Loop10 ], [ %max_1_11, %Pool_Row_Loop_end11 ]

]]></Node>
<StgValue><ssdm name="max_0_11"/></StgValue>
</operation>

<operation id="710" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_11 = phi i2 [ 0, %Col_Loop10 ], [ %add_ln20_11, %Pool_Row_Loop_end11 ]

]]></Node>
<StgValue><ssdm name="mpr_0_11"/></StgValue>
</operation>

<operation id="711" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_11 = zext i2 %mpr_0_11 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_11"/></StgValue>
</operation>

<operation id="712" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_11 = icmp eq i2 %mpr_0_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_11"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_11 = add i2 %mpr_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln20_11"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_11, label %Col_Loop11, label %Pool_Row_Loop_begin11

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin11:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin11:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="718" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin11:2  %add_ln25_11 = add i5 %zext_ln20_11, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_11"/></StgValue>
</operation>

<operation id="719" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin11:3  %zext_ln28_41 = zext i5 %add_ln25_11 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_41"/></StgValue>
</operation>

<operation id="720" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin11:4  %mul_ln28_11 = mul i10 %zext_ln28_41, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>

<operation id="721" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin11:5  br label %26

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="722" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop11:0  store float %max_0_11, float* %max_pool_1_out_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="723" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop11:1  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="724" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop11:2  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="725" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop11:3  br label %27

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="726" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_11 = phi float [ %max_0_11, %Pool_Row_Loop_begin11 ], [ %select_ln28_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="max_1_11"/></StgValue>
</operation>

<operation id="727" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_11 = phi i2 [ 0, %Pool_Row_Loop_begin11 ], [ %add_ln23_11, %._crit_edge.11 ]

]]></Node>
<StgValue><ssdm name="mpc_0_11"/></StgValue>
</operation>

<operation id="728" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln23_2 = zext i2 %mpc_0_11 to i5

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="729" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln23_11 = icmp eq i2 %mpc_0_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_11"/></StgValue>
</operation>

<operation id="730" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="731" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln23_11 = add i2 %mpc_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="732" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln23_11, label %Pool_Row_Loop_end11, label %._crit_edge.11

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="733" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.11:1  %add_ln26_2 = add i5 -10, %zext_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="734" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.11:2  %zext_ln28_46 = zext i5 %add_ln26_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_46"/></StgValue>
</operation>

<operation id="735" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.11:3  %add_ln28_22 = add i10 %zext_ln28_46, %mul_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_22"/></StgValue>
</operation>

<operation id="736" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.11:4  %tmp_76 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_22, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="737" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.11:5  %zext_ln28_47 = zext i15 %tmp_76 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_47"/></StgValue>
</operation>

<operation id="738" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.11:6  %add_ln28_23 = add i16 %zext_ln13, %zext_ln28_47

]]></Node>
<StgValue><ssdm name="add_ln28_23"/></StgValue>
</operation>

<operation id="739" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.11:7  %zext_ln28_48 = zext i16 %add_ln28_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_48"/></StgValue>
</operation>

<operation id="740" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11:8  %conv_1_out_addr_11 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_48

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_11"/></StgValue>
</operation>

<operation id="741" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.11:9  %conv_1_out_load_11 = load float* %conv_1_out_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_11"/></StgValue>
</operation>

<operation id="742" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end11:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="743" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end11:1  br label %25

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="744" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.11:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="745" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.11:9  %conv_1_out_load_11 = load float* %conv_1_out_addr_11, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_11"/></StgValue>
</operation>

<operation id="746" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:10  %bitcast_ln28_22 = bitcast float %conv_1_out_load_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_22"/></StgValue>
</operation>

<operation id="747" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11:11  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="748" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11:12  %trunc_ln28_22 = trunc i32 %bitcast_ln28_22 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_22"/></StgValue>
</operation>

<operation id="749" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.11:13  %bitcast_ln28_23 = bitcast float %max_1_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_23"/></StgValue>
</operation>

<operation id="750" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11:14  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="751" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.11:15  %trunc_ln28_23 = trunc i32 %bitcast_ln28_23 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_23"/></StgValue>
</operation>

<operation id="752" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11:16  %icmp_ln28_44 = icmp ne i8 %tmp_59, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_44"/></StgValue>
</operation>

<operation id="753" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11:17  %icmp_ln28_45 = icmp eq i23 %trunc_ln28_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_45"/></StgValue>
</operation>

<operation id="754" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11:18  %or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44

]]></Node>
<StgValue><ssdm name="or_ln28_22"/></StgValue>
</operation>

<operation id="755" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11:19  %icmp_ln28_46 = icmp ne i8 %tmp_60, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_46"/></StgValue>
</operation>

<operation id="756" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.11:20  %icmp_ln28_47 = icmp eq i23 %trunc_ln28_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_47"/></StgValue>
</operation>

<operation id="757" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11:21  %or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46

]]></Node>
<StgValue><ssdm name="or_ln28_23"/></StgValue>
</operation>

<operation id="758" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11:22  %and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23

]]></Node>
<StgValue><ssdm name="and_ln28_22"/></StgValue>
</operation>

<operation id="759" st_id="39" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11:23  %tmp_61 = fcmp ogt float %conv_1_out_load_11, %max_1_11

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="760" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.11:24  %and_ln28_23 = and i1 %and_ln28_22, %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln28_23"/></StgValue>
</operation>

<operation id="761" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11:25  %select_ln28_11 = select i1 %and_ln28_23, float %conv_1_out_load_11, float %max_1_11

]]></Node>
<StgValue><ssdm name="select_ln28_11"/></StgValue>
</operation>

<operation id="762" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.11:26  br label %26

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="763" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_0_12 = phi float [ 0x3810000000000000, %Col_Loop11 ], [ %max_1_12, %Pool_Row_Loop_end12 ]

]]></Node>
<StgValue><ssdm name="max_0_12"/></StgValue>
</operation>

<operation id="764" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpr_0_12 = phi i2 [ 0, %Col_Loop11 ], [ %add_ln20_12, %Pool_Row_Loop_end12 ]

]]></Node>
<StgValue><ssdm name="mpr_0_12"/></StgValue>
</operation>

<operation id="765" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="5" op_0_bw="2">
<![CDATA[
:2  %zext_ln20_12 = zext i2 %mpr_0_12 to i5

]]></Node>
<StgValue><ssdm name="zext_ln20_12"/></StgValue>
</operation>

<operation id="766" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln20_12 = icmp eq i2 %mpr_0_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20_12"/></StgValue>
</operation>

<operation id="767" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="768" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %add_ln20_12 = add i2 %mpr_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln20_12"/></StgValue>
</operation>

<operation id="769" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20_12, label %Col_Loop_end, label %Pool_Row_Loop_begin12

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="770" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin12:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="771" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Pool_Row_Loop_begin12:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="772" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Pool_Row_Loop_begin12:2  %add_ln25_12 = add i5 %zext_ln20_12, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln25_12"/></StgValue>
</operation>

<operation id="773" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="5">
<![CDATA[
Pool_Row_Loop_begin12:3  %zext_ln28_45 = zext i5 %add_ln25_12 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_45"/></StgValue>
</operation>

<operation id="774" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Pool_Row_Loop_begin12:4  %mul_ln28_12 = mul i10 %zext_ln28_45, 26

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>

<operation id="775" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_begin12:5  br label %28

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="776" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
Col_Loop_end:0  store float %max_0_12, float* %max_pool_1_out_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="777" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:1  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_35) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="778" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="779" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %max_1_12 = phi float [ %max_0_12, %Pool_Row_Loop_begin12 ], [ %select_ln28_12, %._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="max_1_12"/></StgValue>
</operation>

<operation id="780" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %mpc_0_12 = phi i2 [ 0, %Pool_Row_Loop_begin12 ], [ %add_ln23_12, %._crit_edge.12 ]

]]></Node>
<StgValue><ssdm name="mpc_0_12"/></StgValue>
</operation>

<operation id="781" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln23_12 = icmp eq i2 %mpc_0_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln23_12"/></StgValue>
</operation>

<operation id="782" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="783" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %add_ln23_12 = add i2 %mpc_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="784" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln23_12, label %Pool_Row_Loop_end12, label %._crit_edge.12

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="785" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.12:1  %or_ln26_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %mpc_0_12)

]]></Node>
<StgValue><ssdm name="or_ln26_5"/></StgValue>
</operation>

<operation id="786" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge.12:2  %sext_ln26_3 = sext i4 %or_ln26_5 to i5

]]></Node>
<StgValue><ssdm name="sext_ln26_3"/></StgValue>
</operation>

<operation id="787" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.12:3  %zext_ln28_49 = zext i5 %sext_ln26_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_49"/></StgValue>
</operation>

<operation id="788" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.12:4  %add_ln28_24 = add i10 %mul_ln28_12, %zext_ln28_49

]]></Node>
<StgValue><ssdm name="add_ln28_24"/></StgValue>
</operation>

<operation id="789" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
._crit_edge.12:5  %tmp_77 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_24, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="790" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge.12:6  %zext_ln28_50 = zext i15 %tmp_77 to i16

]]></Node>
<StgValue><ssdm name="zext_ln28_50"/></StgValue>
</operation>

<operation id="791" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.12:7  %add_ln28_25 = add i16 %zext_ln28_50, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln28_25"/></StgValue>
</operation>

<operation id="792" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.12:8  %zext_ln28_51 = zext i16 %add_ln28_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_51"/></StgValue>
</operation>

<operation id="793" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.12:9  %conv_1_out_addr_12 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_51

]]></Node>
<StgValue><ssdm name="conv_1_out_addr_12"/></StgValue>
</operation>

<operation id="794" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.12:10  %conv_1_out_load_12 = load float* %conv_1_out_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_12"/></StgValue>
</operation>

<operation id="795" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Pool_Row_Loop_end12:0  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="796" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
Pool_Row_Loop_end12:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="797" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.12:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="798" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="15">
<![CDATA[
._crit_edge.12:10  %conv_1_out_load_12 = load float* %conv_1_out_addr_12, align 4

]]></Node>
<StgValue><ssdm name="conv_1_out_load_12"/></StgValue>
</operation>

<operation id="799" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12:11  %bitcast_ln28_24 = bitcast float %conv_1_out_load_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_24"/></StgValue>
</operation>

<operation id="800" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12:12  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="801" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12:13  %trunc_ln28_24 = trunc i32 %bitcast_ln28_24 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_24"/></StgValue>
</operation>

<operation id="802" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.12:14  %bitcast_ln28_25 = bitcast float %max_1_12 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_25"/></StgValue>
</operation>

<operation id="803" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.12:15  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="804" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.12:16  %trunc_ln28_25 = trunc i32 %bitcast_ln28_25 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_25"/></StgValue>
</operation>

<operation id="805" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12:17  %icmp_ln28_48 = icmp ne i8 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_48"/></StgValue>
</operation>

<operation id="806" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12:18  %icmp_ln28_49 = icmp eq i23 %trunc_ln28_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_49"/></StgValue>
</operation>

<operation id="807" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12:19  %or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48

]]></Node>
<StgValue><ssdm name="or_ln28_24"/></StgValue>
</operation>

<operation id="808" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.12:20  %icmp_ln28_50 = icmp ne i8 %tmp_63, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_50"/></StgValue>
</operation>

<operation id="809" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.12:21  %icmp_ln28_51 = icmp eq i23 %trunc_ln28_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_51"/></StgValue>
</operation>

<operation id="810" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12:22  %or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50

]]></Node>
<StgValue><ssdm name="or_ln28_25"/></StgValue>
</operation>

<operation id="811" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12:23  %and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25

]]></Node>
<StgValue><ssdm name="and_ln28_24"/></StgValue>
</operation>

<operation id="812" st_id="42" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.12:24  %tmp_64 = fcmp ogt float %conv_1_out_load_12, %max_1_12

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="813" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.12:25  %and_ln28_25 = and i1 %and_ln28_24, %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln28_25"/></StgValue>
</operation>

<operation id="814" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12:26  %select_ln28_12 = select i1 %and_ln28_25, float %conv_1_out_load_12, float %max_1_12

]]></Node>
<StgValue><ssdm name="select_ln28_12"/></StgValue>
</operation>

<operation id="815" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.12:27  br label %28

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
