module ALU16bit(input wire[1:0]s,[15:0]a,b,output reg[15:0]y);
always @(*) begin
case (s)
2'b00: y=a+b;
2'b01: y=a-b;
2'b10: y=a&b;
2'b11: y=a|b;
default: y=16'd0;
endcase 
end
endmodule
