module top_module( 
    input a, 
    input b, 
    output out );

    wire wire1;
    
    assign wire1 = a & b;
    
    assign out = wire1;
    
endmodule
