<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v</a>
defines: 
time_elapsed: 0.013s
ram usage: 11488 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem -e bsg_mem_1rw_sync_synth <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v</a>
warning: unsupported: system task `$display`; ignored
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v.html#l-77" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v:77</a>:9-81:
   | 
   |         $display(&#34;## %L: instantiating width_p=%d, els_p=%d (%m)&#34;,width_p,els_p);
   |         ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ 

warning: unsupported: immediate assertion; ignored
  --&gt; <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v.html#l-82" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v:82</a>:8-230:
   | 
   |        assert ( (v_i !== 1&#39;b1) || (reset_i === &#39;X) || (reset_i === 1&#39;b1) || (addr_i &lt; els_p))
   |        ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

proc %bsg_mem_1rw_sync_synth.always_ff.701.0 (i1$ %clk_i, i2$ %addr_i, i1$ %read_en) -&gt; (i2$ %addr_r) {
init:
    %clk_i.prb = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i.prb1 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i.prb, %0
    %2 = neq i1 %clk_i.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %read_en.prb = prb i1$ %read_en
    %3 = neq i1 %read_en.prb, %0
    %4 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    %addr_i.prb = prb i2$ %addr_i
    drv i2$ %addr_r, %addr_i.prb, %4
    br %init
if_false:
    %5 = const i2 1
    drv i2$ %addr_r, %5, %4
    br %init
}

proc %bsg_mem_1rw_sync_synth.always_ff.816.0 (i1$ %clk_i, i1$ %v_i, i3$ %data_i, i2$ %addr_i, i2$ %w_i) -&gt; ([3 x i3]$ %mem) {
init:
    %clk_i.prb = prb i1$ %clk_i
    wait %check, %clk_i
check:
    %clk_i.prb1 = prb i1$ %clk_i
    %0 = const i1 0
    %1 = eq i1 %clk_i.prb, %0
    %2 = neq i1 %clk_i.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %3 = const i2 0
    %v_i.prb = prb i1$ %v_i
    %zext = inss i2 %3, i1 %v_i.prb, 0, 1
    %w_i.prb = prb i2$ %w_i
    %4 = and i2 %zext, %w_i.prb
    %5 = neq i2 %4, %3
    br %5, %init, %if_true
if_true:
    %6 = const time 0s 1d
    %addr_i.prb = prb i2$ %addr_i
    %7 = const i2 2
    %8 = sub i2 %addr_i.prb, %7
    %9 = const i3 0
    %10 = [3 x i3 %9]
    %11 = sig [3 x i3] %10
    %12 = shr [3 x i3]$ %mem, [3 x i3]$ %11, i2 %8
    %13 = extf i3$, [3 x i3]$ %12, 0
    %data_i.prb = prb i3$ %data_i
    drv i3$ %13, %data_i.prb, %6
    br %init
}

proc %bsg_mem_1rw_sync_synth.initial.838.0 () -&gt; () {
0:
    halt
}

proc %bsg_mem_1rw_sync_synth.always_ff.911.0 (i1$ %clk_i, i1$ %v_i) -&gt; () {
init:
    wait %check, %clk_i
check:
    br %init
}

entity @bsg_mem_1rw_sync_synth (i1$ %clk_i, i1$ %v_i, i1$ %reset_i, i3$ %data_i, i2$ %addr_i, i2$ %w_i) -&gt; (i3$ %data_o) {
    %0 = const i1 0
    %unused = sig i1 %0
    con i1$ %unused, %reset_i
    %1 = const i2 0
    %addr_r = sig i2 %1
    %2 = const i3 0
    %3 = [i3 %2, %2, %2]
    %mem = sig [3 x i3] %3
    %read_en = sig i1 %0
    %data_out = sig i3 %2
    %v_i.prb = prb i1$ %v_i
    %zext = inss i2 %1, i1 %v_i.prb, 0, 1
    %w_i.prb = prb i2$ %w_i
    %4 = not i2 %w_i.prb
    %5 = and i2 %zext, %4
    %6 = exts i1, i2 %5, 0, 1
    %7 = const time 0s 1e
    drv i1$ %read_en, %6, %7
    %mem.prb = prb [3 x i3]$ %mem
    %addr_r.prb = prb i2$ %addr_r
    %8 = const i2 2
    %9 = sub i2 %addr_r.prb, %8
    %10 = [3 x i3 %2]
    %11 = shr [3 x i3] %mem.prb, [3 x i3] %10, i2 %9
    %12 = extf i3, [3 x i3] %11, 0
    drv i3$ %data_out, %12, %7
    %data_out.prb = prb i3$ %data_out
    drv i3$ %data_o, %data_out.prb, %7
    inst %bsg_mem_1rw_sync_synth.always_ff.701.0 (i1$ %clk_i, i2$ %addr_i, i1$ %read_en) -&gt; (i2$ %addr_r)
    inst %bsg_mem_1rw_sync_synth.always_ff.816.0 (i1$ %clk_i, i1$ %v_i, i3$ %data_i, i2$ %addr_i, i2$ %w_i) -&gt; ([3 x i3]$ %mem)
    inst %bsg_mem_1rw_sync_synth.initial.838.0 () -&gt; ()
    inst %bsg_mem_1rw_sync_synth.always_ff.911.0 (i1$ %clk_i, i1$ %v_i) -&gt; ()
}

</pre>
</body>