// Seed: 1117272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5 = id_3;
  if (id_3) begin : id_6
    wire id_7;
    wor  id_8 = id_5;
    wire id_9;
    assign id_1 = id_4;
    wire id_10;
  end
  nor (id_1, id_2, id_12, id_3, id_11);
  wire id_11;
  assign id_2 = {1{id_3}};
  wire id_12;
  wire id_13;
  module_0(
      id_12, id_4, id_2, id_11, id_4, id_2, id_3, id_4, id_13
  );
endmodule
