read_verilog ../top.v
synth -top top
tee -o result.out abc -script top.yss
abc -script top.yss
