#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  8 13:39:29 2019
# Process ID: 31832
# Current directory: D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42468 D:\GitHub\ENES-246\-9ClocksCounters\4_7segWithZeroBlank\HexOrBCD7segDisplay.xpr
# Log file: D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/vivado.log
# Journal file: D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-9ClocksCounters/4_7segWithZeroBlank' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.ip_user_files', nor could it be found using path 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 718.531 ; gain = 93.789
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: thirtyTwobitHexTo16LEDs
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 937.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thirtyTwobitHexTo16LEDs' [D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:2]
WARNING: [Synth 8-5788] Register dp_reg in module thirtyTwobitHexTo16LEDs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:56]
WARNING: [Synth 8-5788] Register segment_reg in module thirtyTwobitHexTo16LEDs is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:56]
WARNING: [Synth 8-87] always_comb on 'abc_reg' did not result in combinational logic [D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'thirtyTwobitHexTo16LEDs' (1#1) [D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.srcs/sources_1/imports/4_32bitsHexTo7segAnd16LEDs/32bitHexTo16LEDs.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 937.676 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 937.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 937.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/-9ClocksCounters/4_7segWithZeroBlank/HexOrBCD7segDisplay.srcs/constrs_1/imports/3_32bitsHexTo7segAnd16LEDs/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1281.113 ; gain = 343.438
6 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1281.113 ; gain = 343.438
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 20:29:05 2019...
