{"top":"global.complex_mem_pond",
"namespaces":{
  "global":{
    "modules":{
      "complex_mem_pond":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_pond_stencil":{
            "modref":"global.input_pond_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_pond_stencil":{
            "modref":"global.kernel_pond_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U34"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U32"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[16541],"cycle_stride":[1,4,16],"dimensionality":3,"extent":[4,4,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U33"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U35"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_cgra_stencil_exe_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_exe_start_pt__U43"
          },
          "op_hcompute_input_cgra_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U41"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,32,192],"dimensionality":4,"extent":[8,4,6,6]}},"mode":"lake"}
          },
          "op_hcompute_input_cgra_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_cgra_stencil_read_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_read_start_pt__U42"
          },
          "op_hcompute_input_cgra_stencil_write_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_write_start_pt__U44"
          },
          "op_hcompute_input_pond_stencil":{
            "modref":"global.cu_op_hcompute_input_pond_stencil"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_cgra_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_cgra_stencil_exe_start_pt__U38"
          },
          "op_hcompute_kernel_cgra_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U36"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,32,96,288],"dimensionality":5,"extent":[8,4,3,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_cgra_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_cgra_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_cgra_stencil_read_start_pt__U37"
          },
          "op_hcompute_kernel_cgra_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_cgra_stencil_write_start_pt__U39"
          },
          "op_hcompute_kernel_pond_stencil":{
            "modref":"global.cu_op_hcompute_kernel_pond_stencil"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_pond_stencil":{
            "modref":"global.cu_op_hcompute_output_pond_stencil"
          },
          "op_hcompute_output_pond_stencil_1":{
            "modref":"global.cu_op_hcompute_output_pond_stencil_1"
          },
          "op_hcompute_output_pond_stencil_2":{
            "modref":"global.cu_op_hcompute_output_pond_stencil_2"
          },
          "op_hcompute_output_pond_stencil_3":{
            "modref":"global.cu_op_hcompute_output_pond_stencil_3"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_pond_stencil":{
            "modref":"global.output_pond_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U40.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read.0","_U40.in"],
          ["self.clk","_U45.clk"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read.0","_U45.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_input_pond_stencil.input_cgra_stencil_op_hcompute_input_pond_stencil_read","input_cgra_stencil.op_hcompute_input_pond_stencil_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_pond_stencil.clk"],
          ["op_hcompute_input_pond_stencil.input_pond_stencil_op_hcompute_input_pond_stencil_write","input_pond_stencil.op_hcompute_input_pond_stencil_write"],
          ["op_hcompute_output_pond_stencil_1.input_pond_stencil_op_hcompute_output_pond_stencil_1_read","input_pond_stencil.op_hcompute_output_pond_stencil_1_read"],
          ["op_hcompute_output_pond_stencil_2.input_pond_stencil_op_hcompute_output_pond_stencil_2_read","input_pond_stencil.op_hcompute_output_pond_stencil_2_read"],
          ["op_hcompute_output_pond_stencil_3.input_pond_stencil_op_hcompute_output_pond_stencil_3_read","input_pond_stencil.op_hcompute_output_pond_stencil_3_read"],
          ["self.reset","input_pond_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_kernel_pond_stencil.kernel_cgra_stencil_op_hcompute_kernel_pond_stencil_read","kernel_cgra_stencil.op_hcompute_kernel_pond_stencil_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_pond_stencil.clk"],
          ["op_hcompute_kernel_pond_stencil.kernel_pond_stencil_op_hcompute_kernel_pond_stencil_write","kernel_pond_stencil.op_hcompute_kernel_pond_stencil_write"],
          ["op_hcompute_output_pond_stencil_1.kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read","kernel_pond_stencil.op_hcompute_output_pond_stencil_1_read"],
          ["op_hcompute_output_pond_stencil_2.kernel_pond_stencil_op_hcompute_output_pond_stencil_2_read","kernel_pond_stencil.op_hcompute_output_pond_stencil_2_read"],
          ["op_hcompute_output_pond_stencil_3.kernel_pond_stencil_op_hcompute_output_pond_stencil_3_read","kernel_pond_stencil.op_hcompute_output_pond_stencil_3_read"],
          ["self.reset","kernel_pond_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_cgra_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_cgra_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read","op_hcompute_input_cgra_stencil.input_host_stencil_op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_cgra_stencil_port_controller.stencil_valid","op_hcompute_input_cgra_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_cgra_stencil_port_controller.clk"],
          ["op_hcompute_input_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_input_cgra_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_cgra_stencil_port_controller.flush"],
          ["op_hcompute_input_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_input_cgra_stencil_port_controller.rst_n"],
          ["op_hcompute_input_cgra_stencil_read_start.in","op_hcompute_input_cgra_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_cgra_stencil_write_start.in","op_hcompute_input_cgra_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read_en","op_hcompute_input_cgra_stencil_read_start.out"],
          ["self.clk","op_hcompute_input_pond_stencil.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read","op_hcompute_kernel_cgra_stencil.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_cgra_stencil_port_controller.stencil_valid","op_hcompute_kernel_cgra_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_port_controller.clk"],
          ["op_hcompute_kernel_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_cgra_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_cgra_stencil_port_controller.flush"],
          ["op_hcompute_kernel_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_cgra_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_cgra_stencil_read_start.in","op_hcompute_kernel_cgra_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_cgra_stencil_write_start.in","op_hcompute_kernel_cgra_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read_en","op_hcompute_kernel_cgra_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_pond_stencil.clk"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["output_pond_stencil.op_hcompute_output_cgra_stencil_read","op_hcompute_output_cgra_stencil.output_pond_stencil_op_hcompute_output_cgra_stencil_read"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["output_pond_stencil.op_hcompute_output_cgra_stencil_1_read","op_hcompute_output_cgra_stencil_1.output_pond_stencil_op_hcompute_output_cgra_stencil_1_read"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["output_pond_stencil.op_hcompute_output_cgra_stencil_2_read","op_hcompute_output_cgra_stencil_2.output_pond_stencil_op_hcompute_output_cgra_stencil_2_read"],
          ["self.clk","op_hcompute_output_pond_stencil.clk"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_write","op_hcompute_output_pond_stencil.output_pond_stencil_op_hcompute_output_pond_stencil_write"],
          ["self.clk","op_hcompute_output_pond_stencil_1.clk"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_1_read","op_hcompute_output_pond_stencil_1.output_pond_stencil_op_hcompute_output_pond_stencil_1_read"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_1_write","op_hcompute_output_pond_stencil_1.output_pond_stencil_op_hcompute_output_pond_stencil_1_write"],
          ["self.clk","op_hcompute_output_pond_stencil_2.clk"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_2_read","op_hcompute_output_pond_stencil_2.output_pond_stencil_op_hcompute_output_pond_stencil_2_read"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_2_write","op_hcompute_output_pond_stencil_2.output_pond_stencil_op_hcompute_output_pond_stencil_2_write"],
          ["self.clk","op_hcompute_output_pond_stencil_3.clk"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_3_read","op_hcompute_output_pond_stencil_3.output_pond_stencil_op_hcompute_output_pond_stencil_3_read"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_3_write","op_hcompute_output_pond_stencil_3.output_pond_stencil_op_hcompute_output_pond_stencil_3_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_pond_stencil.clk"],
          ["self.reset","output_pond_stencil.reset"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_pond_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_input_pond_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_pond_stencil_op_hcompute_input_pond_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_pond_stencil_op_hcompute_input_pond_stencil_write.0","self.input_cgra_stencil_op_hcompute_input_pond_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_pond_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_cgra_stencil_op_hcompute_kernel_pond_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_pond_stencil_op_hcompute_kernel_pond_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_pond_stencil_op_hcompute_kernel_pond_stencil_write.0","self.kernel_cgra_stencil_op_hcompute_kernel_pond_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_pond_stencil_op_hcompute_output_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_pond_stencil_op_hcompute_output_cgra_stencil_read.0","self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_pond_stencil_op_hcompute_output_cgra_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_pond_stencil_op_hcompute_output_cgra_stencil_1_read.0","self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_pond_stencil_op_hcompute_output_cgra_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_pond_stencil_op_hcompute_output_cgra_stencil_2_read.0","self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_pond_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_write.0","inner_compute$const_p0__677.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_pond_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_pond_stencil_op_hcompute_output_pond_stencil_1_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_698_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_699_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_700_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_pond_stencil_1_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_1_input_pond_stencil_1_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_2_input_pond_stencil_2_699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_3_input_pond_stencil_3_700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_4_input_pond_stencil_4_701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_pond_stencil_1_input_pond_stencil_1_698.out","inner_compute$add_698_704_705.in0"],
          ["inner_compute$add_699_703_704.out","inner_compute$add_698_704_705.in1"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_1_write.0","inner_compute$add_698_704_705.out"],
          ["inner_compute$mul_kernel_pond_stencil_2_input_pond_stencil_2_699.out","inner_compute$add_699_703_704.in0"],
          ["inner_compute$add_700_702_703.out","inner_compute$add_699_703_704.in1"],
          ["inner_compute$mul_kernel_pond_stencil_3_input_pond_stencil_3_700.out","inner_compute$add_700_702_703.in0"],
          ["inner_compute$add_output_pond_stencil_1_701_702.out","inner_compute$add_700_702_703.in1"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_1_read.0","inner_compute$add_output_pond_stencil_1_701_702.in0"],
          ["inner_compute$mul_kernel_pond_stencil_4_input_pond_stencil_4_701.out","inner_compute$add_output_pond_stencil_1_701_702.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read.0","inner_compute$mul_kernel_pond_stencil_1_input_pond_stencil_1_698.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_1_read.0","inner_compute$mul_kernel_pond_stencil_1_input_pond_stencil_1_698.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read.1","inner_compute$mul_kernel_pond_stencil_2_input_pond_stencil_2_699.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_1_read.1","inner_compute$mul_kernel_pond_stencil_2_input_pond_stencil_2_699.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read.2","inner_compute$mul_kernel_pond_stencil_3_input_pond_stencil_3_700.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_1_read.2","inner_compute$mul_kernel_pond_stencil_3_input_pond_stencil_3_700.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_1_read.3","inner_compute$mul_kernel_pond_stencil_4_input_pond_stencil_4_701.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_1_read.3","inner_compute$mul_kernel_pond_stencil_4_input_pond_stencil_4_701.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_pond_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_pond_stencil_op_hcompute_output_pond_stencil_2_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_pond_stencil_op_hcompute_output_pond_stencil_2_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_731_737_738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_732_736_737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_733_735_736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_pond_stencil_2_734_735":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_5_input_pond_stencil_5_731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_6_input_pond_stencil_6_732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_7_input_pond_stencil_7_733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_8_input_pond_stencil_8_734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_pond_stencil_5_input_pond_stencil_5_731.out","inner_compute$add_731_737_738.in0"],
          ["inner_compute$add_732_736_737.out","inner_compute$add_731_737_738.in1"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_2_write.0","inner_compute$add_731_737_738.out"],
          ["inner_compute$mul_kernel_pond_stencil_6_input_pond_stencil_6_732.out","inner_compute$add_732_736_737.in0"],
          ["inner_compute$add_733_735_736.out","inner_compute$add_732_736_737.in1"],
          ["inner_compute$mul_kernel_pond_stencil_7_input_pond_stencil_7_733.out","inner_compute$add_733_735_736.in0"],
          ["inner_compute$add_output_pond_stencil_2_734_735.out","inner_compute$add_733_735_736.in1"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_2_read.0","inner_compute$add_output_pond_stencil_2_734_735.in0"],
          ["inner_compute$mul_kernel_pond_stencil_8_input_pond_stencil_8_734.out","inner_compute$add_output_pond_stencil_2_734_735.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_2_read.0","inner_compute$mul_kernel_pond_stencil_5_input_pond_stencil_5_731.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_2_read.0","inner_compute$mul_kernel_pond_stencil_5_input_pond_stencil_5_731.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_2_read.1","inner_compute$mul_kernel_pond_stencil_6_input_pond_stencil_6_732.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_2_read.1","inner_compute$mul_kernel_pond_stencil_6_input_pond_stencil_6_732.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_2_read.2","inner_compute$mul_kernel_pond_stencil_7_input_pond_stencil_7_733.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_2_read.2","inner_compute$mul_kernel_pond_stencil_7_input_pond_stencil_7_733.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_2_read.3","inner_compute$mul_kernel_pond_stencil_8_input_pond_stencil_8_734.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_2_read.3","inner_compute$mul_kernel_pond_stencil_8_input_pond_stencil_8_734.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_pond_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_pond_stencil_op_hcompute_output_pond_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_pond_stencil_op_hcompute_output_pond_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_764_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_765_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_766_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_pond_stencil_3_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_10_input_pond_stencil_10_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_11_input_pond_stencil_11_766":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_12_input_pond_stencil_12_767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_pond_stencil_9_input_pond_stencil_9_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_pond_stencil_9_input_pond_stencil_9_764.out","inner_compute$add_764_770_771.in0"],
          ["inner_compute$add_765_769_770.out","inner_compute$add_764_770_771.in1"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_3_write.0","inner_compute$add_764_770_771.out"],
          ["inner_compute$mul_kernel_pond_stencil_10_input_pond_stencil_10_765.out","inner_compute$add_765_769_770.in0"],
          ["inner_compute$add_766_768_769.out","inner_compute$add_765_769_770.in1"],
          ["inner_compute$mul_kernel_pond_stencil_11_input_pond_stencil_11_766.out","inner_compute$add_766_768_769.in0"],
          ["inner_compute$add_output_pond_stencil_3_767_768.out","inner_compute$add_766_768_769.in1"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_3_read.0","inner_compute$add_output_pond_stencil_3_767_768.in0"],
          ["inner_compute$mul_kernel_pond_stencil_12_input_pond_stencil_12_767.out","inner_compute$add_output_pond_stencil_3_767_768.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_3_read.0","inner_compute$mul_kernel_pond_stencil_10_input_pond_stencil_10_765.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_3_read.0","inner_compute$mul_kernel_pond_stencil_10_input_pond_stencil_10_765.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_3_read.1","inner_compute$mul_kernel_pond_stencil_11_input_pond_stencil_11_766.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_3_read.1","inner_compute$mul_kernel_pond_stencil_11_input_pond_stencil_11_766.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_3_read.2","inner_compute$mul_kernel_pond_stencil_12_input_pond_stencil_12_767.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_3_read.2","inner_compute$mul_kernel_pond_stencil_12_input_pond_stencil_12_767.in1"],
          ["self.kernel_pond_stencil_op_hcompute_output_pond_stencil_3_read.3","inner_compute$mul_kernel_pond_stencil_9_input_pond_stencil_9_764.in0"],
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_3_read.3","inner_compute$mul_kernel_pond_stencil_9_input_pond_stencil_9_764.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_pond_stencil":{
        "type":["Record",[
          ["out_input_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_pond_stencil","self.in0_input_cgra_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_pond_stencil":{
        "type":["Record",[
          ["out_kernel_pond_stencil",["Array",16,"Bit"]],
          ["in0_kernel_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_pond_stencil","self.in0_kernel_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_output_pond_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_output_pond_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_output_pond_stencil.0"]
        ]
      },
      "hcompute_output_pond_stencil":{
        "type":["Record",[
          ["out_output_pond_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_pond_stencil","const_p0__677.out"]
        ]
      },
      "hcompute_output_pond_stencil_1":{
        "type":["Record",[
          ["out_output_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_pond_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_pond_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_698_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_699_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_700_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_pond_stencil_1_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_1_input_pond_stencil_1_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_2_input_pond_stencil_2_699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_3_input_pond_stencil_3_700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_4_input_pond_stencil_4_701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_pond_stencil_1_input_pond_stencil_1_698.out","add_698_704_705.in0"],
          ["add_699_703_704.out","add_698_704_705.in1"],
          ["self.out_output_pond_stencil","add_698_704_705.out"],
          ["mul_kernel_pond_stencil_2_input_pond_stencil_2_699.out","add_699_703_704.in0"],
          ["add_700_702_703.out","add_699_703_704.in1"],
          ["mul_kernel_pond_stencil_3_input_pond_stencil_3_700.out","add_700_702_703.in0"],
          ["add_output_pond_stencil_1_701_702.out","add_700_702_703.in1"],
          ["self.in2_output_pond_stencil.0","add_output_pond_stencil_1_701_702.in0"],
          ["mul_kernel_pond_stencil_4_input_pond_stencil_4_701.out","add_output_pond_stencil_1_701_702.in1"],
          ["self.in1_kernel_pond_stencil.0","mul_kernel_pond_stencil_1_input_pond_stencil_1_698.in0"],
          ["self.in0_input_pond_stencil.0","mul_kernel_pond_stencil_1_input_pond_stencil_1_698.in1"],
          ["self.in1_kernel_pond_stencil.1","mul_kernel_pond_stencil_2_input_pond_stencil_2_699.in0"],
          ["self.in0_input_pond_stencil.1","mul_kernel_pond_stencil_2_input_pond_stencil_2_699.in1"],
          ["self.in1_kernel_pond_stencil.2","mul_kernel_pond_stencil_3_input_pond_stencil_3_700.in0"],
          ["self.in0_input_pond_stencil.2","mul_kernel_pond_stencil_3_input_pond_stencil_3_700.in1"],
          ["self.in1_kernel_pond_stencil.3","mul_kernel_pond_stencil_4_input_pond_stencil_4_701.in0"],
          ["self.in0_input_pond_stencil.3","mul_kernel_pond_stencil_4_input_pond_stencil_4_701.in1"]
        ]
      },
      "hcompute_output_pond_stencil_2":{
        "type":["Record",[
          ["out_output_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_pond_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_pond_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_731_737_738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_732_736_737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_733_735_736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_pond_stencil_2_734_735":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_5_input_pond_stencil_5_731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_6_input_pond_stencil_6_732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_7_input_pond_stencil_7_733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_8_input_pond_stencil_8_734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_pond_stencil_5_input_pond_stencil_5_731.out","add_731_737_738.in0"],
          ["add_732_736_737.out","add_731_737_738.in1"],
          ["self.out_output_pond_stencil","add_731_737_738.out"],
          ["mul_kernel_pond_stencil_6_input_pond_stencil_6_732.out","add_732_736_737.in0"],
          ["add_733_735_736.out","add_732_736_737.in1"],
          ["mul_kernel_pond_stencil_7_input_pond_stencil_7_733.out","add_733_735_736.in0"],
          ["add_output_pond_stencil_2_734_735.out","add_733_735_736.in1"],
          ["self.in2_output_pond_stencil.0","add_output_pond_stencil_2_734_735.in0"],
          ["mul_kernel_pond_stencil_8_input_pond_stencil_8_734.out","add_output_pond_stencil_2_734_735.in1"],
          ["self.in1_kernel_pond_stencil.0","mul_kernel_pond_stencil_5_input_pond_stencil_5_731.in0"],
          ["self.in0_input_pond_stencil.0","mul_kernel_pond_stencil_5_input_pond_stencil_5_731.in1"],
          ["self.in1_kernel_pond_stencil.1","mul_kernel_pond_stencil_6_input_pond_stencil_6_732.in0"],
          ["self.in0_input_pond_stencil.1","mul_kernel_pond_stencil_6_input_pond_stencil_6_732.in1"],
          ["self.in1_kernel_pond_stencil.2","mul_kernel_pond_stencil_7_input_pond_stencil_7_733.in0"],
          ["self.in0_input_pond_stencil.2","mul_kernel_pond_stencil_7_input_pond_stencil_7_733.in1"],
          ["self.in1_kernel_pond_stencil.3","mul_kernel_pond_stencil_8_input_pond_stencil_8_734.in0"],
          ["self.in0_input_pond_stencil.3","mul_kernel_pond_stencil_8_input_pond_stencil_8_734.in1"]
        ]
      },
      "hcompute_output_pond_stencil_3":{
        "type":["Record",[
          ["out_output_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_pond_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_pond_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_764_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_765_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_766_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_pond_stencil_3_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_10_input_pond_stencil_10_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_11_input_pond_stencil_11_766":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_12_input_pond_stencil_12_767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_pond_stencil_9_input_pond_stencil_9_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_pond_stencil_9_input_pond_stencil_9_764.out","add_764_770_771.in0"],
          ["add_765_769_770.out","add_764_770_771.in1"],
          ["self.out_output_pond_stencil","add_764_770_771.out"],
          ["mul_kernel_pond_stencil_10_input_pond_stencil_10_765.out","add_765_769_770.in0"],
          ["add_766_768_769.out","add_765_769_770.in1"],
          ["mul_kernel_pond_stencil_11_input_pond_stencil_11_766.out","add_766_768_769.in0"],
          ["add_output_pond_stencil_3_767_768.out","add_766_768_769.in1"],
          ["self.in2_output_pond_stencil.0","add_output_pond_stencil_3_767_768.in0"],
          ["mul_kernel_pond_stencil_12_input_pond_stencil_12_767.out","add_output_pond_stencil_3_767_768.in1"],
          ["self.in1_kernel_pond_stencil.0","mul_kernel_pond_stencil_10_input_pond_stencil_10_765.in0"],
          ["self.in0_input_pond_stencil.0","mul_kernel_pond_stencil_10_input_pond_stencil_10_765.in1"],
          ["self.in1_kernel_pond_stencil.1","mul_kernel_pond_stencil_11_input_pond_stencil_11_766.in0"],
          ["self.in0_input_pond_stencil.1","mul_kernel_pond_stencil_11_input_pond_stencil_11_766.in1"],
          ["self.in1_kernel_pond_stencil.2","mul_kernel_pond_stencil_12_input_pond_stencil_12_767.in0"],
          ["self.in0_input_pond_stencil.2","mul_kernel_pond_stencil_12_input_pond_stencil_12_767.in1"],
          ["self.in1_kernel_pond_stencil.3","mul_kernel_pond_stencil_9_input_pond_stencil_9_764.in0"],
          ["self.in0_input_pond_stencil.3","mul_kernel_pond_stencil_9_input_pond_stencil_9_764.in1"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_pond_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_pond_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4],"delay":[0],"dimensionality":1,"extent":[288],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[1152],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[1150],"cycle_stride":[4,8,24,72,944,3776],"dimensionality":6,"extent":[2,3,3,4,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,8,48,2,8,48],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,2,0,0]},"tb2out_0":{"cycle_starting_addr":[1152],"cycle_stride":[1,8,24,72,944,3776],"dimensionality":6,"extent":[8,3,3,4,4,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,8,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_input_pond_stencil_read.0"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"]
        ]
      },
      "input_pond_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_pond_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_pond_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_1_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_2_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_3_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_pond_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1156],"cycle_stride":[4,944],"delay":[0],"dimensionality":2,"extent":[18,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,18]},"in2agg_0":{"cycle_starting_addr":[1152],"cycle_stride":[1,944],"dimensionality":2,"extent":[72,16],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_pond_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_pond_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1228],"cycle_stride":[4,944],"delay":[0],"dimensionality":2,"extent":[18,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,18]},"in2agg_0":{"cycle_starting_addr":[1224],"cycle_stride":[1,944],"dimensionality":2,"extent":[72,16],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_pond_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_pond_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1300],"cycle_stride":[4,944],"delay":[0],"dimensionality":2,"extent":[18,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,18]},"in2agg_0":{"cycle_starting_addr":[1296],"cycle_stride":[1,944],"dimensionality":2,"extent":[72,16],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_pond_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_pond_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1372],"cycle_stride":[4,944],"delay":[0],"dimensionality":2,"extent":[18,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2],"write_data_starting_addr":[0],"write_data_stride":[1,18]},"in2agg_0":{"cycle_starting_addr":[1368],"cycle_stride":[1,944],"dimensionality":2,"extent":[72,16],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_pond_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_pond_stencil_BANK_0.clk","self.clk"],
          ["ub_input_pond_stencil_BANK_1.clk","self.clk"],
          ["ub_input_pond_stencil_BANK_2.clk","self.clk"],
          ["ub_input_pond_stencil_BANK_3.clk","self.clk"],
          ["ub_input_pond_stencil_BANK_0.data_in_0","self.op_hcompute_input_pond_stencil_write.0"],
          ["ub_input_pond_stencil_BANK_1.data_in_0","self.op_hcompute_input_pond_stencil_write.0"],
          ["ub_input_pond_stencil_BANK_2.data_in_0","self.op_hcompute_input_pond_stencil_write.0"],
          ["ub_input_pond_stencil_BANK_3.data_in_0","self.op_hcompute_input_pond_stencil_write.0"],
          ["ub_input_pond_stencil_BANK_0.data_out_0","self.op_hcompute_output_pond_stencil_1_read.0"],
          ["ub_input_pond_stencil_BANK_1.data_out_0","self.op_hcompute_output_pond_stencil_1_read.1"],
          ["ub_input_pond_stencil_BANK_2.data_out_0","self.op_hcompute_output_pond_stencil_1_read.2"],
          ["ub_input_pond_stencil_BANK_3.data_out_0","self.op_hcompute_output_pond_stencil_1_read.3"],
          ["ub_input_pond_stencil_BANK_0.data_out_0","self.op_hcompute_output_pond_stencil_2_read.0"],
          ["ub_input_pond_stencil_BANK_1.data_out_0","self.op_hcompute_output_pond_stencil_2_read.1"],
          ["ub_input_pond_stencil_BANK_2.data_out_0","self.op_hcompute_output_pond_stencil_2_read.2"],
          ["ub_input_pond_stencil_BANK_3.data_out_0","self.op_hcompute_output_pond_stencil_2_read.3"],
          ["ub_input_pond_stencil_BANK_1.data_out_0","self.op_hcompute_output_pond_stencil_3_read.0"],
          ["ub_input_pond_stencil_BANK_2.data_out_0","self.op_hcompute_output_pond_stencil_3_read.1"],
          ["ub_input_pond_stencil_BANK_3.data_out_0","self.op_hcompute_output_pond_stencil_3_read.2"],
          ["ub_input_pond_stencil_BANK_0.data_out_0","self.op_hcompute_output_pond_stencil_3_read.3"],
          ["ub_input_pond_stencil_BANK_0.flush","self.reset"],
          ["ub_input_pond_stencil_BANK_1.flush","self.reset"],
          ["ub_input_pond_stencil_BANK_2.flush","self.reset"],
          ["ub_input_pond_stencil_BANK_3.flush","self.reset"],
          ["ub_input_pond_stencil_BANK_0_clk_en_const.out","ub_input_pond_stencil_BANK_0.clk_en"],
          ["ub_input_pond_stencil_BANK_0_clk_en_const.out","ub_input_pond_stencil_BANK_0.rst_n"],
          ["ub_input_pond_stencil_BANK_1_clk_en_const.out","ub_input_pond_stencil_BANK_1.clk_en"],
          ["ub_input_pond_stencil_BANK_1_clk_en_const.out","ub_input_pond_stencil_BANK_1.rst_n"],
          ["ub_input_pond_stencil_BANK_2_clk_en_const.out","ub_input_pond_stencil_BANK_2.clk_en"],
          ["ub_input_pond_stencil_BANK_2_clk_en_const.out","ub_input_pond_stencil_BANK_2.rst_n"],
          ["ub_input_pond_stencil_BANK_3_clk_en_const.out","ub_input_pond_stencil_BANK_3.clk_en"],
          ["ub_input_pond_stencil_BANK_3_clk_en_const.out","ub_input_pond_stencil_BANK_3.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_pond_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_pond_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4],"delay":[0],"dimensionality":1,"extent":[216],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[864],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[1150],"cycle_stride":[4,8,216,944],"dimensionality":4,"extent":[2,27,4,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0]},"tb2out_0":{"cycle_starting_addr":[1152],"cycle_stride":[1,8,216,944],"dimensionality":4,"extent":[8,27,4,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_kernel_pond_stencil_read.0"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"]
        ]
      },
      "kernel_pond_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_pond_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_pond_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_1_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_2_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_3_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_pond_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1156],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1152],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1164],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1160],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1812],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1808],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U17"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1820],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1816],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1172],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1168],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1372],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1368],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1380],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1376],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1388],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1384],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1588],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1584],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1596],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1592],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1604],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1600],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_pond_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[1804],"cycle_stride":[4,24,944],"delay":[0],"dimensionality":3,"extent":[2,9,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,18]},"in2agg_0":{"cycle_starting_addr":[1800],"cycle_stride":[1,24,944],"dimensionality":3,"extent":[8,9,16],"write_data_starting_addr":[0],"write_data_stride":[1,8,8]},"sram2tb_0":{"cycle_starting_addr":[2014],"cycle_stride":[4,8,24,944],"dimensionality":4,"extent":[2,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,2,6,18],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_kernel_pond_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_pond_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_pond_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_1.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_10.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_11.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_2.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_3.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_4.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_5.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_6.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_7.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_8.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_9.data_in_0","self.op_hcompute_kernel_pond_stencil_write.0"],
          ["ub_kernel_pond_stencil_BANK_0.data_out_0","self.op_hcompute_output_pond_stencil_1_read.0"],
          ["ub_kernel_pond_stencil_BANK_3.data_out_0","self.op_hcompute_output_pond_stencil_1_read.1"],
          ["ub_kernel_pond_stencil_BANK_6.data_out_0","self.op_hcompute_output_pond_stencil_1_read.2"],
          ["ub_kernel_pond_stencil_BANK_9.data_out_0","self.op_hcompute_output_pond_stencil_1_read.3"],
          ["ub_kernel_pond_stencil_BANK_1.data_out_0","self.op_hcompute_output_pond_stencil_2_read.0"],
          ["ub_kernel_pond_stencil_BANK_4.data_out_0","self.op_hcompute_output_pond_stencil_2_read.1"],
          ["ub_kernel_pond_stencil_BANK_7.data_out_0","self.op_hcompute_output_pond_stencil_2_read.2"],
          ["ub_kernel_pond_stencil_BANK_10.data_out_0","self.op_hcompute_output_pond_stencil_2_read.3"],
          ["ub_kernel_pond_stencil_BANK_5.data_out_0","self.op_hcompute_output_pond_stencil_3_read.0"],
          ["ub_kernel_pond_stencil_BANK_8.data_out_0","self.op_hcompute_output_pond_stencil_3_read.1"],
          ["ub_kernel_pond_stencil_BANK_11.data_out_0","self.op_hcompute_output_pond_stencil_3_read.2"],
          ["ub_kernel_pond_stencil_BANK_2.data_out_0","self.op_hcompute_output_pond_stencil_3_read.3"],
          ["ub_kernel_pond_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_pond_stencil_BANK_0_clk_en_const.out","ub_kernel_pond_stencil_BANK_0.clk_en"],
          ["ub_kernel_pond_stencil_BANK_0_clk_en_const.out","ub_kernel_pond_stencil_BANK_0.rst_n"],
          ["ub_kernel_pond_stencil_BANK_1_clk_en_const.out","ub_kernel_pond_stencil_BANK_1.clk_en"],
          ["ub_kernel_pond_stencil_BANK_1_clk_en_const.out","ub_kernel_pond_stencil_BANK_1.rst_n"],
          ["ub_kernel_pond_stencil_BANK_10_clk_en_const.out","ub_kernel_pond_stencil_BANK_10.clk_en"],
          ["ub_kernel_pond_stencil_BANK_10_clk_en_const.out","ub_kernel_pond_stencil_BANK_10.rst_n"],
          ["ub_kernel_pond_stencil_BANK_11_clk_en_const.out","ub_kernel_pond_stencil_BANK_11.clk_en"],
          ["ub_kernel_pond_stencil_BANK_11_clk_en_const.out","ub_kernel_pond_stencil_BANK_11.rst_n"],
          ["ub_kernel_pond_stencil_BANK_2_clk_en_const.out","ub_kernel_pond_stencil_BANK_2.clk_en"],
          ["ub_kernel_pond_stencil_BANK_2_clk_en_const.out","ub_kernel_pond_stencil_BANK_2.rst_n"],
          ["ub_kernel_pond_stencil_BANK_3_clk_en_const.out","ub_kernel_pond_stencil_BANK_3.clk_en"],
          ["ub_kernel_pond_stencil_BANK_3_clk_en_const.out","ub_kernel_pond_stencil_BANK_3.rst_n"],
          ["ub_kernel_pond_stencil_BANK_4_clk_en_const.out","ub_kernel_pond_stencil_BANK_4.clk_en"],
          ["ub_kernel_pond_stencil_BANK_4_clk_en_const.out","ub_kernel_pond_stencil_BANK_4.rst_n"],
          ["ub_kernel_pond_stencil_BANK_5_clk_en_const.out","ub_kernel_pond_stencil_BANK_5.clk_en"],
          ["ub_kernel_pond_stencil_BANK_5_clk_en_const.out","ub_kernel_pond_stencil_BANK_5.rst_n"],
          ["ub_kernel_pond_stencil_BANK_6_clk_en_const.out","ub_kernel_pond_stencil_BANK_6.clk_en"],
          ["ub_kernel_pond_stencil_BANK_6_clk_en_const.out","ub_kernel_pond_stencil_BANK_6.rst_n"],
          ["ub_kernel_pond_stencil_BANK_7_clk_en_const.out","ub_kernel_pond_stencil_BANK_7.clk_en"],
          ["ub_kernel_pond_stencil_BANK_7_clk_en_const.out","ub_kernel_pond_stencil_BANK_7.rst_n"],
          ["ub_kernel_pond_stencil_BANK_8_clk_en_const.out","ub_kernel_pond_stencil_BANK_8.clk_en"],
          ["ub_kernel_pond_stencil_BANK_8_clk_en_const.out","ub_kernel_pond_stencil_BANK_8.rst_n"],
          ["ub_kernel_pond_stencil_BANK_9_clk_en_const.out","ub_kernel_pond_stencil_BANK_9.clk_en"],
          ["ub_kernel_pond_stencil_BANK_9_clk_en_const.out","ub_kernel_pond_stencil_BANK_9.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U34":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U33":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U35":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_exe_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_read_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_write_start_pt__U44":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_cgra_stencil_exe_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_cgra_stencil_read_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_cgra_stencil_write_start_pt__U39":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "_U22_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U27_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "dataout_pt_mux_ctrl__U20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[16541],"cycle_stride":[1,4],"dimensionality":2,"extent":[4,4]}},"mode":"lake"}
          },
          "dataout_pt_mux_ctrl__U20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "dataout_pt_mux_ctrl__U25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[16557],"cycle_stride":[1,4],"dimensionality":2,"extent":[4,4]}},"mode":"lake"}
          },
          "dataout_pt_mux_ctrl__U25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U18"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[2379],"cycle_stride":[944,3776],"dimensionality":2,"extent":[4,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[16541],"cycle_stride":[1,4],"dimensionality":2,"extent":[4,4],"read_data_starting_addr":[0],"read_data_stride":[1,4]}},"mode":"pond"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U23"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[2380],"cycle_stride":[944,3776],"dimensionality":2,"extent":[4,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[16557],"cycle_stride":[1,4],"dimensionality":2,"extent":[4,4],"read_data_starting_addr":[0],"read_data_stride":[1,4]}},"mode":"pond"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U28"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[2381],"cycle_stride":[944,3776],"dimensionality":2,"extent":[4,4],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[16573],"cycle_stride":[1,4],"dimensionality":2,"extent":[4,4],"read_data_starting_addr":[0],"read_data_stride":[1,4]}},"mode":"pond"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["_U27_mux.out","_U22_mux.in0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_pond_0","_U22_mux.in1"],
          ["self.op_hcompute_hw_output_stencil_read.0","_U22_mux.out"],
          ["dataout_pt_mux_ctrl__U20.stencil_valid","_U22_mux.sel"],
          ["ub_output_cgra_stencil_BANK_2.data_out_pond_0","_U27_mux.in0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_pond_0","_U27_mux.in1"],
          ["dataout_pt_mux_ctrl__U25.stencil_valid","_U27_mux.sel"],
          ["self.clk","dataout_pt_mux_ctrl__U20.clk"],
          ["dataout_pt_mux_ctrl__U20_clk_en_const.out","dataout_pt_mux_ctrl__U20.clk_en"],
          ["self.reset","dataout_pt_mux_ctrl__U20.flush"],
          ["dataout_pt_mux_ctrl__U20_clk_en_const.out","dataout_pt_mux_ctrl__U20.rst_n"],
          ["self.clk","dataout_pt_mux_ctrl__U25.clk"],
          ["dataout_pt_mux_ctrl__U25_clk_en_const.out","dataout_pt_mux_ctrl__U25.clk_en"],
          ["self.reset","dataout_pt_mux_ctrl__U25.flush"],
          ["dataout_pt_mux_ctrl__U25_clk_en_const.out","dataout_pt_mux_ctrl__U25.rst_n"],
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.data_in_pond_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_pond_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_pond_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"]
        ]
      },
      "output_pond_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_pond_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_pond_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_pond_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_pond_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_output_pond_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U29"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"write_data_starting_addr":[0],"write_data_stride":[0,0,0,1]},"in2regfile_1":{"cycle_starting_addr":[1152],"cycle_stride":[944],"dimensionality":1,"extent":[16],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,0,1]},"regfile2out_1":{"cycle_starting_addr":[2379],"cycle_stride":[944],"dimensionality":1,"extent":[16],"read_data_starting_addr":[0],"read_data_stride":[1]}},"mode":"pond"}
          },
          "ub_output_pond_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_pond_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U30"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"write_data_starting_addr":[1],"write_data_stride":[0,0,0,1]},"in2regfile_1":{"cycle_starting_addr":[1153],"cycle_stride":[944],"dimensionality":1,"extent":[16],"write_data_starting_addr":[1],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[1],"read_data_stride":[0,0,0,1]},"regfile2out_1":{"cycle_starting_addr":[2380],"cycle_stride":[944],"dimensionality":1,"extent":[16],"read_data_starting_addr":[1],"read_data_stride":[1]}},"mode":"pond"}
          },
          "ub_output_pond_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_pond_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U31"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"write_data_starting_addr":[2],"write_data_stride":[0,0,0,1]},"in2regfile_1":{"cycle_starting_addr":[1154],"cycle_stride":[944],"dimensionality":1,"extent":[16],"write_data_starting_addr":[2],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[2016],"cycle_stride":[1,8,24,944],"dimensionality":4,"extent":[8,3,3,16],"read_data_starting_addr":[2],"read_data_stride":[0,0,0,1]},"regfile2out_1":{"cycle_starting_addr":[2381],"cycle_stride":[944],"dimensionality":1,"extent":[16],"read_data_starting_addr":[2],"read_data_stride":[1]}},"mode":"pond"}
          },
          "ub_output_pond_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_pond_stencil_BANK_0.clk","self.clk"],
          ["ub_output_pond_stencil_BANK_1.clk","self.clk"],
          ["ub_output_pond_stencil_BANK_2.clk","self.clk"],
          ["ub_output_pond_stencil_BANK_1.data_out_pond_1","self.op_hcompute_output_cgra_stencil_1_read.0"],
          ["ub_output_pond_stencil_BANK_2.data_out_pond_1","self.op_hcompute_output_cgra_stencil_2_read.0"],
          ["ub_output_pond_stencil_BANK_0.data_out_pond_1","self.op_hcompute_output_cgra_stencil_read.0"],
          ["ub_output_pond_stencil_BANK_0.data_out_pond_0","self.op_hcompute_output_pond_stencil_1_read.0"],
          ["ub_output_pond_stencil_BANK_0.data_in_pond_0","self.op_hcompute_output_pond_stencil_1_write.0"],
          ["ub_output_pond_stencil_BANK_1.data_out_pond_0","self.op_hcompute_output_pond_stencil_2_read.0"],
          ["ub_output_pond_stencil_BANK_1.data_in_pond_0","self.op_hcompute_output_pond_stencil_2_write.0"],
          ["ub_output_pond_stencil_BANK_2.data_out_pond_0","self.op_hcompute_output_pond_stencil_3_read.0"],
          ["ub_output_pond_stencil_BANK_2.data_in_pond_0","self.op_hcompute_output_pond_stencil_3_write.0"],
          ["ub_output_pond_stencil_BANK_0.data_in_pond_1","self.op_hcompute_output_pond_stencil_write.0"],
          ["ub_output_pond_stencil_BANK_1.data_in_pond_1","self.op_hcompute_output_pond_stencil_write.0"],
          ["ub_output_pond_stencil_BANK_2.data_in_pond_1","self.op_hcompute_output_pond_stencil_write.0"],
          ["ub_output_pond_stencil_BANK_0.flush","self.reset"],
          ["ub_output_pond_stencil_BANK_1.flush","self.reset"],
          ["ub_output_pond_stencil_BANK_2.flush","self.reset"],
          ["ub_output_pond_stencil_BANK_0_clk_en_const.out","ub_output_pond_stencil_BANK_0.clk_en"],
          ["ub_output_pond_stencil_BANK_0_clk_en_const.out","ub_output_pond_stencil_BANK_0.rst_n"],
          ["ub_output_pond_stencil_BANK_1_clk_en_const.out","ub_output_pond_stencil_BANK_1.clk_en"],
          ["ub_output_pond_stencil_BANK_1_clk_en_const.out","ub_output_pond_stencil_BANK_1.rst_n"],
          ["ub_output_pond_stencil_BANK_2_clk_en_const.out","ub_output_pond_stencil_BANK_2.clk_en"],
          ["ub_output_pond_stencil_BANK_2_clk_en_const.out","ub_output_pond_stencil_BANK_2.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
