{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620598892814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620598892816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 15:21:32 2021 " "Processing started: Sun May 09 15:21:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620598892816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620598892816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExU_Pipeline -c ExU_Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExU_Pipeline -c ExU_Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620598892816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620598894832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620598894832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-rtl " "Found design unit 1: Multiplier-rtl" {  } { { "SourceCode/Multiplier.vhd" "" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/Multiplier.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620598918520 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "SourceCode/Multiplier.vhd" "" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620598918520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620598918520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/arithunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/arithunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithUnit-rtl " "Found design unit 1: ArithUnit-rtl" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/ArithUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620598918522 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithUnit " "Found entity 1: ArithUnit" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/ArithUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620598918522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620598918522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-rtl " "Found design unit 1: Adder-rtl" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/Adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620598918524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/Adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620598918524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620598918524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-rtl " "Found design unit 1: Divider-rtl" {  } { { "SourceCode/Divider.vhd" "" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/Divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620598918528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "SourceCode/Divider.vhd" "" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620598918528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620598918528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArithUnit " "Elaborating entity \"ArithUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620598918616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:myAdder " "Elaborating entity \"Adder\" for hierarchy \"Adder:myAdder\"" {  } { { "SourceCode/ArithUnit.vhd" "myAdder" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/ArithUnit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620598918752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:myMultiplier " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:myMultiplier\"" {  } { { "SourceCode/ArithUnit.vhd" "myMultiplier" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/ArithUnit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620598918781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:myDivider " "Elaborating entity \"Divider\" for hierarchy \"Divider:myDivider\"" {  } { { "SourceCode/ArithUnit.vhd" "myDivider" { Text "C:/Users/Ben/Documents/ExU_Pipeline/SourceCode/ArithUnit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620598918806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620598921239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620598922818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620598922818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1930 " "Implemented 1930 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "135 " "Implemented 135 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620598923274 ""} { "Info" "ICUT_CUT_TM_OPINS" "134 " "Implemented 134 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620598923274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1661 " "Implemented 1661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620598923274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620598923274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620598923315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 15:22:03 2021 " "Processing ended: Sun May 09 15:22:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620598923315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620598923315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620598923315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620598923315 ""}
