<div align = center>
  
# ğŸš€âœ¨ RTL Design And Synthesis Workshop Using Sky130 ğŸ› ï¸ğŸ’¡

![Status](https://img.shields.io/badge/Status-Active-brightgreen)
![Contributions](https://img.shields.io/badge/Contributions-Welcome-blue)

</div>

> ğŸ¯ Hands-on learning series on **Verilog RTL Design, Simulation, Synthesis, and Optimization**  
> Using open-source **SKY130 PDK**, **Icarus Verilog**, and **GTKWave** tools ğŸ–¥ï¸âš¡.

---

## ğŸ“Œ Table of Contents ğŸ“š

| Section | Topics |
|---------|--------|
| 1ï¸âƒ£ **Workshop Overview & Purpose** ğŸŒŸ | - What this workshop covers <br> - Key objectives <br> - Target audience |
| 2ï¸âƒ£ **Prerequisites & Tools** ğŸ§° | - Required digital logic knowledge <br> - Linux environment setup <br> - Software tools (`iverilog`, `gtkwave`, `yosys`) |
| 3ï¸âƒ£ **Workshop Structure & Daily Plan** ğŸ—ï¸ | - Breakdown by day <br> - Tools used <br> - Expected outputs |
| 4ï¸âƒ£ **Progress Tracker & Status** ğŸ“Š | - Completed days <br> - Pending days <br> - Checkpoints |
| 5ï¸âƒ£ **RTL Design Flow** ğŸ”„ | - RTL coding <br> - Simulation <br> - Synthesis <br> - Netlist & GLS <br> - Optimization |
| 6ï¸âƒ£ **Learning Outcomes & Skills Gained** ğŸ“ | - RTL coding practices <br> - Simulation and waveform analysis <br> - Synthesis using Yosys <br> - Debugging & optimization |
| 7ï¸âƒ£ **Author & Mentor Profiles** ğŸ‘¨â€ğŸ’»ğŸ§‘â€ğŸ« | - Author information <br> - Mentor information |
| 8ï¸âƒ£ **License & Usage Rights** ğŸ“ | - Project licensing <br> - Attribution guidelines |


---


## ğŸŒŸ About This Workshop ğŸ’¡

This workshop is designed for students, hobbyists, and engineers interested in:

- ğŸ”¹ Verilog RTL design and simulation  
- ğŸ–¥ï¸ Using **Icarus Verilog** and **GTKWave** for waveform analysis  
- âš¡ Logic synthesis using **Yosys** and **SKY130 open-source PDK**  
- ğŸ’» Key digital design concepts: testbenches, timing libraries, D flip-flop coding styles, and optimization  

> ğŸ’¡ **Pro Tip:** Separate testbenches from RTL modules for clarity and reusability.  
> âš ï¸ **Warning:** Avoid implicit latches to prevent synthesis issues.

---


## ğŸ§° Prerequisites ğŸ“–

- ğŸ§© Basic understanding of digital logic (gates, flip-flops, multiplexers, etc.)  
- ğŸ’» Familiarity with Linux shell commands  
- ğŸ§ Linux environment (or WSL on Windows/macOS)  
- ğŸ› ï¸ Tools: `git`, `iverilog`, `gtkwave`, `yosys`, text editor (VS Code recommended)

---


## ğŸ—ï¸ Workshop Structure ğŸ·ï¸

The workshop is organized by day, each with its own folder and README:

| Day | Topic | Tools | Output |
|-----|-------|-------|--------|
| ğŸ“˜ Day 1 | Verilog RTL Basics | `iverilog`, `gtkwave` | âœ… Waveform ğŸ“ˆ |
| âš¡ Day 2 | Timing Libraries & Flip-Flops | `yosys` | ğŸ“Š Netlist ğŸ—‚ï¸ |
| ğŸ§© Day 3 | Combinational & Sequential Optimization | `yosys`, `abc` | ğŸ”§ Optimized Circuit âš¡ |
| ğŸ”’ Day 4 | Gate-Level Simulation (GLS) | `iverilog`, `gtkwave` | ğŸ›  Verification âœ”ï¸ |
| ğŸ Day 5 | Advanced Synthesis & Optimization | SKY130 | ğŸš€ Final Report ğŸ“œ |

---

> Each dayâ€™s README includes:  
> - ğŸ–Š Step-by-step practical labs  
> - ğŸ’» Code examples  
> - ğŸ–¼ Screenshots or waveform images  
> - ğŸ’¡ Tips & best practices
> - ğŸ§© Summary

---

## ğŸ“Š Progress Tracker âœ…

- [x] Day 1 - Verilog RTL Design âœ…  
- [x] Day 2 - Timing Libraries & Flip-Flops âœ…  
- [ ] Day 3 - Combinational & Sequential Optimization â³  
- [ ] Day 4 - GLS & Synthesis-Simulation Mismatch âŒ  
- [ ] Day 5 - Final Optimization ğŸ

---

## ğŸ”„ Design Flow âš™ï¸

The RTL design workflow follows these steps:

1. âœï¸ **Verilog RTL Code** â€“ Write RTL modules.  
2. ğŸ–¥ï¸ **Simulation with Icarus Verilog** â€“ Verify functionality using testbenches.  
3. âš¡ **Synthesis using Yosys** â€“ Convert RTL into gate-level netlist.  
4. ğŸ—‚ **Netlist Generation** â€“ Produce the circuit representation for verification.  
5. ğŸ”¬ **Gate-Level Simulation (GLS)** â€“ Validate synthesized design.  
6. ğŸ¯ **Optimized Design** â€“ Apply optimizations for area, power, and performance.

---

## ğŸ“ Learning Outcomes ğŸŒŸ

By completing this workshop, participants will be able to:

- ğŸ”¹ Understand RTL coding practices and design methodology  
- ğŸ–¥ï¸ Simulate designs using **Icarus Verilog + GTKWave**  
- âš¡ Perform synthesis using **Yosys + SKY130 PDK**  
- ğŸ›  Debug synthesis-simulation mismatches  
- ğŸ¯ Optimize designs for **power, performance, and area (PPA)**  

> ğŸ’¡ **Pro Tip:** Always separate testbenches from design code for clarity.  

---

## ğŸ‘¨â€ğŸ’» Author & Mentor ğŸ§‘â€ğŸ«

| Name | Role | Profile |
|------|------|---------|
| âœï¸ Gowtham M | Author | ![Author](https://img.shields.io/badge/Author-Gowtham-blue?style=for-the-badge&logo=github&logoColor=white) |
| ğŸ§‘â€ğŸ« Kunal Ghosh | Mentor | ![LinkedIn](https://img.shields.io/badge/Mentor-Kunal%20Ghosh-blue?style=for-the-badge&logo=linkedin&logoColor=white) |



---

## ğŸ“ License ğŸ“œ

This project is licensed under the **Attribution 4.0 International (CC BY 4.0)** License.  
