// Seed: 1979095377
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_4 = id_4;
endmodule
program module_2 (
    output tri   id_0,
    input  wor   id_1,
    output wire  id_2,
    input  uwire id_3,
    output logic id_4,
    input  wand  id_5,
    input  tri0  id_6,
    input  tri0  id_7
);
  always @(posedge id_7) id_4 = #1 1;
  assign id_4 = 1 && 1'b0;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endprogram
