
DARB_4Dof.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ddc4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000614  0800df58  0800df58  0001df58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e56c  0800e56c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800e56c  0800e56c  0001e56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e574  0800e574  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e574  0800e574  0001e574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e578  0800e578  0001e578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800e57c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00005888  200001e0  200001e0  000201e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20005a68  20005a68  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015335  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003301  00000000  00000000  00035584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001388  00000000  00000000  00038888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f23  00000000  00000000  00039c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002379e  00000000  00000000  0003ab33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016c92  00000000  00000000  0005e2d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d7135  00000000  00000000  00074f63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006940  00000000  00000000  0014c098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000003f  00000000  00000000  001529d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800df3c 	.word	0x0800df3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800df3c 	.word	0x0800df3c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <EncoderSetting>:
 */
#include "main.h"
#include "Encoder.h"

void EncoderSetting(EncoderRead *enc,TIM_HandleTypeDef *htim,int count_PerRevol,double deltaT)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b087      	sub	sp, #28
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6178      	str	r0, [r7, #20]
 8000ff8:	6139      	str	r1, [r7, #16]
 8000ffa:	60fa      	str	r2, [r7, #12]
 8000ffc:	ed87 0b00 	vstr	d0, [r7]
	enc->htim = htim;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	601a      	str	r2, [r3, #0]
	enc->count_PerRevol = count_PerRevol;
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	615a      	str	r2, [r3, #20]
	enc->deltaT = deltaT;
 800100c:	6979      	ldr	r1, [r7, #20]
 800100e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001012:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
}
 8001016:	bf00      	nop
 8001018:	371c      	adds	r7, #28
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	0000      	movs	r0, r0
 8001024:	0000      	movs	r0, r0
	...

08001028 <SpeedReadNonReset>:
	enc->count_X4 = 0;
}



void SpeedReadNonReset(EncoderRead *enc){
 8001028:	b5b0      	push	{r4, r5, r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]

	enc->count_Timer = __HAL_TIM_GET_COUNTER(enc->htim);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001038:	b21a      	sxth	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	809a      	strh	r2, [r3, #4]
	enc->count_X4 += enc->count_Timer;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001048:	441a      	add	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	609a      	str	r2, [r3, #8]
	__HAL_TIM_SET_COUNTER(enc->htim,0);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2200      	movs	r2, #0
 8001056:	625a      	str	r2, [r3, #36]	; 0x24
	enc->vel_Real = ((enc->count_X4-enc->count_Pre)/enc->deltaT)/(enc->count_PerRevol*4)*60;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689a      	ldr	r2, [r3, #8]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff fa5e 	bl	8000524 <__aeabi_i2d>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800106e:	f7ff fbed 	bl	800084c <__aeabi_ddiv>
 8001072:	4602      	mov	r2, r0
 8001074:	460b      	mov	r3, r1
 8001076:	4614      	mov	r4, r2
 8001078:	461d      	mov	r5, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fa4f 	bl	8000524 <__aeabi_i2d>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	4620      	mov	r0, r4
 800108c:	4629      	mov	r1, r5
 800108e:	f7ff fbdd 	bl	800084c <__aeabi_ddiv>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4610      	mov	r0, r2
 8001098:	4619      	mov	r1, r3
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	4b28      	ldr	r3, [pc, #160]	; (8001140 <SpeedReadNonReset+0x118>)
 80010a0:	f7ff faaa 	bl	80005f8 <__aeabi_dmul>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	6879      	ldr	r1, [r7, #4]
 80010aa:	e9c1 2308 	strd	r2, r3, [r1, #32]
	enc->vel_Fil = 0.854 * enc->vel_Fil + 0.0728 * enc->vel_Real+ 0.0728 * enc->vel_Pre;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80010b4:	a31e      	add	r3, pc, #120	; (adr r3, 8001130 <SpeedReadNonReset+0x108>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff fa9d 	bl	80005f8 <__aeabi_dmul>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4614      	mov	r4, r2
 80010c4:	461d      	mov	r5, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80010cc:	a31a      	add	r3, pc, #104	; (adr r3, 8001138 <SpeedReadNonReset+0x110>)
 80010ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d2:	f7ff fa91 	bl	80005f8 <__aeabi_dmul>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4620      	mov	r0, r4
 80010dc:	4629      	mov	r1, r5
 80010de:	f7ff f8d5 	bl	800028c <__adddf3>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4614      	mov	r4, r2
 80010e8:	461d      	mov	r5, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80010f0:	a311      	add	r3, pc, #68	; (adr r3, 8001138 <SpeedReadNonReset+0x110>)
 80010f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f6:	f7ff fa7f 	bl	80005f8 <__aeabi_dmul>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4620      	mov	r0, r4
 8001100:	4629      	mov	r1, r5
 8001102:	f7ff f8c3 	bl	800028c <__adddf3>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	6879      	ldr	r1, [r7, #4]
 800110c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	enc->vel_Pre = enc->vel_Real;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	enc->count_Pre = enc->count_X4;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	611a      	str	r2, [r3, #16]
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bdb0      	pop	{r4, r5, r7, pc}
 800112c:	f3af 8000 	nop.w
 8001130:	ced91687 	.word	0xced91687
 8001134:	3feb53f7 	.word	0x3feb53f7
 8001138:	532617c2 	.word	0x532617c2
 800113c:	3fb2a305 	.word	0x3fb2a305
 8001140:	404e0000 	.word	0x404e0000

08001144 <CountRead>:

double CountRead(EncoderRead *enc,uint8_t count_mode){
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	460b      	mov	r3, r1
 800114e:	70fb      	strb	r3, [r7, #3]
	enc->count_Mode = count_mode;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	78fa      	ldrb	r2, [r7, #3]
 8001154:	761a      	strb	r2, [r3, #24]
	enc->count_Timer = __HAL_TIM_GET_COUNTER(enc->htim);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115e:	b21a      	sxth	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	809a      	strh	r2, [r3, #4]
	enc->count_X4 += enc->count_Timer;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	687a      	ldr	r2, [r7, #4]
 800116a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800116e:	441a      	add	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	609a      	str	r2, [r3, #8]
	__HAL_TIM_SET_COUNTER(enc->htim,0);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	; 0x24

	if (enc->count_Mode == count_ModeX4)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	7e1b      	ldrb	r3, [r3, #24]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d107      	bne.n	8001196 <CountRead+0x52>
	{
		return enc->count_X4;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9ca 	bl	8000524 <__aeabi_i2d>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	e033      	b.n	80011fe <CountRead+0xba>
	}else if (enc->count_Mode == count_ModeX1)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	7e1b      	ldrb	r3, [r3, #24]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d110      	bne.n	80011c0 <CountRead+0x7c>
	{
		enc->count_X1 = enc->count_X4/4;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	da00      	bge.n	80011a8 <CountRead+0x64>
 80011a6:	3303      	adds	r3, #3
 80011a8:	109b      	asrs	r3, r3, #2
 80011aa:	461a      	mov	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	60da      	str	r2, [r3, #12]
		return enc->count_X1;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9b5 	bl	8000524 <__aeabi_i2d>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	e01e      	b.n	80011fe <CountRead+0xba>
	}else if (enc->count_Mode == count_ModeDegree)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	7e1b      	ldrb	r3, [r3, #24]
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d116      	bne.n	80011f6 <CountRead+0xb2>
	{
		enc->Degree = enc->count_X4*360/(enc->count_PerRevol*4);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80011d0:	fb03 f202 	mul.w	r2, r3, r2
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	695b      	ldr	r3, [r3, #20]
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	fb92 f3f3 	sdiv	r3, r2, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff f9a0 	bl	8000524 <__aeabi_i2d>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	6879      	ldr	r1, [r7, #4]
 80011ea:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		return enc->Degree;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80011f4:	e003      	b.n	80011fe <CountRead+0xba>
	}else {
		return 0;
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	f04f 0300 	mov.w	r3, #0
	}
}
 80011fe:	ec43 2b17 	vmov	d7, r2, r3
 8001202:	eeb0 0a47 	vmov.f32	s0, s14
 8001206:	eef0 0a67 	vmov.f32	s1, s15
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <ResetCount>:

void ResetCount(EncoderRead *enc,uint8_t command)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	460b      	mov	r3, r1
 800121a:	70fb      	strb	r3, [r7, #3]
	if (command == 1)
 800121c:	78fb      	ldrb	r3, [r7, #3]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d107      	bne.n	8001232 <ResetCount+0x22>
	{
		__HAL_TIM_SET_COUNTER(enc->htim,0);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2200      	movs	r2, #0
 800122a:	625a      	str	r2, [r3, #36]	; 0x24
		enc->count_X4 = 0;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
	}
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <Drive>:
 */

#include "MotorDrive.h"
#include "stdlib.h"

void Drive(MotorDrive *motor,TIM_HandleTypeDef *htim2,int Input,unsigned int Channel1,unsigned int Channel2){
 800123e:	b480      	push	{r7}
 8001240:	b085      	sub	sp, #20
 8001242:	af00      	add	r7, sp, #0
 8001244:	60f8      	str	r0, [r7, #12]
 8001246:	60b9      	str	r1, [r7, #8]
 8001248:	607a      	str	r2, [r7, #4]
 800124a:	603b      	str	r3, [r7, #0]
	motor->htim2 = htim2;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	605a      	str	r2, [r3, #4]
	motor->Pwm = abs(Input);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2b00      	cmp	r3, #0
 8001256:	bfb8      	it	lt
 8001258:	425b      	neglt	r3, r3
 800125a:	b29a      	uxth	r2, r3
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	81da      	strh	r2, [r3, #14]
	motor->Channel1 = Channel1;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	683a      	ldr	r2, [r7, #0]
 8001264:	611a      	str	r2, [r3, #16]
	motor->Channel2 = Channel2;
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	615a      	str	r2, [r3, #20]

	if(Input<0){
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	da4d      	bge.n	800130e <Drive+0xd0>
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel1,0);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	691b      	ldr	r3, [r3, #16]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d105      	bne.n	8001286 <Drive+0x48>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2200      	movs	r2, #0
 8001282:	635a      	str	r2, [r3, #52]	; 0x34
 8001284:	e018      	b.n	80012b8 <Drive+0x7a>
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	691b      	ldr	r3, [r3, #16]
 800128a:	2b04      	cmp	r3, #4
 800128c:	d105      	bne.n	800129a <Drive+0x5c>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	2300      	movs	r3, #0
 8001296:	6393      	str	r3, [r2, #56]	; 0x38
 8001298:	e00e      	b.n	80012b8 <Drive+0x7a>
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	691b      	ldr	r3, [r3, #16]
 800129e:	2b08      	cmp	r3, #8
 80012a0:	d105      	bne.n	80012ae <Drive+0x70>
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	2300      	movs	r3, #0
 80012aa:	63d3      	str	r3, [r2, #60]	; 0x3c
 80012ac:	e004      	b.n	80012b8 <Drive+0x7a>
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	2300      	movs	r3, #0
 80012b6:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,motor->Pwm);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d106      	bne.n	80012ce <Drive+0x90>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	89da      	ldrh	r2, [r3, #14]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	635a      	str	r2, [r3, #52]	; 0x34
	else{
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel1,0);
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,0);
	}

}
 80012cc:	e0b7      	b.n	800143e <Drive+0x200>
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,motor->Pwm);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	2b04      	cmp	r3, #4
 80012d4:	d107      	bne.n	80012e6 <Drive+0xa8>
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	89d9      	ldrh	r1, [r3, #14]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	460b      	mov	r3, r1
 80012e2:	6393      	str	r3, [r2, #56]	; 0x38
 80012e4:	e0ab      	b.n	800143e <Drive+0x200>
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	2b08      	cmp	r3, #8
 80012ec:	d107      	bne.n	80012fe <Drive+0xc0>
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	89d9      	ldrh	r1, [r3, #14]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	460b      	mov	r3, r1
 80012fa:	63d3      	str	r3, [r2, #60]	; 0x3c
 80012fc:	e09f      	b.n	800143e <Drive+0x200>
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	89d9      	ldrh	r1, [r3, #14]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	460b      	mov	r3, r1
 800130a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800130c:	e097      	b.n	800143e <Drive+0x200>
	else if(Input>0){
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	dd4d      	ble.n	80013b0 <Drive+0x172>
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel1,motor->Pwm);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	691b      	ldr	r3, [r3, #16]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d106      	bne.n	800132a <Drive+0xec>
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	89da      	ldrh	r2, [r3, #14]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	635a      	str	r2, [r3, #52]	; 0x34
 8001328:	e01e      	b.n	8001368 <Drive+0x12a>
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	691b      	ldr	r3, [r3, #16]
 800132e:	2b04      	cmp	r3, #4
 8001330:	d107      	bne.n	8001342 <Drive+0x104>
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	89d9      	ldrh	r1, [r3, #14]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	460b      	mov	r3, r1
 800133e:	6393      	str	r3, [r2, #56]	; 0x38
 8001340:	e012      	b.n	8001368 <Drive+0x12a>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	2b08      	cmp	r3, #8
 8001348:	d107      	bne.n	800135a <Drive+0x11c>
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	89d9      	ldrh	r1, [r3, #14]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	460b      	mov	r3, r1
 8001356:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001358:	e006      	b.n	8001368 <Drive+0x12a>
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	89d9      	ldrh	r1, [r3, #14]
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	460b      	mov	r3, r1
 8001366:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,0);
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d105      	bne.n	800137c <Drive+0x13e>
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2200      	movs	r2, #0
 8001378:	635a      	str	r2, [r3, #52]	; 0x34
}
 800137a:	e060      	b.n	800143e <Drive+0x200>
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,0);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	695b      	ldr	r3, [r3, #20]
 8001380:	2b04      	cmp	r3, #4
 8001382:	d105      	bne.n	8001390 <Drive+0x152>
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	2300      	movs	r3, #0
 800138c:	6393      	str	r3, [r2, #56]	; 0x38
 800138e:	e056      	b.n	800143e <Drive+0x200>
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	695b      	ldr	r3, [r3, #20]
 8001394:	2b08      	cmp	r3, #8
 8001396:	d105      	bne.n	80013a4 <Drive+0x166>
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	2300      	movs	r3, #0
 80013a0:	63d3      	str	r3, [r2, #60]	; 0x3c
 80013a2:	e04c      	b.n	800143e <Drive+0x200>
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	2300      	movs	r3, #0
 80013ac:	6413      	str	r3, [r2, #64]	; 0x40
}
 80013ae:	e046      	b.n	800143e <Drive+0x200>
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel1,0);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d105      	bne.n	80013c4 <Drive+0x186>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2200      	movs	r2, #0
 80013c0:	635a      	str	r2, [r3, #52]	; 0x34
 80013c2:	e018      	b.n	80013f6 <Drive+0x1b8>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	2b04      	cmp	r3, #4
 80013ca:	d105      	bne.n	80013d8 <Drive+0x19a>
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	2300      	movs	r3, #0
 80013d4:	6393      	str	r3, [r2, #56]	; 0x38
 80013d6:	e00e      	b.n	80013f6 <Drive+0x1b8>
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	2b08      	cmp	r3, #8
 80013de:	d105      	bne.n	80013ec <Drive+0x1ae>
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	2300      	movs	r3, #0
 80013e8:	63d3      	str	r3, [r2, #60]	; 0x3c
 80013ea:	e004      	b.n	80013f6 <Drive+0x1b8>
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	2300      	movs	r3, #0
 80013f4:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,0);
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d105      	bne.n	800140a <Drive+0x1cc>
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2200      	movs	r2, #0
 8001406:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001408:	e019      	b.n	800143e <Drive+0x200>
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,0);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	2b04      	cmp	r3, #4
 8001410:	d105      	bne.n	800141e <Drive+0x1e0>
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	2300      	movs	r3, #0
 800141a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800141c:	e00f      	b.n	800143e <Drive+0x200>
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,0);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	695b      	ldr	r3, [r3, #20]
 8001422:	2b08      	cmp	r3, #8
 8001424:	d105      	bne.n	8001432 <Drive+0x1f4>
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	2300      	movs	r3, #0
 800142e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001430:	e005      	b.n	800143e <Drive+0x200>
		__HAL_TIM_SET_COMPARE(motor->htim2,motor->Channel2,0);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	2300      	movs	r3, #0
 800143a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800143c:	e7ff      	b.n	800143e <Drive+0x200>
 800143e:	bf00      	nop
 8001440:	3714      	adds	r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <Pid_Cal>:
//------------------------------------------------------------------------------------------------------------------------------------------------------------

//-----------------------------------------------Begin: Calculating PID---------------------------------------------------//

void Pid_Cal(PID_Param *pid,float Target,float CurrVal)
{
 800144a:	b480      	push	{r7}
 800144c:	b085      	sub	sp, #20
 800144e:	af00      	add	r7, sp, #0
 8001450:	60f8      	str	r0, [r7, #12]
 8001452:	ed87 0a02 	vstr	s0, [r7, #8]
 8001456:	edc7 0a01 	vstr	s1, [r7, #4]
//-----------------------Input-------------------------//
	pid->Target = Target;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	68ba      	ldr	r2, [r7, #8]
 800145e:	601a      	str	r2, [r3, #0]
	pid->CurrVal = CurrVal;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	605a      	str	r2, [r3, #4]
	pid->e = pid->Target - pid->CurrVal;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	ed93 7a00 	vldr	s14, [r3]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	edc3 7a02 	vstr	s15, [r3, #8]

//-----------------------Propotion Term----------------//
	pid->uP = pid->kP*pid->e;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	edd3 7a02 	vldr	s15, [r3, #8]
 8001488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	edc3 7a06 	vstr	s15, [r3, #24]

//-----------------------Integral Term-----------------//
	pid->uI = pid->uI_Pre + pid->kI*pid->e*pid->deltaT;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	edd3 6a07 	vldr	s13, [r3, #28]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80014a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	edd3 7a04 	vldr	s15, [r3, #16]
 80014ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	edc3 7a08 	vstr	s15, [r3, #32]
	pid->uI = pid->uI > pid->uI_AboveLimit ? pid->uI_AboveLimit : pid->uI;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	ed93 7a08 	vldr	s14, [r3, #32]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	dd06      	ble.n	80014e6 <Pid_Cal+0x9c>
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014dc:	ee07 3a90 	vmov	s15, r3
 80014e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e4:	e002      	b.n	80014ec <Pid_Cal+0xa2>
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	edd3 7a08 	vldr	s15, [r3, #32]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	edc3 7a08 	vstr	s15, [r3, #32]
	pid->uI = pid->uI < pid->uI_BelowLimit ? pid->uI_BelowLimit : pid->uI;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	ed93 7a08 	vldr	s14, [r3, #32]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fc:	ee07 3a90 	vmov	s15, r3
 8001500:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001504:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150c:	d506      	bpl.n	800151c <Pid_Cal+0xd2>
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001512:	ee07 3a90 	vmov	s15, r3
 8001516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800151a:	e002      	b.n	8001522 <Pid_Cal+0xd8>
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	edc3 7a08 	vstr	s15, [r3, #32]

//-----------------------Derivative Term---------------//
	pid->uD = pid->kD*(pid->e - pid->e_Pre)/pid->deltaT;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	edd3 6a02 	vldr	s13, [r3, #8]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	edd3 7a03 	vldr	s15, [r3, #12]
 800153a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800153e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	ed93 7a04 	vldr	s14, [r3, #16]
 8001548:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	pid->uD_Fil = (1-pid->alpha)*pid->uD_FilPre+pid->alpha*pid->uD;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001558:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800155c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001566:	ee27 7a27 	vmul.f32	s14, s14, s15
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001576:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800157a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

//-----------------------Previous Value----------------//
	pid->e_Pre = pid->e;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	689a      	ldr	r2, [r3, #8]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	60da      	str	r2, [r3, #12]
	pid->uI_Pre = pid->uI;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	6a1a      	ldr	r2, [r3, #32]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	625a      	str	r2, [r3, #36]	; 0x24
	pid->uD_FilPre = pid->uD_Fil;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	63da      	str	r2, [r3, #60]	; 0x3c

//-----------------------Sum---------------------------//
	pid->u = pid->uP + pid->uI + pid->uD;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	ed93 7a06 	vldr	s14, [r3, #24]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	edd3 7a08 	vldr	s15, [r3, #32]
 80015a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80015b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	pid->u = pid->u > pid->u_AboveLimit ? pid->u_AboveLimit : pid->u;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80015c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d0:	dd02      	ble.n	80015d8 <Pid_Cal+0x18e>
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015d6:	e001      	b.n	80015dc <Pid_Cal+0x192>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	6453      	str	r3, [r2, #68]	; 0x44
	pid->u = pid->u < pid->u_BelowLimit ? pid->u_BelowLimit : pid->u;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80015ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f4:	d502      	bpl.n	80015fc <Pid_Cal+0x1b2>
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fa:	e001      	b.n	8001600 <Pid_Cal+0x1b6>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001600:	68fa      	ldr	r2, [r7, #12]
 8001602:	6453      	str	r3, [r2, #68]	; 0x44

//	return pid->u;
}
 8001604:	bf00      	nop
 8001606:	3714      	adds	r7, #20
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	4a07      	ldr	r2, [pc, #28]	; (800163c <vApplicationGetIdleTaskMemory+0x2c>)
 8001620:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	4a06      	ldr	r2, [pc, #24]	; (8001640 <vApplicationGetIdleTaskMemory+0x30>)
 8001626:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2280      	movs	r2, #128	; 0x80
 800162c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800162e:	bf00      	nop
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	200001fc 	.word	0x200001fc
 8001640:	20000250 	.word	0x20000250

08001644 <p>:

float T1, T2, T3, T4;
float Tf=1000;

float p(float p0, float pf, float tf, float v0, float vf, float T)
{
 8001644:	b480      	push	{r7}
 8001646:	b087      	sub	sp, #28
 8001648:	af00      	add	r7, sp, #0
 800164a:	ed87 0a05 	vstr	s0, [r7, #20]
 800164e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001652:	ed87 1a03 	vstr	s2, [r7, #12]
 8001656:	edc7 1a02 	vstr	s3, [r7, #8]
 800165a:	ed87 2a01 	vstr	s4, [r7, #4]
 800165e:	edc7 2a00 	vstr	s5, [r7]
    return p0+v0*T+(3*(pf-p0)/(tf*tf)-2*v0/tf-vf/tf)*(T*T)+(-2*(pf-p0)/(tf*tf*tf)+(vf+v0)/(tf*tf))*(T*T*T);
 8001662:	ed97 7a02 	vldr	s14, [r7, #8]
 8001666:	edd7 7a00 	vldr	s15, [r7]
 800166a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800166e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001672:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001676:	edd7 6a04 	vldr	s13, [r7, #16]
 800167a:	edd7 7a05 	vldr	s15, [r7, #20]
 800167e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001682:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8001686:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800168a:	edd7 7a03 	vldr	s15, [r7, #12]
 800168e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001692:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001696:	edd7 7a02 	vldr	s15, [r7, #8]
 800169a:	ee77 5aa7 	vadd.f32	s11, s15, s15
 800169e:	ed97 6a03 	vldr	s12, [r7, #12]
 80016a2:	eec5 7a86 	vdiv.f32	s15, s11, s12
 80016a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80016aa:	edd7 5a01 	vldr	s11, [r7, #4]
 80016ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80016b2:	eec5 7a86 	vdiv.f32	s15, s11, s12
 80016b6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80016ba:	edd7 7a00 	vldr	s15, [r7]
 80016be:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80016c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ca:	edd7 6a04 	vldr	s13, [r7, #16]
 80016ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80016d2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80016d6:	eef8 6a00 	vmov.f32	s13, #128	; 0xc0000000 -2.0
 80016da:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80016de:	edd7 7a03 	vldr	s15, [r7, #12]
 80016e2:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80016e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ee:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80016f2:	ed97 6a01 	vldr	s12, [r7, #4]
 80016f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80016fa:	ee76 5a27 	vadd.f32	s11, s12, s15
 80016fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001702:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8001706:	eec5 7a86 	vdiv.f32	s15, s11, s12
 800170a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800170e:	edd7 7a00 	vldr	s15, [r7]
 8001712:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8001716:	edd7 7a00 	vldr	s15, [r7]
 800171a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800171e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001722:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001726:	eeb0 0a67 	vmov.f32	s0, s15
 800172a:	371c      	adds	r7, #28
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <UartIdle_Init>:
uint16_t uartLogRxSize;
char dataAngle[128];
uint16_t count_timer = 0;
uint8_t count = 0;
void UartIdle_Init()
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t*)uartLogBuffer, MAX_MESG);
 8001738:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800173c:	4906      	ldr	r1, [pc, #24]	; (8001758 <UartIdle_Init+0x24>)
 800173e:	4807      	ldr	r0, [pc, #28]	; (800175c <UartIdle_Init+0x28>)
 8001740:	f005 f854 	bl	80067ec <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <UartIdle_Init+0x2c>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	4b05      	ldr	r3, [pc, #20]	; (8001760 <UartIdle_Init+0x2c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f022 0208 	bic.w	r2, r2, #8
 8001752:	601a      	str	r2, [r3, #0]
}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20000ae4 	.word	0x20000ae4
 800175c:	20000690 	.word	0x20000690
 8001760:	200006d8 	.word	0x200006d8

08001764 <UART_Handle>:

void UART_Handle(char* data, Setpoint_* Setpoint)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08e      	sub	sp, #56	; 0x38
 8001768:	af04      	add	r7, sp, #16
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
    static char uartDataBuffer[1024] = "";
    static size_t dataBufferIndex = 0;

    if (flag_uart_rx == 1 && strstr(data, "\n"))
 800176e:	4b9d      	ldr	r3, [pc, #628]	; (80019e4 <UART_Handle+0x280>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b01      	cmp	r3, #1
 8001774:	f040 8131 	bne.w	80019da <UART_Handle+0x276>
 8001778:	210a      	movs	r1, #10
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f009 fa37 	bl	800abee <strchr>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	f000 8129 	beq.w	80019da <UART_Handle+0x276>
    {
        if (strstr(data, "theta1"))
 8001788:	4997      	ldr	r1, [pc, #604]	; (80019e8 <UART_Handle+0x284>)
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f009 fa8c 	bl	800aca8 <strstr>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d016      	beq.n	80017c4 <UART_Handle+0x60>
        {
            if (sscanf(data, "theta1:%f,theta2:%f,theta3:%f,theta4:%f\n",
 8001796:	6839      	ldr	r1, [r7, #0]
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	1d18      	adds	r0, r3, #4
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	3308      	adds	r3, #8
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	320c      	adds	r2, #12
 80017a4:	9201      	str	r2, [sp, #4]
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	4603      	mov	r3, r0
 80017aa:	460a      	mov	r2, r1
 80017ac:	498f      	ldr	r1, [pc, #572]	; (80019ec <UART_Handle+0x288>)
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f009 f9a4 	bl	800aafc <siscanf>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b04      	cmp	r3, #4
 80017b8:	f040 8105 	bne.w	80019c6 <UART_Handle+0x262>
                       &Setpoint->setpoint1, &Setpoint->setpoint2,
                       &Setpoint->setpoint3, &Setpoint->setpoint4) == 4)
            {
                FlagStart.starKinematics = 1;
 80017bc:	4b8c      	ldr	r3, [pc, #560]	; (80019f0 <UART_Handle+0x28c>)
 80017be:	2201      	movs	r2, #1
 80017c0:	709a      	strb	r2, [r3, #2]
 80017c2:	e100      	b.n	80019c6 <UART_Handle+0x262>
            }
        }
        else if (strstr(data, "NhaT1"))
 80017c4:	498b      	ldr	r1, [pc, #556]	; (80019f4 <UART_Handle+0x290>)
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f009 fa6e 	bl	800aca8 <strstr>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d019      	beq.n	8001806 <UART_Handle+0xa2>
        {
            if (sscanf(data, "NhaT1:%f,NhaT2:%f,NhaT3:%f,NhaT4:%f\n",
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	3338      	adds	r3, #56	; 0x38
 80017e2:	683a      	ldr	r2, [r7, #0]
 80017e4:	323c      	adds	r2, #60	; 0x3c
 80017e6:	9201      	str	r2, [sp, #4]
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	4603      	mov	r3, r0
 80017ec:	460a      	mov	r2, r1
 80017ee:	4982      	ldr	r1, [pc, #520]	; (80019f8 <UART_Handle+0x294>)
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f009 f983 	bl	800aafc <siscanf>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	f040 80e4 	bne.w	80019c6 <UART_Handle+0x262>
                       &Setpoint->theta1_Nha, &Setpoint->theta2_Nha,
                       &Setpoint->theta3_Nha, &Setpoint->theta4_Nha) == 4)
            {
                FlagStart.SetPoint_Nha = 1;
 80017fe:	4b7c      	ldr	r3, [pc, #496]	; (80019f0 <UART_Handle+0x28c>)
 8001800:	2201      	movs	r2, #1
 8001802:	70da      	strb	r2, [r3, #3]
 8001804:	e0df      	b.n	80019c6 <UART_Handle+0x262>
            }
        }
        else if (strstr(data, "Point"))
 8001806:	497d      	ldr	r1, [pc, #500]	; (80019fc <UART_Handle+0x298>)
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f009 fa4d 	bl	800aca8 <strstr>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	f000 8087 	beq.w	8001924 <UART_Handle+0x1c0>
        {
        	if (dataBufferIndex + strlen(data) < sizeof(uartDataBuffer) - 1) {
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7fe fd2a 	bl	8000270 <strlen>
 800181c:	4602      	mov	r2, r0
 800181e:	4b78      	ldr	r3, [pc, #480]	; (8001a00 <UART_Handle+0x29c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4413      	add	r3, r2
 8001824:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8001828:	4293      	cmp	r3, r2
 800182a:	f200 80cc 	bhi.w	80019c6 <UART_Handle+0x262>
				strncat(uartDataBuffer, data, sizeof(uartDataBuffer) - dataBufferIndex - 1);
 800182e:	4b74      	ldr	r3, [pc, #464]	; (8001a00 <UART_Handle+0x29c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 8001836:	3303      	adds	r3, #3
 8001838:	461a      	mov	r2, r3
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	4871      	ldr	r0, [pc, #452]	; (8001a04 <UART_Handle+0x2a0>)
 800183e:	f009 f9e3 	bl	800ac08 <strncat>
				dataBufferIndex += strlen(data);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f7fe fd14 	bl	8000270 <strlen>
 8001848:	4602      	mov	r2, r0
 800184a:	4b6d      	ldr	r3, [pc, #436]	; (8001a00 <UART_Handle+0x29c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4413      	add	r3, r2
 8001850:	4a6b      	ldr	r2, [pc, #428]	; (8001a00 <UART_Handle+0x29c>)
 8001852:	6013      	str	r3, [r2, #0]

				if (strchr(uartDataBuffer, '\n') != NULL) {
 8001854:	210a      	movs	r1, #10
 8001856:	486b      	ldr	r0, [pc, #428]	; (8001a04 <UART_Handle+0x2a0>)
 8001858:	f009 f9c9 	bl	800abee <strchr>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	f000 80b1 	beq.w	80019c6 <UART_Handle+0x262>
					char* savePtr;
					char* token = strtok_r(uartDataBuffer, ";", &savePtr);
 8001864:	f107 0320 	add.w	r3, r7, #32
 8001868:	461a      	mov	r2, r3
 800186a:	4967      	ldr	r1, [pc, #412]	; (8001a08 <UART_Handle+0x2a4>)
 800186c:	4865      	ldr	r0, [pc, #404]	; (8001a04 <UART_Handle+0x2a0>)
 800186e:	f009 fa18 	bl	800aca2 <strtok_r>
 8001872:	6278      	str	r0, [r7, #36]	; 0x24

					while (token != NULL) {
 8001874:	e049      	b.n	800190a <UART_Handle+0x1a6>
						int pointId;
						float theta1, theta2, theta3, theta4;


						if (sscanf(token, "Point:%d, HutT1:%f, HutT2:%f, HutT3:%f, HutT4:%f", &pointId, &theta1, &theta2, &theta3, &theta4) == 5) {
 8001876:	f107 0118 	add.w	r1, r7, #24
 800187a:	f107 021c 	add.w	r2, r7, #28
 800187e:	f107 030c 	add.w	r3, r7, #12
 8001882:	9302      	str	r3, [sp, #8]
 8001884:	f107 0310 	add.w	r3, r7, #16
 8001888:	9301      	str	r3, [sp, #4]
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	460b      	mov	r3, r1
 8001892:	495e      	ldr	r1, [pc, #376]	; (8001a0c <UART_Handle+0x2a8>)
 8001894:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001896:	f009 f931 	bl	800aafc <siscanf>
 800189a:	4603      	mov	r3, r0
 800189c:	2b05      	cmp	r3, #5
 800189e:	d126      	bne.n	80018ee <UART_Handle+0x18a>
							Setpoint->points[pointId].theta1 = theta1;
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	6839      	ldr	r1, [r7, #0]
 80018a6:	3304      	adds	r3, #4
 80018a8:	011b      	lsls	r3, r3, #4
 80018aa:	440b      	add	r3, r1
 80018ac:	3304      	adds	r3, #4
 80018ae:	601a      	str	r2, [r3, #0]
							Setpoint->points[pointId].theta2 = theta2;
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	6839      	ldr	r1, [r7, #0]
 80018b6:	3304      	adds	r3, #4
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	440b      	add	r3, r1
 80018bc:	3308      	adds	r3, #8
 80018be:	601a      	str	r2, [r3, #0]
							Setpoint->points[pointId].theta3 = theta3;
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	6839      	ldr	r1, [r7, #0]
 80018c6:	011b      	lsls	r3, r3, #4
 80018c8:	440b      	add	r3, r1
 80018ca:	334c      	adds	r3, #76	; 0x4c
 80018cc:	601a      	str	r2, [r3, #0]
							Setpoint->points[pointId].theta4 = theta4;
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	68fa      	ldr	r2, [r7, #12]
 80018d2:	6839      	ldr	r1, [r7, #0]
 80018d4:	011b      	lsls	r3, r3, #4
 80018d6:	440b      	add	r3, r1
 80018d8:	3350      	adds	r3, #80	; 0x50
 80018da:	601a      	str	r2, [r3, #0]
							FlagStart.SetPoint_Hut = 1;
 80018dc:	4b44      	ldr	r3, [pc, #272]	; (80019f0 <UART_Handle+0x28c>)
 80018de:	2201      	movs	r2, #1
 80018e0:	711a      	strb	r2, [r3, #4]
							Setpoint->countPoint++;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	641a      	str	r2, [r3, #64]	; 0x40
 80018ec:	e005      	b.n	80018fa <UART_Handle+0x196>
						}
						else{
							FlagStart.startQD = 1;
 80018ee:	4b40      	ldr	r3, [pc, #256]	; (80019f0 <UART_Handle+0x28c>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	715a      	strb	r2, [r3, #5]
							count = 0;
 80018f4:	4b46      	ldr	r3, [pc, #280]	; (8001a10 <UART_Handle+0x2ac>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	701a      	strb	r2, [r3, #0]
						}
						token = strtok_r(NULL, ";", &savePtr);
 80018fa:	f107 0320 	add.w	r3, r7, #32
 80018fe:	461a      	mov	r2, r3
 8001900:	4941      	ldr	r1, [pc, #260]	; (8001a08 <UART_Handle+0x2a4>)
 8001902:	2000      	movs	r0, #0
 8001904:	f009 f9cd 	bl	800aca2 <strtok_r>
 8001908:	6278      	str	r0, [r7, #36]	; 0x24
					while (token != NULL) {
 800190a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190c:	2b00      	cmp	r3, #0
 800190e:	d1b2      	bne.n	8001876 <UART_Handle+0x112>
					}

					memset(uartDataBuffer, 0, sizeof(uartDataBuffer));
 8001910:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001914:	2100      	movs	r1, #0
 8001916:	483b      	ldr	r0, [pc, #236]	; (8001a04 <UART_Handle+0x2a0>)
 8001918:	f009 f961 	bl	800abde <memset>
					dataBufferIndex = 0;
 800191c:	4b38      	ldr	r3, [pc, #224]	; (8001a00 <UART_Handle+0x29c>)
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	e050      	b.n	80019c6 <UART_Handle+0x262>
				}
			}
        }
        else if (strstr(data, "home"))
 8001924:	493b      	ldr	r1, [pc, #236]	; (8001a14 <UART_Handle+0x2b0>)
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f009 f9be 	bl	800aca8 <strstr>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <UART_Handle+0x1d6>
        {
            FlagStart.startSetHome = 0;
 8001932:	4b2f      	ldr	r3, [pc, #188]	; (80019f0 <UART_Handle+0x28c>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
 8001938:	e045      	b.n	80019c6 <UART_Handle+0x262>
        }
        else if (strstr(data, "Reset"))
 800193a:	4937      	ldr	r1, [pc, #220]	; (8001a18 <UART_Handle+0x2b4>)
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f009 f9b3 	bl	800aca8 <strstr>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d002      	beq.n	800194e <UART_Handle+0x1ea>
        {
            HAL_NVIC_SystemReset();
 8001948:	f002 fa7f 	bl	8003e4a <HAL_NVIC_SystemReset>
 800194c:	e03b      	b.n	80019c6 <UART_Handle+0x262>
        }
        else if (strstr(data, "hut"))
 800194e:	4933      	ldr	r1, [pc, #204]	; (8001a1c <UART_Handle+0x2b8>)
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f009 f9a9 	bl	800aca8 <strstr>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d134      	bne.n	80019c6 <UART_Handle+0x262>
        {
            // Handle "hut" command here
        }
        else if (strstr(data, "nha"))
 800195c:	4930      	ldr	r1, [pc, #192]	; (8001a20 <UART_Handle+0x2bc>)
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f009 f9a2 	bl	800aca8 <strstr>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d12d      	bne.n	80019c6 <UART_Handle+0x262>
        {
            // Handle "nha" command here
        }
        else if (strstr(data, "start"))
 800196a:	492e      	ldr	r1, [pc, #184]	; (8001a24 <UART_Handle+0x2c0>)
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f009 f99b 	bl	800aca8 <strstr>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d013      	beq.n	80019a0 <UART_Handle+0x23c>
        {
            FlagStart.startProgram = 1;
 8001978:	4b1d      	ldr	r3, [pc, #116]	; (80019f0 <UART_Handle+0x28c>)
 800197a:	2201      	movs	r2, #1
 800197c:	705a      	strb	r2, [r3, #1]
            Angle.AngleLink1 = 0;
 800197e:	4b2a      	ldr	r3, [pc, #168]	; (8001a28 <UART_Handle+0x2c4>)
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
            Angle.AngleLink2 = 0;
 8001986:	4b28      	ldr	r3, [pc, #160]	; (8001a28 <UART_Handle+0x2c4>)
 8001988:	f04f 0200 	mov.w	r2, #0
 800198c:	605a      	str	r2, [r3, #4]
            Angle.AngleLink3 = 0;
 800198e:	4b26      	ldr	r3, [pc, #152]	; (8001a28 <UART_Handle+0x2c4>)
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	609a      	str	r2, [r3, #8]
            Angle.AngleLink4 = 0;
 8001996:	4b24      	ldr	r3, [pc, #144]	; (8001a28 <UART_Handle+0x2c4>)
 8001998:	f04f 0200 	mov.w	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	e012      	b.n	80019c6 <UART_Handle+0x262>

        }
        else if (strstr(data, "disconnected"))
 80019a0:	4922      	ldr	r1, [pc, #136]	; (8001a2c <UART_Handle+0x2c8>)
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f009 f980 	bl	800aca8 <strstr>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d00b      	beq.n	80019c6 <UART_Handle+0x262>
        {
            FlagStart.startProgram = 0;
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <UART_Handle+0x28c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	705a      	strb	r2, [r3, #1]
            FlagStart.SetPoint_Hut = 0;
 80019b4:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <UART_Handle+0x28c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	711a      	strb	r2, [r3, #4]
            FlagStart.SetPoint_Nha = 0;
 80019ba:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <UART_Handle+0x28c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	70da      	strb	r2, [r3, #3]
            FlagStart.starKinematics = 0;
 80019c0:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <UART_Handle+0x28c>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	709a      	strb	r2, [r3, #2]
        }
        flag_uart_rx = 0;
 80019c6:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <UART_Handle+0x280>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]
        memset(data, 0, uartLogRxSize);
 80019cc:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <UART_Handle+0x2cc>)
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	461a      	mov	r2, r3
 80019d2:	2100      	movs	r1, #0
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f009 f902 	bl	800abde <memset>
    }
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	; 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	200012e4 	.word	0x200012e4
 80019e8:	0800df58 	.word	0x0800df58
 80019ec:	0800df60 	.word	0x0800df60
 80019f0:	20000748 	.word	0x20000748
 80019f4:	0800df8c 	.word	0x0800df8c
 80019f8:	0800df94 	.word	0x0800df94
 80019fc:	0800dfbc 	.word	0x0800dfbc
 8001a00:	20001770 	.word	0x20001770
 8001a04:	20001774 	.word	0x20001774
 8001a08:	0800dfc4 	.word	0x0800dfc4
 8001a0c:	0800dfc8 	.word	0x0800dfc8
 8001a10:	2000136a 	.word	0x2000136a
 8001a14:	0800dffc 	.word	0x0800dffc
 8001a18:	0800e004 	.word	0x0800e004
 8001a1c:	0800e00c 	.word	0x0800e00c
 8001a20:	0800e010 	.word	0x0800e010
 8001a24:	0800e014 	.word	0x0800e014
 8001a28:	20000760 	.word	0x20000760
 8001a2c:	0800e01c 	.word	0x0800e01c
 8001a30:	200012e6 	.word	0x200012e6

08001a34 <HAL_UARTEx_RxEventCallback>:



void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef* huart, uint16_t Size)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	807b      	strh	r3, [r7, #2]
  if (huart->Instance == USART1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a0b      	ldr	r2, [pc, #44]	; (8001a74 <HAL_UARTEx_RxEventCallback+0x40>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d10f      	bne.n	8001a6a <HAL_UARTEx_RxEventCallback+0x36>
  {
    uartLogRxSize = Size;
 8001a4a:	4a0b      	ldr	r2, [pc, #44]	; (8001a78 <HAL_UARTEx_RxEventCallback+0x44>)
 8001a4c:	887b      	ldrh	r3, [r7, #2]
 8001a4e:	8013      	strh	r3, [r2, #0]
    flag_uart_rx = 1;
 8001a50:	4b0a      	ldr	r3, [pc, #40]	; (8001a7c <HAL_UARTEx_RxEventCallback+0x48>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	701a      	strb	r2, [r3, #0]
	UART_Handle(uartLogBuffer, &Setpoint);
 8001a56:	490a      	ldr	r1, [pc, #40]	; (8001a80 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001a58:	480a      	ldr	r0, [pc, #40]	; (8001a84 <HAL_UARTEx_RxEventCallback+0x50>)
 8001a5a:	f7ff fe83 	bl	8001764 <UART_Handle>

    HAL_UARTEx_ReceiveToIdle_DMA(huart, (uint8_t*)uartLogBuffer, MAX_MESG);
 8001a5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a62:	4908      	ldr	r1, [pc, #32]	; (8001a84 <HAL_UARTEx_RxEventCallback+0x50>)
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f004 fec1 	bl	80067ec <HAL_UARTEx_ReceiveToIdle_DMA>
  }
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40011000 	.word	0x40011000
 8001a78:	200012e6 	.word	0x200012e6
 8001a7c:	200012e4 	.word	0x200012e4
 8001a80:	20000770 	.word	0x20000770
 8001a84:	20000ae4 	.word	0x20000ae4

08001a88 <PID_LINK1_Init>:
EncoderRead ENC_LINK1;
MotorDrive 	Motor_LINK1;
PID_Param	PID_DC_SPEED_LINK1;
PID_Param	PID_DC_POS_LINK1;
void PID_LINK1_Init()
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
	PID_DC_SPEED_LINK1.kP = 50;
 8001a8c:	4b20      	ldr	r3, [pc, #128]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001a8e:	4a21      	ldr	r2, [pc, #132]	; (8001b14 <PID_LINK1_Init+0x8c>)
 8001a90:	615a      	str	r2, [r3, #20]
	PID_DC_SPEED_LINK1.kI = 300;
 8001a92:	4b1f      	ldr	r3, [pc, #124]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001a94:	4a20      	ldr	r2, [pc, #128]	; (8001b18 <PID_LINK1_Init+0x90>)
 8001a96:	61da      	str	r2, [r3, #28]
	PID_DC_SPEED_LINK1.kD = 0;
 8001a98:	4b1d      	ldr	r3, [pc, #116]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	631a      	str	r2, [r3, #48]	; 0x30
	PID_DC_SPEED_LINK1.alpha = 0;
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	641a      	str	r2, [r3, #64]	; 0x40
	PID_DC_SPEED_LINK1.deltaT = 0.01;
 8001aa8:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001aaa:	4a1c      	ldr	r2, [pc, #112]	; (8001b1c <PID_LINK1_Init+0x94>)
 8001aac:	611a      	str	r2, [r3, #16]
	PID_DC_SPEED_LINK1.uI_AboveLimit = 1000;
 8001aae:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001ab0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ab4:	629a      	str	r2, [r3, #40]	; 0x28
	PID_DC_SPEED_LINK1.uI_BelowLimit = -1000;
 8001ab6:	4b16      	ldr	r3, [pc, #88]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001ab8:	4a19      	ldr	r2, [pc, #100]	; (8001b20 <PID_LINK1_Init+0x98>)
 8001aba:	62da      	str	r2, [r3, #44]	; 0x2c
	PID_DC_SPEED_LINK1.u_AboveLimit  = 1000;
 8001abc:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001abe:	4a19      	ldr	r2, [pc, #100]	; (8001b24 <PID_LINK1_Init+0x9c>)
 8001ac0:	649a      	str	r2, [r3, #72]	; 0x48
	PID_DC_SPEED_LINK1.u_BelowLimit  = -1000;
 8001ac2:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <PID_LINK1_Init+0x88>)
 8001ac4:	4a18      	ldr	r2, [pc, #96]	; (8001b28 <PID_LINK1_Init+0xa0>)
 8001ac6:	64da      	str	r2, [r3, #76]	; 0x4c

	PID_DC_POS_LINK1.kP = 10;
 8001ac8:	4b18      	ldr	r3, [pc, #96]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001aca:	4a19      	ldr	r2, [pc, #100]	; (8001b30 <PID_LINK1_Init+0xa8>)
 8001acc:	615a      	str	r2, [r3, #20]
	PID_DC_POS_LINK1.kI = 0;
 8001ace:	4b17      	ldr	r3, [pc, #92]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	61da      	str	r2, [r3, #28]
	PID_DC_POS_LINK1.kD = 0;
 8001ad6:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	631a      	str	r2, [r3, #48]	; 0x30
	PID_DC_POS_LINK1.alpha = 0;
 8001ade:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	641a      	str	r2, [r3, #64]	; 0x40
	PID_DC_POS_LINK1.deltaT = 0.01;
 8001ae6:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001ae8:	4a0c      	ldr	r2, [pc, #48]	; (8001b1c <PID_LINK1_Init+0x94>)
 8001aea:	611a      	str	r2, [r3, #16]
	PID_DC_POS_LINK1.uI_AboveLimit = 1000;
 8001aec:	4b0f      	ldr	r3, [pc, #60]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001aee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001af2:	629a      	str	r2, [r3, #40]	; 0x28
	PID_DC_POS_LINK1.uI_BelowLimit = -1000;
 8001af4:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001af6:	4a0a      	ldr	r2, [pc, #40]	; (8001b20 <PID_LINK1_Init+0x98>)
 8001af8:	62da      	str	r2, [r3, #44]	; 0x2c
	PID_DC_POS_LINK1.u_AboveLimit  = 1000;
 8001afa:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001afc:	4a09      	ldr	r2, [pc, #36]	; (8001b24 <PID_LINK1_Init+0x9c>)
 8001afe:	649a      	str	r2, [r3, #72]	; 0x48
	PID_DC_POS_LINK1.u_BelowLimit  = -1000;
 8001b00:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <PID_LINK1_Init+0xa4>)
 8001b02:	4a09      	ldr	r2, [pc, #36]	; (8001b28 <PID_LINK1_Init+0xa0>)
 8001b04:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	200013d0 	.word	0x200013d0
 8001b14:	42480000 	.word	0x42480000
 8001b18:	43960000 	.word	0x43960000
 8001b1c:	3c23d70a 	.word	0x3c23d70a
 8001b20:	fffffc18 	.word	0xfffffc18
 8001b24:	447a0000 	.word	0x447a0000
 8001b28:	c47a0000 	.word	0xc47a0000
 8001b2c:	20001420 	.word	0x20001420
 8001b30:	41200000 	.word	0x41200000

08001b34 <PID_LINK1_Speed>:
void PID_LINK1_Speed(){
 8001b34:	b580      	push	{r7, lr}
 8001b36:	ed2d 8b02 	vpush	{d8}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af02      	add	r7, sp, #8
	SpeedReadNonReset(&ENC_LINK1);
 8001b3e:	4814      	ldr	r0, [pc, #80]	; (8001b90 <PID_LINK1_Speed+0x5c>)
 8001b40:	f7ff fa72 	bl	8001028 <SpeedReadNonReset>
	Pid_Cal(&PID_DC_SPEED_LINK1, PID_DC_POS_LINK1.u, ENC_LINK1.vel_Real);
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <PID_LINK1_Speed+0x60>)
 8001b46:	ed93 8a11 	vldr	s16, [r3, #68]	; 0x44
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <PID_LINK1_Speed+0x5c>)
 8001b4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	f7ff f848 	bl	8000be8 <__aeabi_d2f>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	ee00 3a90 	vmov	s1, r3
 8001b5e:	eeb0 0a48 	vmov.f32	s0, s16
 8001b62:	480d      	ldr	r0, [pc, #52]	; (8001b98 <PID_LINK1_Speed+0x64>)
 8001b64:	f7ff fc71 	bl	800144a <Pid_Cal>
	Drive(&Motor_LINK1, &htim8, PID_DC_SPEED_LINK1.u, TIM_CHANNEL_3, TIM_CHANNEL_4);
 8001b68:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <PID_LINK1_Speed+0x64>)
 8001b6a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001b6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b72:	230c      	movs	r3, #12
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2308      	movs	r3, #8
 8001b78:	ee17 2a90 	vmov	r2, s15
 8001b7c:	4907      	ldr	r1, [pc, #28]	; (8001b9c <PID_LINK1_Speed+0x68>)
 8001b7e:	4808      	ldr	r0, [pc, #32]	; (8001ba0 <PID_LINK1_Speed+0x6c>)
 8001b80:	f7ff fb5d 	bl	800123e <Drive>
}
 8001b84:	bf00      	nop
 8001b86:	46bd      	mov	sp, r7
 8001b88:	ecbd 8b02 	vpop	{d8}
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20001370 	.word	0x20001370
 8001b94:	20001420 	.word	0x20001420
 8001b98:	200013d0 	.word	0x200013d0
 8001b9c:	200005b8 	.word	0x200005b8
 8001ba0:	200013b8 	.word	0x200013b8

08001ba4 <PID_LINK1_Pos>:
void PID_LINK1_Pos(){
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	ed2d 8b02 	vpush	{d8}
 8001baa:	af00      	add	r7, sp, #0
	Pid_Cal(&PID_DC_POS_LINK1, Angle.AngleLink1 - 2, CountRead(&ENC_LINK1, count_ModeDegree));
 8001bac:	4b0f      	ldr	r3, [pc, #60]	; (8001bec <PID_LINK1_Pos+0x48>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001bb6:	ee37 8ac7 	vsub.f32	s16, s15, s14
 8001bba:	2102      	movs	r1, #2
 8001bbc:	480c      	ldr	r0, [pc, #48]	; (8001bf0 <PID_LINK1_Pos+0x4c>)
 8001bbe:	f7ff fac1 	bl	8001144 <CountRead>
 8001bc2:	ec53 2b10 	vmov	r2, r3, d0
 8001bc6:	4610      	mov	r0, r2
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f7ff f80d 	bl	8000be8 <__aeabi_d2f>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	ee00 3a90 	vmov	s1, r3
 8001bd4:	eeb0 0a48 	vmov.f32	s0, s16
 8001bd8:	4806      	ldr	r0, [pc, #24]	; (8001bf4 <PID_LINK1_Pos+0x50>)
 8001bda:	f7ff fc36 	bl	800144a <Pid_Cal>
	PID_LINK1_Speed();
 8001bde:	f7ff ffa9 	bl	8001b34 <PID_LINK1_Speed>
}
 8001be2:	bf00      	nop
 8001be4:	46bd      	mov	sp, r7
 8001be6:	ecbd 8b02 	vpop	{d8}
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20000760 	.word	0x20000760
 8001bf0:	20001370 	.word	0x20001370
 8001bf4:	20001420 	.word	0x20001420

08001bf8 <PID_LINK2_Init>:
EncoderRead ENC_LINK2;
MotorDrive 	Motor_LINK2;
PID_Param	PID_DC_SPEED_LINK2;
PID_Param	PID_DC_POS_LINK2;
void PID_LINK2_Init()
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
	PID_DC_SPEED_LINK2.kP = 50;
 8001bfc:	4b20      	ldr	r3, [pc, #128]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001bfe:	4a21      	ldr	r2, [pc, #132]	; (8001c84 <PID_LINK2_Init+0x8c>)
 8001c00:	615a      	str	r2, [r3, #20]
	PID_DC_SPEED_LINK2.kI = 300;
 8001c02:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001c04:	4a20      	ldr	r2, [pc, #128]	; (8001c88 <PID_LINK2_Init+0x90>)
 8001c06:	61da      	str	r2, [r3, #28]
	PID_DC_SPEED_LINK2.kD = 0;
 8001c08:	4b1d      	ldr	r3, [pc, #116]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	631a      	str	r2, [r3, #48]	; 0x30
	PID_DC_SPEED_LINK2.alpha = 0;
 8001c10:	4b1b      	ldr	r3, [pc, #108]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	641a      	str	r2, [r3, #64]	; 0x40
	PID_DC_SPEED_LINK2.deltaT = 0.01;
 8001c18:	4b19      	ldr	r3, [pc, #100]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001c1a:	4a1c      	ldr	r2, [pc, #112]	; (8001c8c <PID_LINK2_Init+0x94>)
 8001c1c:	611a      	str	r2, [r3, #16]
	PID_DC_SPEED_LINK2.uI_AboveLimit = 1000;
 8001c1e:	4b18      	ldr	r3, [pc, #96]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001c20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c24:	629a      	str	r2, [r3, #40]	; 0x28
	PID_DC_SPEED_LINK2.uI_BelowLimit = -1000;
 8001c26:	4b16      	ldr	r3, [pc, #88]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001c28:	4a19      	ldr	r2, [pc, #100]	; (8001c90 <PID_LINK2_Init+0x98>)
 8001c2a:	62da      	str	r2, [r3, #44]	; 0x2c
	PID_DC_SPEED_LINK2.u_AboveLimit  = 1000;
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001c2e:	4a19      	ldr	r2, [pc, #100]	; (8001c94 <PID_LINK2_Init+0x9c>)
 8001c30:	649a      	str	r2, [r3, #72]	; 0x48
	PID_DC_SPEED_LINK2.u_BelowLimit  = -1000;
 8001c32:	4b13      	ldr	r3, [pc, #76]	; (8001c80 <PID_LINK2_Init+0x88>)
 8001c34:	4a18      	ldr	r2, [pc, #96]	; (8001c98 <PID_LINK2_Init+0xa0>)
 8001c36:	64da      	str	r2, [r3, #76]	; 0x4c

	PID_DC_POS_LINK2.kP = 10;
 8001c38:	4b18      	ldr	r3, [pc, #96]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c3a:	4a19      	ldr	r2, [pc, #100]	; (8001ca0 <PID_LINK2_Init+0xa8>)
 8001c3c:	615a      	str	r2, [r3, #20]
	PID_DC_POS_LINK2.kI = 0;
 8001c3e:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	61da      	str	r2, [r3, #28]
	PID_DC_POS_LINK2.kD = 0;
 8001c46:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c48:	f04f 0200 	mov.w	r2, #0
 8001c4c:	631a      	str	r2, [r3, #48]	; 0x30
	PID_DC_POS_LINK2.alpha = 0;
 8001c4e:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	641a      	str	r2, [r3, #64]	; 0x40
	PID_DC_POS_LINK2.deltaT = 0.01;
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c58:	4a0c      	ldr	r2, [pc, #48]	; (8001c8c <PID_LINK2_Init+0x94>)
 8001c5a:	611a      	str	r2, [r3, #16]
	PID_DC_POS_LINK2.uI_AboveLimit = 1000;
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c62:	629a      	str	r2, [r3, #40]	; 0x28
	PID_DC_POS_LINK2.uI_BelowLimit = -1000;
 8001c64:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c66:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <PID_LINK2_Init+0x98>)
 8001c68:	62da      	str	r2, [r3, #44]	; 0x2c
	PID_DC_POS_LINK2.u_AboveLimit  = 1000;
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c6c:	4a09      	ldr	r2, [pc, #36]	; (8001c94 <PID_LINK2_Init+0x9c>)
 8001c6e:	649a      	str	r2, [r3, #72]	; 0x48
	PID_DC_POS_LINK2.u_BelowLimit  = -1000;
 8001c70:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <PID_LINK2_Init+0xa4>)
 8001c72:	4a09      	ldr	r2, [pc, #36]	; (8001c98 <PID_LINK2_Init+0xa0>)
 8001c74:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	200014d0 	.word	0x200014d0
 8001c84:	42480000 	.word	0x42480000
 8001c88:	43960000 	.word	0x43960000
 8001c8c:	3c23d70a 	.word	0x3c23d70a
 8001c90:	fffffc18 	.word	0xfffffc18
 8001c94:	447a0000 	.word	0x447a0000
 8001c98:	c47a0000 	.word	0xc47a0000
 8001c9c:	20001520 	.word	0x20001520
 8001ca0:	41200000 	.word	0x41200000

08001ca4 <PID_LINK2_Speed>:
void PID_LINK2_Speed(){
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	ed2d 8b02 	vpush	{d8}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af02      	add	r7, sp, #8
	SpeedReadNonReset(&ENC_LINK2);
 8001cae:	4814      	ldr	r0, [pc, #80]	; (8001d00 <PID_LINK2_Speed+0x5c>)
 8001cb0:	f7ff f9ba 	bl	8001028 <SpeedReadNonReset>
	Pid_Cal(&PID_DC_SPEED_LINK2, PID_DC_POS_LINK2.u, ENC_LINK2.vel_Real);
 8001cb4:	4b13      	ldr	r3, [pc, #76]	; (8001d04 <PID_LINK2_Speed+0x60>)
 8001cb6:	ed93 8a11 	vldr	s16, [r3, #68]	; 0x44
 8001cba:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <PID_LINK2_Speed+0x5c>)
 8001cbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	f7fe ff90 	bl	8000be8 <__aeabi_d2f>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	ee00 3a90 	vmov	s1, r3
 8001cce:	eeb0 0a48 	vmov.f32	s0, s16
 8001cd2:	480d      	ldr	r0, [pc, #52]	; (8001d08 <PID_LINK2_Speed+0x64>)
 8001cd4:	f7ff fbb9 	bl	800144a <Pid_Cal>
	Drive(&Motor_LINK2, &htim4, PID_DC_SPEED_LINK2.u, TIM_CHANNEL_3, TIM_CHANNEL_4);
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <PID_LINK2_Speed+0x64>)
 8001cda:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001cde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ce2:	230c      	movs	r3, #12
 8001ce4:	9300      	str	r3, [sp, #0]
 8001ce6:	2308      	movs	r3, #8
 8001ce8:	ee17 2a90 	vmov	r2, s15
 8001cec:	4907      	ldr	r1, [pc, #28]	; (8001d0c <PID_LINK2_Speed+0x68>)
 8001cee:	4808      	ldr	r0, [pc, #32]	; (8001d10 <PID_LINK2_Speed+0x6c>)
 8001cf0:	f7ff faa5 	bl	800123e <Drive>
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	ecbd 8b02 	vpop	{d8}
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20001470 	.word	0x20001470
 8001d04:	20001520 	.word	0x20001520
 8001d08:	200014d0 	.word	0x200014d0
 8001d0c:	20000528 	.word	0x20000528
 8001d10:	200014b8 	.word	0x200014b8

08001d14 <PID_LINK2_Pos>:
void PID_LINK2_Pos(){
 8001d14:	b580      	push	{r7, lr}
 8001d16:	ed2d 8b02 	vpush	{d8}
 8001d1a:	af00      	add	r7, sp, #0
	Pid_Cal(&PID_DC_POS_LINK2, Angle.AngleLink2 - 187, CountRead(&ENC_LINK2, count_ModeDegree));
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <PID_LINK2_Pos+0x48>)
 8001d1e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d22:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001d60 <PID_LINK2_Pos+0x4c>
 8001d26:	ee37 8ac7 	vsub.f32	s16, s15, s14
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	480d      	ldr	r0, [pc, #52]	; (8001d64 <PID_LINK2_Pos+0x50>)
 8001d2e:	f7ff fa09 	bl	8001144 <CountRead>
 8001d32:	ec53 2b10 	vmov	r2, r3, d0
 8001d36:	4610      	mov	r0, r2
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f7fe ff55 	bl	8000be8 <__aeabi_d2f>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	ee00 3a90 	vmov	s1, r3
 8001d44:	eeb0 0a48 	vmov.f32	s0, s16
 8001d48:	4807      	ldr	r0, [pc, #28]	; (8001d68 <PID_LINK2_Pos+0x54>)
 8001d4a:	f7ff fb7e 	bl	800144a <Pid_Cal>
	PID_LINK2_Speed();
 8001d4e:	f7ff ffa9 	bl	8001ca4 <PID_LINK2_Speed>
}
 8001d52:	bf00      	nop
 8001d54:	46bd      	mov	sp, r7
 8001d56:	ecbd 8b02 	vpop	{d8}
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000760 	.word	0x20000760
 8001d60:	433b0000 	.word	0x433b0000
 8001d64:	20001470 	.word	0x20001470
 8001d68:	20001520 	.word	0x20001520

08001d6c <PID_LINK3_Init>:
EncoderRead ENC_LINK3;
MotorDrive 	Motor_LINK3;
PID_Param	PID_DC_SPEED_LINK3;
PID_Param	PID_DC_POS_LINK3;
void PID_LINK3_Init()
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
	PID_DC_SPEED_LINK3.kP = 50;
 8001d70:	4b20      	ldr	r3, [pc, #128]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001d72:	4a21      	ldr	r2, [pc, #132]	; (8001df8 <PID_LINK3_Init+0x8c>)
 8001d74:	615a      	str	r2, [r3, #20]
	PID_DC_SPEED_LINK3.kI = 300;
 8001d76:	4b1f      	ldr	r3, [pc, #124]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001d78:	4a20      	ldr	r2, [pc, #128]	; (8001dfc <PID_LINK3_Init+0x90>)
 8001d7a:	61da      	str	r2, [r3, #28]
	PID_DC_SPEED_LINK3.kD = 0;
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001d7e:	f04f 0200 	mov.w	r2, #0
 8001d82:	631a      	str	r2, [r3, #48]	; 0x30
	PID_DC_SPEED_LINK3.alpha = 0;
 8001d84:	4b1b      	ldr	r3, [pc, #108]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	641a      	str	r2, [r3, #64]	; 0x40
	PID_DC_SPEED_LINK3.deltaT = 0.01;
 8001d8c:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001d8e:	4a1c      	ldr	r2, [pc, #112]	; (8001e00 <PID_LINK3_Init+0x94>)
 8001d90:	611a      	str	r2, [r3, #16]
	PID_DC_SPEED_LINK3.uI_AboveLimit = 1000;
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001d94:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d98:	629a      	str	r2, [r3, #40]	; 0x28
	PID_DC_SPEED_LINK3.uI_BelowLimit = -1000;
 8001d9a:	4b16      	ldr	r3, [pc, #88]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001d9c:	4a19      	ldr	r2, [pc, #100]	; (8001e04 <PID_LINK3_Init+0x98>)
 8001d9e:	62da      	str	r2, [r3, #44]	; 0x2c
	PID_DC_SPEED_LINK3.u_AboveLimit  = 1000;
 8001da0:	4b14      	ldr	r3, [pc, #80]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001da2:	4a19      	ldr	r2, [pc, #100]	; (8001e08 <PID_LINK3_Init+0x9c>)
 8001da4:	649a      	str	r2, [r3, #72]	; 0x48
	PID_DC_SPEED_LINK3.u_BelowLimit  = -1000;
 8001da6:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <PID_LINK3_Init+0x88>)
 8001da8:	4a18      	ldr	r2, [pc, #96]	; (8001e0c <PID_LINK3_Init+0xa0>)
 8001daa:	64da      	str	r2, [r3, #76]	; 0x4c

	PID_DC_POS_LINK3.kP = 10;
 8001dac:	4b18      	ldr	r3, [pc, #96]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001dae:	4a19      	ldr	r2, [pc, #100]	; (8001e14 <PID_LINK3_Init+0xa8>)
 8001db0:	615a      	str	r2, [r3, #20]
	PID_DC_POS_LINK3.kI = 0;
 8001db2:	4b17      	ldr	r3, [pc, #92]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	61da      	str	r2, [r3, #28]
	PID_DC_POS_LINK3.kD = 0;
 8001dba:	4b15      	ldr	r3, [pc, #84]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001dbc:	f04f 0200 	mov.w	r2, #0
 8001dc0:	631a      	str	r2, [r3, #48]	; 0x30
	PID_DC_POS_LINK3.alpha = 0;
 8001dc2:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	641a      	str	r2, [r3, #64]	; 0x40
	PID_DC_POS_LINK3.deltaT = 0.01;
 8001dca:	4b11      	ldr	r3, [pc, #68]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001dcc:	4a0c      	ldr	r2, [pc, #48]	; (8001e00 <PID_LINK3_Init+0x94>)
 8001dce:	611a      	str	r2, [r3, #16]
	PID_DC_POS_LINK3.uI_AboveLimit = 1000;
 8001dd0:	4b0f      	ldr	r3, [pc, #60]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001dd2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28
	PID_DC_POS_LINK3.uI_BelowLimit = -1000;
 8001dd8:	4b0d      	ldr	r3, [pc, #52]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001dda:	4a0a      	ldr	r2, [pc, #40]	; (8001e04 <PID_LINK3_Init+0x98>)
 8001ddc:	62da      	str	r2, [r3, #44]	; 0x2c
	PID_DC_POS_LINK3.u_AboveLimit  = 1000;
 8001dde:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001de0:	4a09      	ldr	r2, [pc, #36]	; (8001e08 <PID_LINK3_Init+0x9c>)
 8001de2:	649a      	str	r2, [r3, #72]	; 0x48
	PID_DC_POS_LINK3.u_BelowLimit  = -1000;
 8001de4:	4b0a      	ldr	r3, [pc, #40]	; (8001e10 <PID_LINK3_Init+0xa4>)
 8001de6:	4a09      	ldr	r2, [pc, #36]	; (8001e0c <PID_LINK3_Init+0xa0>)
 8001de8:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001dea:	bf00      	nop
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	200015d0 	.word	0x200015d0
 8001df8:	42480000 	.word	0x42480000
 8001dfc:	43960000 	.word	0x43960000
 8001e00:	3c23d70a 	.word	0x3c23d70a
 8001e04:	fffffc18 	.word	0xfffffc18
 8001e08:	447a0000 	.word	0x447a0000
 8001e0c:	c47a0000 	.word	0xc47a0000
 8001e10:	20001620 	.word	0x20001620
 8001e14:	41200000 	.word	0x41200000

08001e18 <PID_LINK3_Speed>:
void PID_LINK3_Speed(){
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	ed2d 8b02 	vpush	{d8}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af02      	add	r7, sp, #8
	SpeedReadNonReset(&ENC_LINK3);
 8001e22:	4814      	ldr	r0, [pc, #80]	; (8001e74 <PID_LINK3_Speed+0x5c>)
 8001e24:	f7ff f900 	bl	8001028 <SpeedReadNonReset>
	Pid_Cal(&PID_DC_SPEED_LINK3, PID_DC_POS_LINK3.u, ENC_LINK3.vel_Real);
 8001e28:	4b13      	ldr	r3, [pc, #76]	; (8001e78 <PID_LINK3_Speed+0x60>)
 8001e2a:	ed93 8a11 	vldr	s16, [r3, #68]	; 0x44
 8001e2e:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <PID_LINK3_Speed+0x5c>)
 8001e30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	f7fe fed6 	bl	8000be8 <__aeabi_d2f>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	ee00 3a90 	vmov	s1, r3
 8001e42:	eeb0 0a48 	vmov.f32	s0, s16
 8001e46:	480d      	ldr	r0, [pc, #52]	; (8001e7c <PID_LINK3_Speed+0x64>)
 8001e48:	f7ff faff 	bl	800144a <Pid_Cal>
	Drive(&Motor_LINK3, &htim4, PID_DC_SPEED_LINK3.u, TIM_CHANNEL_1, TIM_CHANNEL_2);
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <PID_LINK3_Speed+0x64>)
 8001e4e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001e52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e56:	2304      	movs	r3, #4
 8001e58:	9300      	str	r3, [sp, #0]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	ee17 2a90 	vmov	r2, s15
 8001e60:	4907      	ldr	r1, [pc, #28]	; (8001e80 <PID_LINK3_Speed+0x68>)
 8001e62:	4808      	ldr	r0, [pc, #32]	; (8001e84 <PID_LINK3_Speed+0x6c>)
 8001e64:	f7ff f9eb 	bl	800123e <Drive>
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	ecbd 8b02 	vpop	{d8}
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	20001570 	.word	0x20001570
 8001e78:	20001620 	.word	0x20001620
 8001e7c:	200015d0 	.word	0x200015d0
 8001e80:	20000528 	.word	0x20000528
 8001e84:	200015b8 	.word	0x200015b8

08001e88 <PID_LINK3_Pos>:
void PID_LINK3_Pos(){
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	ed2d 8b02 	vpush	{d8}
 8001e8e:	af00      	add	r7, sp, #0
	Pid_Cal(&PID_DC_POS_LINK3, Angle.AngleLink3 + 135, CountRead(&ENC_LINK3, count_ModeDegree));
 8001e90:	4b0f      	ldr	r3, [pc, #60]	; (8001ed0 <PID_LINK3_Pos+0x48>)
 8001e92:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e96:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001ed4 <PID_LINK3_Pos+0x4c>
 8001e9a:	ee37 8a87 	vadd.f32	s16, s15, s14
 8001e9e:	2102      	movs	r1, #2
 8001ea0:	480d      	ldr	r0, [pc, #52]	; (8001ed8 <PID_LINK3_Pos+0x50>)
 8001ea2:	f7ff f94f 	bl	8001144 <CountRead>
 8001ea6:	ec53 2b10 	vmov	r2, r3, d0
 8001eaa:	4610      	mov	r0, r2
 8001eac:	4619      	mov	r1, r3
 8001eae:	f7fe fe9b 	bl	8000be8 <__aeabi_d2f>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	ee00 3a90 	vmov	s1, r3
 8001eb8:	eeb0 0a48 	vmov.f32	s0, s16
 8001ebc:	4807      	ldr	r0, [pc, #28]	; (8001edc <PID_LINK3_Pos+0x54>)
 8001ebe:	f7ff fac4 	bl	800144a <Pid_Cal>
	PID_LINK3_Speed();
 8001ec2:	f7ff ffa9 	bl	8001e18 <PID_LINK3_Speed>
}
 8001ec6:	bf00      	nop
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	ecbd 8b02 	vpop	{d8}
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20000760 	.word	0x20000760
 8001ed4:	43070000 	.word	0x43070000
 8001ed8:	20001570 	.word	0x20001570
 8001edc:	20001620 	.word	0x20001620

08001ee0 <PID_LINK4_Init>:
EncoderRead ENC_LINK4;
MotorDrive 	Motor_LINK4;
PID_Param	PID_DC_SPEED_LINK4;
PID_Param	PID_DC_POS_LINK4;
void PID_LINK4_Init()
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
	PID_DC_SPEED_LINK4.kP = 50;
 8001ee4:	4b20      	ldr	r3, [pc, #128]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001ee6:	4a21      	ldr	r2, [pc, #132]	; (8001f6c <PID_LINK4_Init+0x8c>)
 8001ee8:	615a      	str	r2, [r3, #20]
	PID_DC_SPEED_LINK4.kI = 300;
 8001eea:	4b1f      	ldr	r3, [pc, #124]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001eec:	4a20      	ldr	r2, [pc, #128]	; (8001f70 <PID_LINK4_Init+0x90>)
 8001eee:	61da      	str	r2, [r3, #28]
	PID_DC_SPEED_LINK4.kD = 0;
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
	PID_DC_SPEED_LINK4.alpha = 0;
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001efa:	f04f 0200 	mov.w	r2, #0
 8001efe:	641a      	str	r2, [r3, #64]	; 0x40
	PID_DC_SPEED_LINK4.deltaT = 0.01;
 8001f00:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001f02:	4a1c      	ldr	r2, [pc, #112]	; (8001f74 <PID_LINK4_Init+0x94>)
 8001f04:	611a      	str	r2, [r3, #16]
	PID_DC_SPEED_LINK4.uI_AboveLimit = 1000;
 8001f06:	4b18      	ldr	r3, [pc, #96]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001f08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f0c:	629a      	str	r2, [r3, #40]	; 0x28
	PID_DC_SPEED_LINK4.uI_BelowLimit = -1000;
 8001f0e:	4b16      	ldr	r3, [pc, #88]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001f10:	4a19      	ldr	r2, [pc, #100]	; (8001f78 <PID_LINK4_Init+0x98>)
 8001f12:	62da      	str	r2, [r3, #44]	; 0x2c
	PID_DC_SPEED_LINK4.u_AboveLimit  = 1000;
 8001f14:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001f16:	4a19      	ldr	r2, [pc, #100]	; (8001f7c <PID_LINK4_Init+0x9c>)
 8001f18:	649a      	str	r2, [r3, #72]	; 0x48
	PID_DC_SPEED_LINK4.u_BelowLimit  = -1000;
 8001f1a:	4b13      	ldr	r3, [pc, #76]	; (8001f68 <PID_LINK4_Init+0x88>)
 8001f1c:	4a18      	ldr	r2, [pc, #96]	; (8001f80 <PID_LINK4_Init+0xa0>)
 8001f1e:	64da      	str	r2, [r3, #76]	; 0x4c

	PID_DC_POS_LINK4.kP = 10;
 8001f20:	4b18      	ldr	r3, [pc, #96]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f22:	4a19      	ldr	r2, [pc, #100]	; (8001f88 <PID_LINK4_Init+0xa8>)
 8001f24:	615a      	str	r2, [r3, #20]
	PID_DC_POS_LINK4.kI = 0;
 8001f26:	4b17      	ldr	r3, [pc, #92]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	61da      	str	r2, [r3, #28]
	PID_DC_POS_LINK4.kD = 0;
 8001f2e:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	631a      	str	r2, [r3, #48]	; 0x30
	PID_DC_POS_LINK4.alpha = 0;
 8001f36:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f38:	f04f 0200 	mov.w	r2, #0
 8001f3c:	641a      	str	r2, [r3, #64]	; 0x40
	PID_DC_POS_LINK4.deltaT = 0.01;
 8001f3e:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f40:	4a0c      	ldr	r2, [pc, #48]	; (8001f74 <PID_LINK4_Init+0x94>)
 8001f42:	611a      	str	r2, [r3, #16]
	PID_DC_POS_LINK4.uI_AboveLimit = 1000;
 8001f44:	4b0f      	ldr	r3, [pc, #60]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f4a:	629a      	str	r2, [r3, #40]	; 0x28
	PID_DC_POS_LINK4.uI_BelowLimit = -1000;
 8001f4c:	4b0d      	ldr	r3, [pc, #52]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f4e:	4a0a      	ldr	r2, [pc, #40]	; (8001f78 <PID_LINK4_Init+0x98>)
 8001f50:	62da      	str	r2, [r3, #44]	; 0x2c
	PID_DC_POS_LINK4.u_AboveLimit  = 1000;
 8001f52:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f54:	4a09      	ldr	r2, [pc, #36]	; (8001f7c <PID_LINK4_Init+0x9c>)
 8001f56:	649a      	str	r2, [r3, #72]	; 0x48
	PID_DC_POS_LINK4.u_BelowLimit  = -1000;
 8001f58:	4b0a      	ldr	r3, [pc, #40]	; (8001f84 <PID_LINK4_Init+0xa4>)
 8001f5a:	4a09      	ldr	r2, [pc, #36]	; (8001f80 <PID_LINK4_Init+0xa0>)
 8001f5c:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001f5e:	bf00      	nop
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	200016d0 	.word	0x200016d0
 8001f6c:	42480000 	.word	0x42480000
 8001f70:	43960000 	.word	0x43960000
 8001f74:	3c23d70a 	.word	0x3c23d70a
 8001f78:	fffffc18 	.word	0xfffffc18
 8001f7c:	447a0000 	.word	0x447a0000
 8001f80:	c47a0000 	.word	0xc47a0000
 8001f84:	20001720 	.word	0x20001720
 8001f88:	41200000 	.word	0x41200000

08001f8c <PID_LINK4_Speed>:
void PID_LINK4_Speed(){
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	ed2d 8b02 	vpush	{d8}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af02      	add	r7, sp, #8
	SpeedReadNonReset(&ENC_LINK4);
 8001f96:	4814      	ldr	r0, [pc, #80]	; (8001fe8 <PID_LINK4_Speed+0x5c>)
 8001f98:	f7ff f846 	bl	8001028 <SpeedReadNonReset>
	Pid_Cal(&PID_DC_SPEED_LINK4, PID_DC_POS_LINK4.u, ENC_LINK4.vel_Real);
 8001f9c:	4b13      	ldr	r3, [pc, #76]	; (8001fec <PID_LINK4_Speed+0x60>)
 8001f9e:	ed93 8a11 	vldr	s16, [r3, #68]	; 0x44
 8001fa2:	4b11      	ldr	r3, [pc, #68]	; (8001fe8 <PID_LINK4_Speed+0x5c>)
 8001fa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001fa8:	4610      	mov	r0, r2
 8001faa:	4619      	mov	r1, r3
 8001fac:	f7fe fe1c 	bl	8000be8 <__aeabi_d2f>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	ee00 3a90 	vmov	s1, r3
 8001fb6:	eeb0 0a48 	vmov.f32	s0, s16
 8001fba:	480d      	ldr	r0, [pc, #52]	; (8001ff0 <PID_LINK4_Speed+0x64>)
 8001fbc:	f7ff fa45 	bl	800144a <Pid_Cal>
	Drive(&Motor_LINK4, &htim9, PID_DC_SPEED_LINK4.u, TIM_CHANNEL_1, TIM_CHANNEL_2);
 8001fc0:	4b0b      	ldr	r3, [pc, #44]	; (8001ff0 <PID_LINK4_Speed+0x64>)
 8001fc2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001fc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fca:	2304      	movs	r3, #4
 8001fcc:	9300      	str	r3, [sp, #0]
 8001fce:	2300      	movs	r3, #0
 8001fd0:	ee17 2a90 	vmov	r2, s15
 8001fd4:	4907      	ldr	r1, [pc, #28]	; (8001ff4 <PID_LINK4_Speed+0x68>)
 8001fd6:	4808      	ldr	r0, [pc, #32]	; (8001ff8 <PID_LINK4_Speed+0x6c>)
 8001fd8:	f7ff f931 	bl	800123e <Drive>
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	ecbd 8b02 	vpop	{d8}
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20001670 	.word	0x20001670
 8001fec:	20001720 	.word	0x20001720
 8001ff0:	200016d0 	.word	0x200016d0
 8001ff4:	20000600 	.word	0x20000600
 8001ff8:	200016b8 	.word	0x200016b8

08001ffc <PID_LINK4_Pos>:
void PID_LINK4_Pos(){
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	ed2d 8b02 	vpush	{d8}
 8002002:	af00      	add	r7, sp, #0
	Pid_Cal(&PID_DC_POS_LINK4, Angle.AngleLink4 - 90, CountRead(&ENC_LINK4, count_ModeDegree));
 8002004:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <PID_LINK4_Pos+0x48>)
 8002006:	edd3 7a03 	vldr	s15, [r3, #12]
 800200a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002048 <PID_LINK4_Pos+0x4c>
 800200e:	ee37 8ac7 	vsub.f32	s16, s15, s14
 8002012:	2102      	movs	r1, #2
 8002014:	480d      	ldr	r0, [pc, #52]	; (800204c <PID_LINK4_Pos+0x50>)
 8002016:	f7ff f895 	bl	8001144 <CountRead>
 800201a:	ec53 2b10 	vmov	r2, r3, d0
 800201e:	4610      	mov	r0, r2
 8002020:	4619      	mov	r1, r3
 8002022:	f7fe fde1 	bl	8000be8 <__aeabi_d2f>
 8002026:	4603      	mov	r3, r0
 8002028:	ee00 3a90 	vmov	s1, r3
 800202c:	eeb0 0a48 	vmov.f32	s0, s16
 8002030:	4807      	ldr	r0, [pc, #28]	; (8002050 <PID_LINK4_Pos+0x54>)
 8002032:	f7ff fa0a 	bl	800144a <Pid_Cal>
	PID_LINK4_Speed();
 8002036:	f7ff ffa9 	bl	8001f8c <PID_LINK4_Speed>
}
 800203a:	bf00      	nop
 800203c:	46bd      	mov	sp, r7
 800203e:	ecbd 8b02 	vpop	{d8}
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000760 	.word	0x20000760
 8002048:	42b40000 	.word	0x42b40000
 800204c:	20001670 	.word	0x20001670
 8002050:	20001720 	.word	0x20001720
 8002054:	00000000 	.word	0x00000000

08002058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002058:	b5b0      	push	{r4, r5, r7, lr}
 800205a:	b09c      	sub	sp, #112	; 0x70
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800205e:	f001 fdb9 	bl	8003bd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002062:	f000 f8ed 	bl	8002240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002066:	f000 fc85 	bl	8002974 <MX_GPIO_Init>
  MX_DMA_Init();
 800206a:	f000 fc63 	bl	8002934 <MX_DMA_Init>
  MX_TIM1_Init();
 800206e:	f000 f94f 	bl	8002310 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002072:	f000 fa4d 	bl	8002510 <MX_TIM4_Init>
  MX_TIM2_Init();
 8002076:	f000 f9a3 	bl	80023c0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800207a:	f000 f9f5 	bl	8002468 <MX_TIM3_Init>
  MX_TIM5_Init();
 800207e:	f000 fac1 	bl	8002604 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002082:	f000 fb13 	bl	80026ac <MX_TIM8_Init>
  MX_TIM9_Init();
 8002086:	f000 fba1 	bl	80027cc <MX_TIM9_Init>
  MX_USART1_UART_Init();
 800208a:	f000 fc29 	bl	80028e0 <MX_USART1_UART_Init>
  MX_TIM12_Init();
 800208e:	f000 fbed 	bl	800286c <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002092:	2100      	movs	r1, #0
 8002094:	4856      	ldr	r0, [pc, #344]	; (80021f0 <main+0x198>)
 8002096:	f003 fa87 	bl	80055a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800209a:	2104      	movs	r1, #4
 800209c:	4854      	ldr	r0, [pc, #336]	; (80021f0 <main+0x198>)
 800209e:	f003 fa83 	bl	80055a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80020a2:	2108      	movs	r1, #8
 80020a4:	4852      	ldr	r0, [pc, #328]	; (80021f0 <main+0x198>)
 80020a6:	f003 fa7f 	bl	80055a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80020aa:	210c      	movs	r1, #12
 80020ac:	4850      	ldr	r0, [pc, #320]	; (80021f0 <main+0x198>)
 80020ae:	f003 fa7b 	bl	80055a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80020b2:	2100      	movs	r1, #0
 80020b4:	484f      	ldr	r0, [pc, #316]	; (80021f4 <main+0x19c>)
 80020b6:	f003 fa77 	bl	80055a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80020ba:	2104      	movs	r1, #4
 80020bc:	484d      	ldr	r0, [pc, #308]	; (80021f4 <main+0x19c>)
 80020be:	f003 fa73 	bl	80055a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80020c2:	2108      	movs	r1, #8
 80020c4:	484c      	ldr	r0, [pc, #304]	; (80021f8 <main+0x1a0>)
 80020c6:	f003 fa6f 	bl	80055a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80020ca:	210c      	movs	r1, #12
 80020cc:	484a      	ldr	r0, [pc, #296]	; (80021f8 <main+0x1a0>)
 80020ce:	f003 fa6b 	bl	80055a8 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim12);
 80020d2:	484a      	ldr	r0, [pc, #296]	; (80021fc <main+0x1a4>)
 80020d4:	f003 f9a8 	bl	8005428 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80020d8:	213c      	movs	r1, #60	; 0x3c
 80020da:	4849      	ldr	r0, [pc, #292]	; (8002200 <main+0x1a8>)
 80020dc:	f003 fbd2 	bl	8005884 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80020e0:	213c      	movs	r1, #60	; 0x3c
 80020e2:	4848      	ldr	r0, [pc, #288]	; (8002204 <main+0x1ac>)
 80020e4:	f003 fbce 	bl	8005884 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80020e8:	213c      	movs	r1, #60	; 0x3c
 80020ea:	4847      	ldr	r0, [pc, #284]	; (8002208 <main+0x1b0>)
 80020ec:	f003 fbca 	bl	8005884 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80020f0:	213c      	movs	r1, #60	; 0x3c
 80020f2:	4846      	ldr	r0, [pc, #280]	; (800220c <main+0x1b4>)
 80020f4:	f003 fbc6 	bl	8005884 <HAL_TIM_Encoder_Start>

  EncoderSetting(&ENC_LINK1, &htim1, 6950, 0.01);
 80020f8:	ed9f 0b3b 	vldr	d0, [pc, #236]	; 80021e8 <main+0x190>
 80020fc:	f641 3226 	movw	r2, #6950	; 0x1b26
 8002100:	493f      	ldr	r1, [pc, #252]	; (8002200 <main+0x1a8>)
 8002102:	4843      	ldr	r0, [pc, #268]	; (8002210 <main+0x1b8>)
 8002104:	f7fe ff74 	bl	8000ff0 <EncoderSetting>
  EncoderSetting(&ENC_LINK2, &htim2, 3350, 0.01);
 8002108:	ed9f 0b37 	vldr	d0, [pc, #220]	; 80021e8 <main+0x190>
 800210c:	f640 5216 	movw	r2, #3350	; 0xd16
 8002110:	493c      	ldr	r1, [pc, #240]	; (8002204 <main+0x1ac>)
 8002112:	4840      	ldr	r0, [pc, #256]	; (8002214 <main+0x1bc>)
 8002114:	f7fe ff6c 	bl	8000ff0 <EncoderSetting>
  EncoderSetting(&ENC_LINK3, &htim3, 7200, 0.01);
 8002118:	ed9f 0b33 	vldr	d0, [pc, #204]	; 80021e8 <main+0x190>
 800211c:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8002120:	4939      	ldr	r1, [pc, #228]	; (8002208 <main+0x1b0>)
 8002122:	483d      	ldr	r0, [pc, #244]	; (8002218 <main+0x1c0>)
 8002124:	f7fe ff64 	bl	8000ff0 <EncoderSetting>
  EncoderSetting(&ENC_LINK4, &htim5, 3220, 0.01);
 8002128:	ed9f 0b2f 	vldr	d0, [pc, #188]	; 80021e8 <main+0x190>
 800212c:	f640 4294 	movw	r2, #3220	; 0xc94
 8002130:	4936      	ldr	r1, [pc, #216]	; (800220c <main+0x1b4>)
 8002132:	483a      	ldr	r0, [pc, #232]	; (800221c <main+0x1c4>)
 8002134:	f7fe ff5c 	bl	8000ff0 <EncoderSetting>

  PID_LINK1_Init();
 8002138:	f7ff fca6 	bl	8001a88 <PID_LINK1_Init>
  PID_LINK2_Init();
 800213c:	f7ff fd5c 	bl	8001bf8 <PID_LINK2_Init>
  PID_LINK3_Init();
 8002140:	f7ff fe14 	bl	8001d6c <PID_LINK3_Init>
  PID_LINK4_Init();
 8002144:	f7ff fecc 	bl	8001ee0 <PID_LINK4_Init>

  UartIdle_Init();
 8002148:	f7ff faf4 	bl	8001734 <UartIdle_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of TaskLogic */
  osThreadDef(TaskLogic, StartTaskLogic, osPriorityNormal, 0, 128);
 800214c:	4b34      	ldr	r3, [pc, #208]	; (8002220 <main+0x1c8>)
 800214e:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8002152:	461d      	mov	r5, r3
 8002154:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002156:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002158:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800215c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskLogicHandle = osThreadCreate(osThread(TaskLogic), NULL);
 8002160:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002164:	2100      	movs	r1, #0
 8002166:	4618      	mov	r0, r3
 8002168:	f005 fc49 	bl	80079fe <osThreadCreate>
 800216c:	4603      	mov	r3, r0
 800216e:	4a2d      	ldr	r2, [pc, #180]	; (8002224 <main+0x1cc>)
 8002170:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskSetHome */
  osThreadDef(TaskSetHome, StartTaskSetHome, osPriorityNormal, 0, 128);
 8002172:	4b2d      	ldr	r3, [pc, #180]	; (8002228 <main+0x1d0>)
 8002174:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8002178:	461d      	mov	r5, r3
 800217a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800217c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800217e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002182:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskSetHomeHandle = osThreadCreate(osThread(TaskSetHome), NULL);
 8002186:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800218a:	2100      	movs	r1, #0
 800218c:	4618      	mov	r0, r3
 800218e:	f005 fc36 	bl	80079fe <osThreadCreate>
 8002192:	4603      	mov	r3, r0
 8002194:	4a25      	ldr	r2, [pc, #148]	; (800222c <main+0x1d4>)
 8002196:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskCalPID */
  osThreadDef(TaskCalPID, StartTaskPID, osPriorityNormal, 0, 128);
 8002198:	4b25      	ldr	r3, [pc, #148]	; (8002230 <main+0x1d8>)
 800219a:	f107 041c 	add.w	r4, r7, #28
 800219e:	461d      	mov	r5, r3
 80021a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskCalPIDHandle = osThreadCreate(osThread(TaskCalPID), NULL);
 80021ac:	f107 031c 	add.w	r3, r7, #28
 80021b0:	2100      	movs	r1, #0
 80021b2:	4618      	mov	r0, r3
 80021b4:	f005 fc23 	bl	80079fe <osThreadCreate>
 80021b8:	4603      	mov	r3, r0
 80021ba:	4a1e      	ldr	r2, [pc, #120]	; (8002234 <main+0x1dc>)
 80021bc:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskTrajectory */
  osThreadDef(TaskTrajectory, StartTaskTrajectory, osPriorityBelowNormal, 0, 128);
 80021be:	4b1e      	ldr	r3, [pc, #120]	; (8002238 <main+0x1e0>)
 80021c0:	463c      	mov	r4, r7
 80021c2:	461d      	mov	r5, r3
 80021c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskTrajectoryHandle = osThreadCreate(osThread(TaskTrajectory), NULL);
 80021d0:	463b      	mov	r3, r7
 80021d2:	2100      	movs	r1, #0
 80021d4:	4618      	mov	r0, r3
 80021d6:	f005 fc12 	bl	80079fe <osThreadCreate>
 80021da:	4603      	mov	r3, r0
 80021dc:	4a17      	ldr	r2, [pc, #92]	; (800223c <main+0x1e4>)
 80021de:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80021e0:	f005 fc06 	bl	80079f0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021e4:	e7fe      	b.n	80021e4 <main+0x18c>
 80021e6:	bf00      	nop
 80021e8:	47ae147b 	.word	0x47ae147b
 80021ec:	3f847ae1 	.word	0x3f847ae1
 80021f0:	20000528 	.word	0x20000528
 80021f4:	20000600 	.word	0x20000600
 80021f8:	200005b8 	.word	0x200005b8
 80021fc:	20000648 	.word	0x20000648
 8002200:	20000450 	.word	0x20000450
 8002204:	20000498 	.word	0x20000498
 8002208:	200004e0 	.word	0x200004e0
 800220c:	20000570 	.word	0x20000570
 8002210:	20001370 	.word	0x20001370
 8002214:	20001470 	.word	0x20001470
 8002218:	20001570 	.word	0x20001570
 800221c:	20001670 	.word	0x20001670
 8002220:	0800e038 	.word	0x0800e038
 8002224:	20000738 	.word	0x20000738
 8002228:	0800e060 	.word	0x0800e060
 800222c:	2000073c 	.word	0x2000073c
 8002230:	0800e088 	.word	0x0800e088
 8002234:	20000740 	.word	0x20000740
 8002238:	0800e0b4 	.word	0x0800e0b4
 800223c:	20000744 	.word	0x20000744

08002240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b094      	sub	sp, #80	; 0x50
 8002244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002246:	f107 0320 	add.w	r3, r7, #32
 800224a:	2230      	movs	r2, #48	; 0x30
 800224c:	2100      	movs	r1, #0
 800224e:	4618      	mov	r0, r3
 8002250:	f008 fcc5 	bl	800abde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002254:	f107 030c 	add.w	r3, r7, #12
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002264:	2300      	movs	r3, #0
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	4b27      	ldr	r3, [pc, #156]	; (8002308 <SystemClock_Config+0xc8>)
 800226a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226c:	4a26      	ldr	r2, [pc, #152]	; (8002308 <SystemClock_Config+0xc8>)
 800226e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002272:	6413      	str	r3, [r2, #64]	; 0x40
 8002274:	4b24      	ldr	r3, [pc, #144]	; (8002308 <SystemClock_Config+0xc8>)
 8002276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800227c:	60bb      	str	r3, [r7, #8]
 800227e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002280:	2300      	movs	r3, #0
 8002282:	607b      	str	r3, [r7, #4]
 8002284:	4b21      	ldr	r3, [pc, #132]	; (800230c <SystemClock_Config+0xcc>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a20      	ldr	r2, [pc, #128]	; (800230c <SystemClock_Config+0xcc>)
 800228a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800228e:	6013      	str	r3, [r2, #0]
 8002290:	4b1e      	ldr	r3, [pc, #120]	; (800230c <SystemClock_Config+0xcc>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002298:	607b      	str	r3, [r7, #4]
 800229a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800229c:	2302      	movs	r3, #2
 800229e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022a0:	2301      	movs	r3, #1
 80022a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022a4:	2310      	movs	r3, #16
 80022a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022a8:	2302      	movs	r3, #2
 80022aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022ac:	2300      	movs	r3, #0
 80022ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022b0:	2308      	movs	r3, #8
 80022b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80022b4:	2348      	movs	r3, #72	; 0x48
 80022b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022b8:	2302      	movs	r3, #2
 80022ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022bc:	2304      	movs	r3, #4
 80022be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022c0:	f107 0320 	add.w	r3, r7, #32
 80022c4:	4618      	mov	r0, r3
 80022c6:	f002 fb95 	bl	80049f4 <HAL_RCC_OscConfig>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80022d0:	f000 ffd6 	bl	8003280 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022d4:	230f      	movs	r3, #15
 80022d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022d8:	2302      	movs	r3, #2
 80022da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022dc:	2300      	movs	r3, #0
 80022de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022e6:	2300      	movs	r3, #0
 80022e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022ea:	f107 030c 	add.w	r3, r7, #12
 80022ee:	2102      	movs	r1, #2
 80022f0:	4618      	mov	r0, r3
 80022f2:	f002 fdf7 	bl	8004ee4 <HAL_RCC_ClockConfig>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80022fc:	f000 ffc0 	bl	8003280 <Error_Handler>
  }
}
 8002300:	bf00      	nop
 8002302:	3750      	adds	r7, #80	; 0x50
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40023800 	.word	0x40023800
 800230c:	40007000 	.word	0x40007000

08002310 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b08c      	sub	sp, #48	; 0x30
 8002314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002316:	f107 030c 	add.w	r3, r7, #12
 800231a:	2224      	movs	r2, #36	; 0x24
 800231c:	2100      	movs	r1, #0
 800231e:	4618      	mov	r0, r3
 8002320:	f008 fc5d 	bl	800abde <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002324:	1d3b      	adds	r3, r7, #4
 8002326:	2200      	movs	r2, #0
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800232c:	4b22      	ldr	r3, [pc, #136]	; (80023b8 <MX_TIM1_Init+0xa8>)
 800232e:	4a23      	ldr	r2, [pc, #140]	; (80023bc <MX_TIM1_Init+0xac>)
 8002330:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002332:	4b21      	ldr	r3, [pc, #132]	; (80023b8 <MX_TIM1_Init+0xa8>)
 8002334:	2200      	movs	r2, #0
 8002336:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002338:	4b1f      	ldr	r3, [pc, #124]	; (80023b8 <MX_TIM1_Init+0xa8>)
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800233e:	4b1e      	ldr	r3, [pc, #120]	; (80023b8 <MX_TIM1_Init+0xa8>)
 8002340:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002344:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002346:	4b1c      	ldr	r3, [pc, #112]	; (80023b8 <MX_TIM1_Init+0xa8>)
 8002348:	2200      	movs	r2, #0
 800234a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800234c:	4b1a      	ldr	r3, [pc, #104]	; (80023b8 <MX_TIM1_Init+0xa8>)
 800234e:	2200      	movs	r2, #0
 8002350:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002352:	4b19      	ldr	r3, [pc, #100]	; (80023b8 <MX_TIM1_Init+0xa8>)
 8002354:	2200      	movs	r2, #0
 8002356:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002358:	2303      	movs	r3, #3
 800235a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800235c:	2300      	movs	r3, #0
 800235e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002360:	2301      	movs	r3, #1
 8002362:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002364:	2300      	movs	r3, #0
 8002366:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002368:	2300      	movs	r3, #0
 800236a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800236c:	2300      	movs	r3, #0
 800236e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002370:	2301      	movs	r3, #1
 8002372:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002374:	2300      	movs	r3, #0
 8002376:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002378:	2300      	movs	r3, #0
 800237a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	4619      	mov	r1, r3
 8002382:	480d      	ldr	r0, [pc, #52]	; (80023b8 <MX_TIM1_Init+0xa8>)
 8002384:	f003 f9d8 	bl	8005738 <HAL_TIM_Encoder_Init>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800238e:	f000 ff77 	bl	8003280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002392:	2300      	movs	r3, #0
 8002394:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002396:	2300      	movs	r3, #0
 8002398:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800239a:	1d3b      	adds	r3, r7, #4
 800239c:	4619      	mov	r1, r3
 800239e:	4806      	ldr	r0, [pc, #24]	; (80023b8 <MX_TIM1_Init+0xa8>)
 80023a0:	f004 f8bc 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80023aa:	f000 ff69 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	3730      	adds	r7, #48	; 0x30
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000450 	.word	0x20000450
 80023bc:	40010000 	.word	0x40010000

080023c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08c      	sub	sp, #48	; 0x30
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80023c6:	f107 030c 	add.w	r3, r7, #12
 80023ca:	2224      	movs	r2, #36	; 0x24
 80023cc:	2100      	movs	r1, #0
 80023ce:	4618      	mov	r0, r3
 80023d0:	f008 fc05 	bl	800abde <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d4:	1d3b      	adds	r3, r7, #4
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023dc:	4b21      	ldr	r3, [pc, #132]	; (8002464 <MX_TIM2_Init+0xa4>)
 80023de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80023e4:	4b1f      	ldr	r3, [pc, #124]	; (8002464 <MX_TIM2_Init+0xa4>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ea:	4b1e      	ldr	r3, [pc, #120]	; (8002464 <MX_TIM2_Init+0xa4>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80023f0:	4b1c      	ldr	r3, [pc, #112]	; (8002464 <MX_TIM2_Init+0xa4>)
 80023f2:	f04f 32ff 	mov.w	r2, #4294967295
 80023f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f8:	4b1a      	ldr	r3, [pc, #104]	; (8002464 <MX_TIM2_Init+0xa4>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023fe:	4b19      	ldr	r3, [pc, #100]	; (8002464 <MX_TIM2_Init+0xa4>)
 8002400:	2200      	movs	r2, #0
 8002402:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002404:	2301      	movs	r3, #1
 8002406:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002408:	2300      	movs	r3, #0
 800240a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800240c:	2301      	movs	r3, #1
 800240e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002410:	2300      	movs	r3, #0
 8002412:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002414:	2300      	movs	r3, #0
 8002416:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002418:	2300      	movs	r3, #0
 800241a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800241c:	2301      	movs	r3, #1
 800241e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002420:	2300      	movs	r3, #0
 8002422:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002424:	2300      	movs	r3, #0
 8002426:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002428:	f107 030c 	add.w	r3, r7, #12
 800242c:	4619      	mov	r1, r3
 800242e:	480d      	ldr	r0, [pc, #52]	; (8002464 <MX_TIM2_Init+0xa4>)
 8002430:	f003 f982 	bl	8005738 <HAL_TIM_Encoder_Init>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800243a:	f000 ff21 	bl	8003280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800243e:	2300      	movs	r3, #0
 8002440:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002442:	2300      	movs	r3, #0
 8002444:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	4619      	mov	r1, r3
 800244a:	4806      	ldr	r0, [pc, #24]	; (8002464 <MX_TIM2_Init+0xa4>)
 800244c:	f004 f866 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002456:	f000 ff13 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800245a:	bf00      	nop
 800245c:	3730      	adds	r7, #48	; 0x30
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000498 	.word	0x20000498

08002468 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08c      	sub	sp, #48	; 0x30
 800246c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800246e:	f107 030c 	add.w	r3, r7, #12
 8002472:	2224      	movs	r2, #36	; 0x24
 8002474:	2100      	movs	r1, #0
 8002476:	4618      	mov	r0, r3
 8002478:	f008 fbb1 	bl	800abde <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800247c:	1d3b      	adds	r3, r7, #4
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002484:	4b20      	ldr	r3, [pc, #128]	; (8002508 <MX_TIM3_Init+0xa0>)
 8002486:	4a21      	ldr	r2, [pc, #132]	; (800250c <MX_TIM3_Init+0xa4>)
 8002488:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800248a:	4b1f      	ldr	r3, [pc, #124]	; (8002508 <MX_TIM3_Init+0xa0>)
 800248c:	2200      	movs	r2, #0
 800248e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002490:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <MX_TIM3_Init+0xa0>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002496:	4b1c      	ldr	r3, [pc, #112]	; (8002508 <MX_TIM3_Init+0xa0>)
 8002498:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800249c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800249e:	4b1a      	ldr	r3, [pc, #104]	; (8002508 <MX_TIM3_Init+0xa0>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a4:	4b18      	ldr	r3, [pc, #96]	; (8002508 <MX_TIM3_Init+0xa0>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024aa:	2303      	movs	r3, #3
 80024ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024b2:	2301      	movs	r3, #1
 80024b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024b6:	2300      	movs	r3, #0
 80024b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80024be:	2300      	movs	r3, #0
 80024c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80024c2:	2301      	movs	r3, #1
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80024c6:	2300      	movs	r3, #0
 80024c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80024ca:	2300      	movs	r3, #0
 80024cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80024ce:	f107 030c 	add.w	r3, r7, #12
 80024d2:	4619      	mov	r1, r3
 80024d4:	480c      	ldr	r0, [pc, #48]	; (8002508 <MX_TIM3_Init+0xa0>)
 80024d6:	f003 f92f 	bl	8005738 <HAL_TIM_Encoder_Init>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80024e0:	f000 fece 	bl	8003280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e4:	2300      	movs	r3, #0
 80024e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024ec:	1d3b      	adds	r3, r7, #4
 80024ee:	4619      	mov	r1, r3
 80024f0:	4805      	ldr	r0, [pc, #20]	; (8002508 <MX_TIM3_Init+0xa0>)
 80024f2:	f004 f813 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80024fc:	f000 fec0 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002500:	bf00      	nop
 8002502:	3730      	adds	r7, #48	; 0x30
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	200004e0 	.word	0x200004e0
 800250c:	40000400 	.word	0x40000400

08002510 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08a      	sub	sp, #40	; 0x28
 8002514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002516:	f107 0320 	add.w	r3, r7, #32
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002520:	1d3b      	adds	r3, r7, #4
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	60da      	str	r2, [r3, #12]
 800252c:	611a      	str	r2, [r3, #16]
 800252e:	615a      	str	r2, [r3, #20]
 8002530:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002532:	4b32      	ldr	r3, [pc, #200]	; (80025fc <MX_TIM4_Init+0xec>)
 8002534:	4a32      	ldr	r2, [pc, #200]	; (8002600 <MX_TIM4_Init+0xf0>)
 8002536:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7-1;
 8002538:	4b30      	ldr	r3, [pc, #192]	; (80025fc <MX_TIM4_Init+0xec>)
 800253a:	2206      	movs	r2, #6
 800253c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800253e:	4b2f      	ldr	r3, [pc, #188]	; (80025fc <MX_TIM4_Init+0xec>)
 8002540:	2200      	movs	r2, #0
 8002542:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8002544:	4b2d      	ldr	r3, [pc, #180]	; (80025fc <MX_TIM4_Init+0xec>)
 8002546:	f240 32e7 	movw	r2, #999	; 0x3e7
 800254a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800254c:	4b2b      	ldr	r3, [pc, #172]	; (80025fc <MX_TIM4_Init+0xec>)
 800254e:	2200      	movs	r2, #0
 8002550:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002552:	4b2a      	ldr	r3, [pc, #168]	; (80025fc <MX_TIM4_Init+0xec>)
 8002554:	2200      	movs	r2, #0
 8002556:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002558:	4828      	ldr	r0, [pc, #160]	; (80025fc <MX_TIM4_Init+0xec>)
 800255a:	f002 ffd5 	bl	8005508 <HAL_TIM_PWM_Init>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002564:	f000 fe8c 	bl	8003280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002568:	2300      	movs	r3, #0
 800256a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800256c:	2300      	movs	r3, #0
 800256e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002570:	f107 0320 	add.w	r3, r7, #32
 8002574:	4619      	mov	r1, r3
 8002576:	4821      	ldr	r0, [pc, #132]	; (80025fc <MX_TIM4_Init+0xec>)
 8002578:	f003 ffd0 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002582:	f000 fe7d 	bl	8003280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002586:	2360      	movs	r3, #96	; 0x60
 8002588:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800258a:	2300      	movs	r3, #0
 800258c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002596:	1d3b      	adds	r3, r7, #4
 8002598:	2200      	movs	r2, #0
 800259a:	4619      	mov	r1, r3
 800259c:	4817      	ldr	r0, [pc, #92]	; (80025fc <MX_TIM4_Init+0xec>)
 800259e:	f003 faef 	bl	8005b80 <HAL_TIM_PWM_ConfigChannel>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80025a8:	f000 fe6a 	bl	8003280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025ac:	1d3b      	adds	r3, r7, #4
 80025ae:	2204      	movs	r2, #4
 80025b0:	4619      	mov	r1, r3
 80025b2:	4812      	ldr	r0, [pc, #72]	; (80025fc <MX_TIM4_Init+0xec>)
 80025b4:	f003 fae4 	bl	8005b80 <HAL_TIM_PWM_ConfigChannel>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80025be:	f000 fe5f 	bl	8003280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025c2:	1d3b      	adds	r3, r7, #4
 80025c4:	2208      	movs	r2, #8
 80025c6:	4619      	mov	r1, r3
 80025c8:	480c      	ldr	r0, [pc, #48]	; (80025fc <MX_TIM4_Init+0xec>)
 80025ca:	f003 fad9 	bl	8005b80 <HAL_TIM_PWM_ConfigChannel>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 80025d4:	f000 fe54 	bl	8003280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025d8:	1d3b      	adds	r3, r7, #4
 80025da:	220c      	movs	r2, #12
 80025dc:	4619      	mov	r1, r3
 80025de:	4807      	ldr	r0, [pc, #28]	; (80025fc <MX_TIM4_Init+0xec>)
 80025e0:	f003 face 	bl	8005b80 <HAL_TIM_PWM_ConfigChannel>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 80025ea:	f000 fe49 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80025ee:	4803      	ldr	r0, [pc, #12]	; (80025fc <MX_TIM4_Init+0xec>)
 80025f0:	f001 f810 	bl	8003614 <HAL_TIM_MspPostInit>

}
 80025f4:	bf00      	nop
 80025f6:	3728      	adds	r7, #40	; 0x28
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20000528 	.word	0x20000528
 8002600:	40000800 	.word	0x40000800

08002604 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b08c      	sub	sp, #48	; 0x30
 8002608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800260a:	f107 030c 	add.w	r3, r7, #12
 800260e:	2224      	movs	r2, #36	; 0x24
 8002610:	2100      	movs	r1, #0
 8002612:	4618      	mov	r0, r3
 8002614:	f008 fae3 	bl	800abde <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002618:	1d3b      	adds	r3, r7, #4
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002620:	4b20      	ldr	r3, [pc, #128]	; (80026a4 <MX_TIM5_Init+0xa0>)
 8002622:	4a21      	ldr	r2, [pc, #132]	; (80026a8 <MX_TIM5_Init+0xa4>)
 8002624:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002626:	4b1f      	ldr	r3, [pc, #124]	; (80026a4 <MX_TIM5_Init+0xa0>)
 8002628:	2200      	movs	r2, #0
 800262a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800262c:	4b1d      	ldr	r3, [pc, #116]	; (80026a4 <MX_TIM5_Init+0xa0>)
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002632:	4b1c      	ldr	r3, [pc, #112]	; (80026a4 <MX_TIM5_Init+0xa0>)
 8002634:	f04f 32ff 	mov.w	r2, #4294967295
 8002638:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800263a:	4b1a      	ldr	r3, [pc, #104]	; (80026a4 <MX_TIM5_Init+0xa0>)
 800263c:	2200      	movs	r2, #0
 800263e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002640:	4b18      	ldr	r3, [pc, #96]	; (80026a4 <MX_TIM5_Init+0xa0>)
 8002642:	2200      	movs	r2, #0
 8002644:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002646:	2303      	movs	r3, #3
 8002648:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800264a:	2300      	movs	r3, #0
 800264c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800264e:	2301      	movs	r3, #1
 8002650:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002652:	2300      	movs	r3, #0
 8002654:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002656:	2300      	movs	r3, #0
 8002658:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800265a:	2300      	movs	r3, #0
 800265c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800265e:	2301      	movs	r3, #1
 8002660:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002662:	2300      	movs	r3, #0
 8002664:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002666:	2300      	movs	r3, #0
 8002668:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800266a:	f107 030c 	add.w	r3, r7, #12
 800266e:	4619      	mov	r1, r3
 8002670:	480c      	ldr	r0, [pc, #48]	; (80026a4 <MX_TIM5_Init+0xa0>)
 8002672:	f003 f861 	bl	8005738 <HAL_TIM_Encoder_Init>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 800267c:	f000 fe00 	bl	8003280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002680:	2300      	movs	r3, #0
 8002682:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002684:	2300      	movs	r3, #0
 8002686:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002688:	1d3b      	adds	r3, r7, #4
 800268a:	4619      	mov	r1, r3
 800268c:	4805      	ldr	r0, [pc, #20]	; (80026a4 <MX_TIM5_Init+0xa0>)
 800268e:	f003 ff45 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8002698:	f000 fdf2 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800269c:	bf00      	nop
 800269e:	3730      	adds	r7, #48	; 0x30
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	20000570 	.word	0x20000570
 80026a8:	40000c00 	.word	0x40000c00

080026ac <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b092      	sub	sp, #72	; 0x48
 80026b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	611a      	str	r2, [r3, #16]
 80026cc:	615a      	str	r2, [r3, #20]
 80026ce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	2220      	movs	r2, #32
 80026d4:	2100      	movs	r1, #0
 80026d6:	4618      	mov	r0, r3
 80026d8:	f008 fa81 	bl	800abde <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80026dc:	4b39      	ldr	r3, [pc, #228]	; (80027c4 <MX_TIM8_Init+0x118>)
 80026de:	4a3a      	ldr	r2, [pc, #232]	; (80027c8 <MX_TIM8_Init+0x11c>)
 80026e0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 6;
 80026e2:	4b38      	ldr	r3, [pc, #224]	; (80027c4 <MX_TIM8_Init+0x118>)
 80026e4:	2206      	movs	r2, #6
 80026e6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e8:	4b36      	ldr	r3, [pc, #216]	; (80027c4 <MX_TIM8_Init+0x118>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 80026ee:	4b35      	ldr	r3, [pc, #212]	; (80027c4 <MX_TIM8_Init+0x118>)
 80026f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80026f4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f6:	4b33      	ldr	r3, [pc, #204]	; (80027c4 <MX_TIM8_Init+0x118>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80026fc:	4b31      	ldr	r3, [pc, #196]	; (80027c4 <MX_TIM8_Init+0x118>)
 80026fe:	2200      	movs	r2, #0
 8002700:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002702:	4b30      	ldr	r3, [pc, #192]	; (80027c4 <MX_TIM8_Init+0x118>)
 8002704:	2200      	movs	r2, #0
 8002706:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002708:	482e      	ldr	r0, [pc, #184]	; (80027c4 <MX_TIM8_Init+0x118>)
 800270a:	f002 fefd 	bl	8005508 <HAL_TIM_PWM_Init>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002714:	f000 fdb4 	bl	8003280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002718:	2300      	movs	r3, #0
 800271a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800271c:	2300      	movs	r3, #0
 800271e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002720:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002724:	4619      	mov	r1, r3
 8002726:	4827      	ldr	r0, [pc, #156]	; (80027c4 <MX_TIM8_Init+0x118>)
 8002728:	f003 fef8 	bl	800651c <HAL_TIMEx_MasterConfigSynchronization>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002732:	f000 fda5 	bl	8003280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002736:	2360      	movs	r3, #96	; 0x60
 8002738:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800273a:	2300      	movs	r3, #0
 800273c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800273e:	2300      	movs	r3, #0
 8002740:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002742:	2300      	movs	r3, #0
 8002744:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002746:	2300      	movs	r3, #0
 8002748:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800274a:	2300      	movs	r3, #0
 800274c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800274e:	2300      	movs	r3, #0
 8002750:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002752:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002756:	2208      	movs	r2, #8
 8002758:	4619      	mov	r1, r3
 800275a:	481a      	ldr	r0, [pc, #104]	; (80027c4 <MX_TIM8_Init+0x118>)
 800275c:	f003 fa10 	bl	8005b80 <HAL_TIM_PWM_ConfigChannel>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002766:	f000 fd8b 	bl	8003280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800276a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800276e:	220c      	movs	r2, #12
 8002770:	4619      	mov	r1, r3
 8002772:	4814      	ldr	r0, [pc, #80]	; (80027c4 <MX_TIM8_Init+0x118>)
 8002774:	f003 fa04 	bl	8005b80 <HAL_TIM_PWM_ConfigChannel>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800277e:	f000 fd7f 	bl	8003280 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002782:	2300      	movs	r3, #0
 8002784:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002786:	2300      	movs	r3, #0
 8002788:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800278a:	2300      	movs	r3, #0
 800278c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800278e:	2300      	movs	r3, #0
 8002790:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002796:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800279a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800279c:	2300      	movs	r3, #0
 800279e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80027a0:	1d3b      	adds	r3, r7, #4
 80027a2:	4619      	mov	r1, r3
 80027a4:	4807      	ldr	r0, [pc, #28]	; (80027c4 <MX_TIM8_Init+0x118>)
 80027a6:	f003 ff35 	bl	8006614 <HAL_TIMEx_ConfigBreakDeadTime>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 80027b0:	f000 fd66 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80027b4:	4803      	ldr	r0, [pc, #12]	; (80027c4 <MX_TIM8_Init+0x118>)
 80027b6:	f000 ff2d 	bl	8003614 <HAL_TIM_MspPostInit>

}
 80027ba:	bf00      	nop
 80027bc:	3748      	adds	r7, #72	; 0x48
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200005b8 	.word	0x200005b8
 80027c8:	40010400 	.word	0x40010400

080027cc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80027d2:	1d3b      	adds	r3, r7, #4
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	605a      	str	r2, [r3, #4]
 80027da:	609a      	str	r2, [r3, #8]
 80027dc:	60da      	str	r2, [r3, #12]
 80027de:	611a      	str	r2, [r3, #16]
 80027e0:	615a      	str	r2, [r3, #20]
 80027e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80027e4:	4b1f      	ldr	r3, [pc, #124]	; (8002864 <MX_TIM9_Init+0x98>)
 80027e6:	4a20      	ldr	r2, [pc, #128]	; (8002868 <MX_TIM9_Init+0x9c>)
 80027e8:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 6;
 80027ea:	4b1e      	ldr	r3, [pc, #120]	; (8002864 <MX_TIM9_Init+0x98>)
 80027ec:	2206      	movs	r2, #6
 80027ee:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f0:	4b1c      	ldr	r3, [pc, #112]	; (8002864 <MX_TIM9_Init+0x98>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 999;
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <MX_TIM9_Init+0x98>)
 80027f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80027fc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027fe:	4b19      	ldr	r3, [pc, #100]	; (8002864 <MX_TIM9_Init+0x98>)
 8002800:	2200      	movs	r2, #0
 8002802:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002804:	4b17      	ldr	r3, [pc, #92]	; (8002864 <MX_TIM9_Init+0x98>)
 8002806:	2200      	movs	r2, #0
 8002808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800280a:	4816      	ldr	r0, [pc, #88]	; (8002864 <MX_TIM9_Init+0x98>)
 800280c:	f002 fe7c 	bl	8005508 <HAL_TIM_PWM_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8002816:	f000 fd33 	bl	8003280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800281a:	2360      	movs	r3, #96	; 0x60
 800281c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800281e:	2300      	movs	r3, #0
 8002820:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002826:	2300      	movs	r3, #0
 8002828:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	2200      	movs	r2, #0
 800282e:	4619      	mov	r1, r3
 8002830:	480c      	ldr	r0, [pc, #48]	; (8002864 <MX_TIM9_Init+0x98>)
 8002832:	f003 f9a5 	bl	8005b80 <HAL_TIM_PWM_ConfigChannel>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 800283c:	f000 fd20 	bl	8003280 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002840:	1d3b      	adds	r3, r7, #4
 8002842:	2204      	movs	r2, #4
 8002844:	4619      	mov	r1, r3
 8002846:	4807      	ldr	r0, [pc, #28]	; (8002864 <MX_TIM9_Init+0x98>)
 8002848:	f003 f99a 	bl	8005b80 <HAL_TIM_PWM_ConfigChannel>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8002852:	f000 fd15 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002856:	4803      	ldr	r0, [pc, #12]	; (8002864 <MX_TIM9_Init+0x98>)
 8002858:	f000 fedc 	bl	8003614 <HAL_TIM_MspPostInit>

}
 800285c:	bf00      	nop
 800285e:	3720      	adds	r7, #32
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20000600 	.word	0x20000600
 8002868:	40014000 	.word	0x40014000

0800286c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002872:	463b      	mov	r3, r7
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800287e:	4b16      	ldr	r3, [pc, #88]	; (80028d8 <MX_TIM12_Init+0x6c>)
 8002880:	4a16      	ldr	r2, [pc, #88]	; (80028dc <MX_TIM12_Init+0x70>)
 8002882:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 72-1;
 8002884:	4b14      	ldr	r3, [pc, #80]	; (80028d8 <MX_TIM12_Init+0x6c>)
 8002886:	2247      	movs	r2, #71	; 0x47
 8002888:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800288a:	4b13      	ldr	r3, [pc, #76]	; (80028d8 <MX_TIM12_Init+0x6c>)
 800288c:	2200      	movs	r2, #0
 800288e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 8002890:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <MX_TIM12_Init+0x6c>)
 8002892:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002896:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002898:	4b0f      	ldr	r3, [pc, #60]	; (80028d8 <MX_TIM12_Init+0x6c>)
 800289a:	2200      	movs	r2, #0
 800289c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800289e:	4b0e      	ldr	r3, [pc, #56]	; (80028d8 <MX_TIM12_Init+0x6c>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80028a4:	480c      	ldr	r0, [pc, #48]	; (80028d8 <MX_TIM12_Init+0x6c>)
 80028a6:	f002 fd6f 	bl	8005388 <HAL_TIM_Base_Init>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 80028b0:	f000 fce6 	bl	8003280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028b8:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80028ba:	463b      	mov	r3, r7
 80028bc:	4619      	mov	r1, r3
 80028be:	4806      	ldr	r0, [pc, #24]	; (80028d8 <MX_TIM12_Init+0x6c>)
 80028c0:	f003 fa20 	bl	8005d04 <HAL_TIM_ConfigClockSource>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 80028ca:	f000 fcd9 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80028ce:	bf00      	nop
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20000648 	.word	0x20000648
 80028dc:	40001800 	.word	0x40001800

080028e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <MX_USART1_UART_Init+0x4c>)
 80028e6:	4a12      	ldr	r2, [pc, #72]	; (8002930 <MX_USART1_UART_Init+0x50>)
 80028e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80028ea:	4b10      	ldr	r3, [pc, #64]	; (800292c <MX_USART1_UART_Init+0x4c>)
 80028ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80028f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028f2:	4b0e      	ldr	r3, [pc, #56]	; (800292c <MX_USART1_UART_Init+0x4c>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028f8:	4b0c      	ldr	r3, [pc, #48]	; (800292c <MX_USART1_UART_Init+0x4c>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028fe:	4b0b      	ldr	r3, [pc, #44]	; (800292c <MX_USART1_UART_Init+0x4c>)
 8002900:	2200      	movs	r2, #0
 8002902:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002904:	4b09      	ldr	r3, [pc, #36]	; (800292c <MX_USART1_UART_Init+0x4c>)
 8002906:	220c      	movs	r2, #12
 8002908:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800290a:	4b08      	ldr	r3, [pc, #32]	; (800292c <MX_USART1_UART_Init+0x4c>)
 800290c:	2200      	movs	r2, #0
 800290e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002910:	4b06      	ldr	r3, [pc, #24]	; (800292c <MX_USART1_UART_Init+0x4c>)
 8002912:	2200      	movs	r2, #0
 8002914:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002916:	4805      	ldr	r0, [pc, #20]	; (800292c <MX_USART1_UART_Init+0x4c>)
 8002918:	f003 fee2 	bl	80066e0 <HAL_UART_Init>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002922:	f000 fcad 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20000690 	.word	0x20000690
 8002930:	40011000 	.word	0x40011000

08002934 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800293a:	2300      	movs	r3, #0
 800293c:	607b      	str	r3, [r7, #4]
 800293e:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <MX_DMA_Init+0x3c>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	4a0b      	ldr	r2, [pc, #44]	; (8002970 <MX_DMA_Init+0x3c>)
 8002944:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002948:	6313      	str	r3, [r2, #48]	; 0x30
 800294a:	4b09      	ldr	r3, [pc, #36]	; (8002970 <MX_DMA_Init+0x3c>)
 800294c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002952:	607b      	str	r3, [r7, #4]
 8002954:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002956:	2200      	movs	r2, #0
 8002958:	2105      	movs	r1, #5
 800295a:	203a      	movs	r0, #58	; 0x3a
 800295c:	f001 fa4b 	bl	8003df6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002960:	203a      	movs	r0, #58	; 0x3a
 8002962:	f001 fa64 	bl	8003e2e <HAL_NVIC_EnableIRQ>

}
 8002966:	bf00      	nop
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40023800 	.word	0x40023800

08002974 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08a      	sub	sp, #40	; 0x28
 8002978:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297a:	f107 0314 	add.w	r3, r7, #20
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	605a      	str	r2, [r3, #4]
 8002984:	609a      	str	r2, [r3, #8]
 8002986:	60da      	str	r2, [r3, #12]
 8002988:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	4b3a      	ldr	r3, [pc, #232]	; (8002a78 <MX_GPIO_Init+0x104>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002992:	4a39      	ldr	r2, [pc, #228]	; (8002a78 <MX_GPIO_Init+0x104>)
 8002994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002998:	6313      	str	r3, [r2, #48]	; 0x30
 800299a:	4b37      	ldr	r3, [pc, #220]	; (8002a78 <MX_GPIO_Init+0x104>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029a2:	613b      	str	r3, [r7, #16]
 80029a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	4b33      	ldr	r3, [pc, #204]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ae:	4a32      	ldr	r2, [pc, #200]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	6313      	str	r3, [r2, #48]	; 0x30
 80029b6:	4b30      	ldr	r3, [pc, #192]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029c2:	2300      	movs	r3, #0
 80029c4:	60bb      	str	r3, [r7, #8]
 80029c6:	4b2c      	ldr	r3, [pc, #176]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	4a2b      	ldr	r2, [pc, #172]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029cc:	f043 0302 	orr.w	r3, r3, #2
 80029d0:	6313      	str	r3, [r2, #48]	; 0x30
 80029d2:	4b29      	ldr	r3, [pc, #164]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	60bb      	str	r3, [r7, #8]
 80029dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	607b      	str	r3, [r7, #4]
 80029e2:	4b25      	ldr	r3, [pc, #148]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	4a24      	ldr	r2, [pc, #144]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029e8:	f043 0308 	orr.w	r3, r3, #8
 80029ec:	6313      	str	r3, [r2, #48]	; 0x30
 80029ee:	4b22      	ldr	r3, [pc, #136]	; (8002a78 <MX_GPIO_Init+0x104>)
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	f003 0308 	and.w	r3, r3, #8
 80029f6:	607b      	str	r3, [r7, #4]
 80029f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	603b      	str	r3, [r7, #0]
 80029fe:	4b1e      	ldr	r3, [pc, #120]	; (8002a78 <MX_GPIO_Init+0x104>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a02:	4a1d      	ldr	r2, [pc, #116]	; (8002a78 <MX_GPIO_Init+0x104>)
 8002a04:	f043 0304 	orr.w	r3, r3, #4
 8002a08:	6313      	str	r3, [r2, #48]	; 0x30
 8002a0a:	4b1b      	ldr	r3, [pc, #108]	; (8002a78 <MX_GPIO_Init+0x104>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	603b      	str	r3, [r7, #0]
 8002a14:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NamCham1_Pin|NamCham2_Pin, GPIO_PIN_RESET);
 8002a16:	2200      	movs	r2, #0
 8002a18:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002a1c:	4817      	ldr	r0, [pc, #92]	; (8002a7c <MX_GPIO_Init+0x108>)
 8002a1e:	f001 ffcf 	bl	80049c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Sensor_J3_Pin Sensor_J4_Pin */
  GPIO_InitStruct.Pin = Sensor_J3_Pin|Sensor_J4_Pin;
 8002a22:	2330      	movs	r3, #48	; 0x30
 8002a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a26:	2300      	movs	r3, #0
 8002a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2e:	f107 0314 	add.w	r3, r7, #20
 8002a32:	4619      	mov	r1, r3
 8002a34:	4812      	ldr	r0, [pc, #72]	; (8002a80 <MX_GPIO_Init+0x10c>)
 8002a36:	f001 fe0f 	bl	8004658 <HAL_GPIO_Init>

  /*Configure GPIO pins : NamCham1_Pin NamCham2_Pin */
  GPIO_InitStruct.Pin = NamCham1_Pin|NamCham2_Pin;
 8002a3a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a40:	2301      	movs	r3, #1
 8002a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a44:	2300      	movs	r3, #0
 8002a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a4c:	f107 0314 	add.w	r3, r7, #20
 8002a50:	4619      	mov	r1, r3
 8002a52:	480a      	ldr	r0, [pc, #40]	; (8002a7c <MX_GPIO_Init+0x108>)
 8002a54:	f001 fe00 	bl	8004658 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor_J1_Pin Sensor_J2_Pin */
  GPIO_InitStruct.Pin = Sensor_J1_Pin|Sensor_J2_Pin;
 8002a58:	23c0      	movs	r3, #192	; 0xc0
 8002a5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a60:	2301      	movs	r3, #1
 8002a62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a64:	f107 0314 	add.w	r3, r7, #20
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4806      	ldr	r0, [pc, #24]	; (8002a84 <MX_GPIO_Init+0x110>)
 8002a6c:	f001 fdf4 	bl	8004658 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a70:	bf00      	nop
 8002a72:	3728      	adds	r7, #40	; 0x28
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40020400 	.word	0x40020400
 8002a80:	40020000 	.word	0x40020000
 8002a84:	40020800 	.word	0x40020800

08002a88 <StartTaskLogic>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskLogic */
void StartTaskLogic(void const * argument)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

  for(;;)
  {

	  if(FlagStart.startQD == 1){
 8002a90:	4b35      	ldr	r3, [pc, #212]	; (8002b68 <StartTaskLogic+0xe0>)
 8002a92:	795b      	ldrb	r3, [r3, #5]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d162      	bne.n	8002b5e <StartTaskLogic+0xd6>
		  if(count < Setpoint.countPoint){
 8002a98:	4b34      	ldr	r3, [pc, #208]	; (8002b6c <StartTaskLogic+0xe4>)
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	4b34      	ldr	r3, [pc, #208]	; (8002b70 <StartTaskLogic+0xe8>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	da5b      	bge.n	8002b5e <StartTaskLogic+0xd6>
			  Setpoint.setpoint1 = Setpoint.points[count].theta1;
 8002aa6:	4b31      	ldr	r3, [pc, #196]	; (8002b6c <StartTaskLogic+0xe4>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	4a31      	ldr	r2, [pc, #196]	; (8002b70 <StartTaskLogic+0xe8>)
 8002aac:	3304      	adds	r3, #4
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	4413      	add	r3, r2
 8002ab2:	3304      	adds	r3, #4
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a2e      	ldr	r2, [pc, #184]	; (8002b70 <StartTaskLogic+0xe8>)
 8002ab8:	6013      	str	r3, [r2, #0]
			  Setpoint.setpoint2 = Setpoint.points[count].theta2;
 8002aba:	4b2c      	ldr	r3, [pc, #176]	; (8002b6c <StartTaskLogic+0xe4>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	4a2c      	ldr	r2, [pc, #176]	; (8002b70 <StartTaskLogic+0xe8>)
 8002ac0:	3304      	adds	r3, #4
 8002ac2:	011b      	lsls	r3, r3, #4
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3308      	adds	r3, #8
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a29      	ldr	r2, [pc, #164]	; (8002b70 <StartTaskLogic+0xe8>)
 8002acc:	6053      	str	r3, [r2, #4]
			  Setpoint.setpoint3 = Setpoint.points[count].theta3;
 8002ace:	4b27      	ldr	r3, [pc, #156]	; (8002b6c <StartTaskLogic+0xe4>)
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	4a27      	ldr	r2, [pc, #156]	; (8002b70 <StartTaskLogic+0xe8>)
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	4413      	add	r3, r2
 8002ad8:	334c      	adds	r3, #76	; 0x4c
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a24      	ldr	r2, [pc, #144]	; (8002b70 <StartTaskLogic+0xe8>)
 8002ade:	6093      	str	r3, [r2, #8]
			  Setpoint.setpoint4 = Setpoint.points[count].theta4;
 8002ae0:	4b22      	ldr	r3, [pc, #136]	; (8002b6c <StartTaskLogic+0xe4>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	4a22      	ldr	r2, [pc, #136]	; (8002b70 <StartTaskLogic+0xe8>)
 8002ae6:	011b      	lsls	r3, r3, #4
 8002ae8:	4413      	add	r3, r2
 8002aea:	3350      	adds	r3, #80	; 0x50
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a20      	ldr	r2, [pc, #128]	; (8002b70 <StartTaskLogic+0xe8>)
 8002af0:	60d3      	str	r3, [r2, #12]

			  osDelay(3000);
 8002af2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002af6:	f004 ffce 	bl	8007a96 <osDelay>
			  HAL_GPIO_WritePin(NamCham1_GPIO_Port, NamCham1_Pin, 1);
 8002afa:	2201      	movs	r2, #1
 8002afc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b00:	481c      	ldr	r0, [pc, #112]	; (8002b74 <StartTaskLogic+0xec>)
 8002b02:	f001 ff5d 	bl	80049c0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(NamCham2_GPIO_Port, NamCham2_Pin, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b0c:	4819      	ldr	r0, [pc, #100]	; (8002b74 <StartTaskLogic+0xec>)
 8002b0e:	f001 ff57 	bl	80049c0 <HAL_GPIO_WritePin>

			  Setpoint.setpoint1 = Setpoint.theta1_Nha;
 8002b12:	4b17      	ldr	r3, [pc, #92]	; (8002b70 <StartTaskLogic+0xe8>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	4a16      	ldr	r2, [pc, #88]	; (8002b70 <StartTaskLogic+0xe8>)
 8002b18:	6013      	str	r3, [r2, #0]
			  Setpoint.setpoint2 = Setpoint.theta2_Nha;
 8002b1a:	4b15      	ldr	r3, [pc, #84]	; (8002b70 <StartTaskLogic+0xe8>)
 8002b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b1e:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <StartTaskLogic+0xe8>)
 8002b20:	6053      	str	r3, [r2, #4]
			  Setpoint.setpoint3 = Setpoint.theta3_Nha;
 8002b22:	4b13      	ldr	r3, [pc, #76]	; (8002b70 <StartTaskLogic+0xe8>)
 8002b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b26:	4a12      	ldr	r2, [pc, #72]	; (8002b70 <StartTaskLogic+0xe8>)
 8002b28:	6093      	str	r3, [r2, #8]
			  Setpoint.setpoint4 = Setpoint.theta4_Nha;
 8002b2a:	4b11      	ldr	r3, [pc, #68]	; (8002b70 <StartTaskLogic+0xe8>)
 8002b2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b2e:	4a10      	ldr	r2, [pc, #64]	; (8002b70 <StartTaskLogic+0xe8>)
 8002b30:	60d3      	str	r3, [r2, #12]

			  osDelay(3000);
 8002b32:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002b36:	f004 ffae 	bl	8007a96 <osDelay>
			  HAL_GPIO_WritePin(NamCham1_GPIO_Port, NamCham1_Pin, 0);
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b40:	480c      	ldr	r0, [pc, #48]	; (8002b74 <StartTaskLogic+0xec>)
 8002b42:	f001 ff3d 	bl	80049c0 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(NamCham2_GPIO_Port, NamCham2_Pin, 0);
 8002b46:	2200      	movs	r2, #0
 8002b48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b4c:	4809      	ldr	r0, [pc, #36]	; (8002b74 <StartTaskLogic+0xec>)
 8002b4e:	f001 ff37 	bl	80049c0 <HAL_GPIO_WritePin>

			  count++;
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <StartTaskLogic+0xe4>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	3301      	adds	r3, #1
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	4b04      	ldr	r3, [pc, #16]	; (8002b6c <StartTaskLogic+0xe4>)
 8002b5c:	701a      	strb	r2, [r3, #0]
		  }
	  }

    osDelay(10);
 8002b5e:	200a      	movs	r0, #10
 8002b60:	f004 ff99 	bl	8007a96 <osDelay>
	  if(FlagStart.startQD == 1){
 8002b64:	e794      	b.n	8002a90 <StartTaskLogic+0x8>
 8002b66:	bf00      	nop
 8002b68:	20000748 	.word	0x20000748
 8002b6c:	2000136a 	.word	0x2000136a
 8002b70:	20000770 	.word	0x20000770
 8002b74:	40020400 	.word	0x40020400

08002b78 <StartTaskSetHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSetHome */
void StartTaskSetHome(void const * argument)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af02      	add	r7, sp, #8
 8002b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSetHome */
  /* Infinite loop */
  for(;;)
  {
	sensor.sensor1 = HAL_GPIO_ReadPin(Sensor_J1_GPIO_Port, Sensor_J1_Pin);
 8002b80:	2140      	movs	r1, #64	; 0x40
 8002b82:	48a6      	ldr	r0, [pc, #664]	; (8002e1c <StartTaskSetHome+0x2a4>)
 8002b84:	f001 ff04 	bl	8004990 <HAL_GPIO_ReadPin>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	b25a      	sxtb	r2, r3
 8002b8c:	4ba4      	ldr	r3, [pc, #656]	; (8002e20 <StartTaskSetHome+0x2a8>)
 8002b8e:	701a      	strb	r2, [r3, #0]
	sensor.sensor2 = HAL_GPIO_ReadPin(Sensor_J2_GPIO_Port, Sensor_J2_Pin);
 8002b90:	2180      	movs	r1, #128	; 0x80
 8002b92:	48a2      	ldr	r0, [pc, #648]	; (8002e1c <StartTaskSetHome+0x2a4>)
 8002b94:	f001 fefc 	bl	8004990 <HAL_GPIO_ReadPin>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	b25a      	sxtb	r2, r3
 8002b9c:	4ba0      	ldr	r3, [pc, #640]	; (8002e20 <StartTaskSetHome+0x2a8>)
 8002b9e:	705a      	strb	r2, [r3, #1]
	sensor.sensor3 = HAL_GPIO_ReadPin(Sensor_J3_GPIO_Port, Sensor_J3_Pin);
 8002ba0:	2110      	movs	r1, #16
 8002ba2:	48a0      	ldr	r0, [pc, #640]	; (8002e24 <StartTaskSetHome+0x2ac>)
 8002ba4:	f001 fef4 	bl	8004990 <HAL_GPIO_ReadPin>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	b25a      	sxtb	r2, r3
 8002bac:	4b9c      	ldr	r3, [pc, #624]	; (8002e20 <StartTaskSetHome+0x2a8>)
 8002bae:	709a      	strb	r2, [r3, #2]
	sensor.sensor4 = HAL_GPIO_ReadPin(Sensor_J4_GPIO_Port, Sensor_J4_Pin);
 8002bb0:	2120      	movs	r1, #32
 8002bb2:	489c      	ldr	r0, [pc, #624]	; (8002e24 <StartTaskSetHome+0x2ac>)
 8002bb4:	f001 feec 	bl	8004990 <HAL_GPIO_ReadPin>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	b25a      	sxtb	r2, r3
 8002bbc:	4b98      	ldr	r3, [pc, #608]	; (8002e20 <StartTaskSetHome+0x2a8>)
 8002bbe:	70da      	strb	r2, [r3, #3]
	if(FlagStart.startSetHome == 0){
 8002bc0:	4b99      	ldr	r3, [pc, #612]	; (8002e28 <StartTaskSetHome+0x2b0>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d121      	bne.n	8002c0c <StartTaskSetHome+0x94>
		sethomeJ.sethomeJ1 = 0;
 8002bc8:	4b98      	ldr	r3, [pc, #608]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	701a      	strb	r2, [r3, #0]
		sethomeJ.sethomeJ2 = 0;
 8002bce:	4b97      	ldr	r3, [pc, #604]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	705a      	strb	r2, [r3, #1]
		sethomeJ.sethomeJ3 = 0;
 8002bd4:	4b95      	ldr	r3, [pc, #596]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	709a      	strb	r2, [r3, #2]
		sethomeJ.sethomeJ4 = 0;
 8002bda:	4b94      	ldr	r3, [pc, #592]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	70da      	strb	r2, [r3, #3]
		FlagStart.startProgram = 0;
 8002be0:	4b91      	ldr	r3, [pc, #580]	; (8002e28 <StartTaskSetHome+0x2b0>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	705a      	strb	r2, [r3, #1]

		SpeedSetHomeJ.SpeedSetHomeJ1 = -400;
 8002be6:	4b92      	ldr	r3, [pc, #584]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002be8:	f64f 6270 	movw	r2, #65136	; 0xfe70
 8002bec:	801a      	strh	r2, [r3, #0]
		SpeedSetHomeJ.SpeedSetHomeJ2 = 400;
 8002bee:	4b90      	ldr	r3, [pc, #576]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002bf0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002bf4:	805a      	strh	r2, [r3, #2]
		SpeedSetHomeJ.SpeedSetHomeJ3 = -300;
 8002bf6:	4b8e      	ldr	r3, [pc, #568]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002bf8:	f64f 62d4 	movw	r2, #65236	; 0xfed4
 8002bfc:	809a      	strh	r2, [r3, #4]
		SpeedSetHomeJ.SpeedSetHomeJ4 = 300;
 8002bfe:	4b8c      	ldr	r3, [pc, #560]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002c00:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c04:	80da      	strh	r2, [r3, #6]

		FlagStart.startSetHome = 1;
 8002c06:	4b88      	ldr	r3, [pc, #544]	; (8002e28 <StartTaskSetHome+0x2b0>)
 8002c08:	2201      	movs	r2, #1
 8002c0a:	701a      	strb	r2, [r3, #0]
	}
	if(FlagStart.startProgram == 0){
 8002c0c:	4b86      	ldr	r3, [pc, #536]	; (8002e28 <StartTaskSetHome+0x2b0>)
 8002c0e:	785b      	ldrb	r3, [r3, #1]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f040 80ff 	bne.w	8002e14 <StartTaskSetHome+0x29c>
		if(sethomeJ.sethomeJ1 == 0){
 8002c16:	4b85      	ldr	r3, [pc, #532]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d167      	bne.n	8002cee <StartTaskSetHome+0x176>
			if(HAL_GPIO_ReadPin(Sensor_J1_GPIO_Port, Sensor_J1_Pin) == 1){
 8002c1e:	2140      	movs	r1, #64	; 0x40
 8002c20:	487e      	ldr	r0, [pc, #504]	; (8002e1c <StartTaskSetHome+0x2a4>)
 8002c22:	f001 feb5 	bl	8004990 <HAL_GPIO_ReadPin>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d11c      	bne.n	8002c66 <StartTaskSetHome+0xee>
				osDelay(1);
 8002c2c:	2001      	movs	r0, #1
 8002c2e:	f004 ff32 	bl	8007a96 <osDelay>
				if(HAL_GPIO_ReadPin(Sensor_J1_GPIO_Port, Sensor_J1_Pin) == 1){
 8002c32:	2140      	movs	r1, #64	; 0x40
 8002c34:	4879      	ldr	r0, [pc, #484]	; (8002e1c <StartTaskSetHome+0x2a4>)
 8002c36:	f001 feab 	bl	8004990 <HAL_GPIO_ReadPin>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d156      	bne.n	8002cee <StartTaskSetHome+0x176>
					ResetCount(&ENC_LINK1, 1);
 8002c40:	2101      	movs	r1, #1
 8002c42:	487c      	ldr	r0, [pc, #496]	; (8002e34 <StartTaskSetHome+0x2bc>)
 8002c44:	f7fe fae4 	bl	8001210 <ResetCount>
					SpeedSetHomeJ.SpeedSetHomeJ1 = 0;
 8002c48:	4b79      	ldr	r3, [pc, #484]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	801a      	strh	r2, [r3, #0]
					sethomeJ.sethomeJ1 = 1;
 8002c4e:	4b77      	ldr	r3, [pc, #476]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002c50:	2201      	movs	r2, #1
 8002c52:	701a      	strb	r2, [r3, #0]
					Angle.AngleLink1 = 2;
 8002c54:	4b78      	ldr	r3, [pc, #480]	; (8002e38 <StartTaskSetHome+0x2c0>)
 8002c56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c5a:	601a      	str	r2, [r3, #0]
					Setpoint.p0_1 = 0;
 8002c5c:	4b77      	ldr	r3, [pc, #476]	; (8002e3c <StartTaskSetHome+0x2c4>)
 8002c5e:	f04f 0200 	mov.w	r2, #0
 8002c62:	621a      	str	r2, [r3, #32]
 8002c64:	e043      	b.n	8002cee <StartTaskSetHome+0x176>
				}
			}
			else {
				if(CountRead(&ENC_LINK1, count_ModeDegree) > 90 && SpeedSetHomeJ.SpeedSetHomeJ1 > 0){
 8002c66:	2102      	movs	r1, #2
 8002c68:	4872      	ldr	r0, [pc, #456]	; (8002e34 <StartTaskSetHome+0x2bc>)
 8002c6a:	f7fe fa6b 	bl	8001144 <CountRead>
 8002c6e:	ec51 0b10 	vmov	r0, r1, d0
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	4b72      	ldr	r3, [pc, #456]	; (8002e40 <StartTaskSetHome+0x2c8>)
 8002c78:	f7fd ff4e 	bl	8000b18 <__aeabi_dcmpgt>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00e      	beq.n	8002ca0 <StartTaskSetHome+0x128>
 8002c82:	4b6b      	ldr	r3, [pc, #428]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002c84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	dd09      	ble.n	8002ca0 <StartTaskSetHome+0x128>
					SpeedSetHomeJ.SpeedSetHomeJ1 *= -1;
 8002c8c:	4b68      	ldr	r3, [pc, #416]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002c8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	425b      	negs	r3, r3
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	b21a      	sxth	r2, r3
 8002c9a:	4b65      	ldr	r3, [pc, #404]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002c9c:	801a      	strh	r2, [r3, #0]
 8002c9e:	e01b      	b.n	8002cd8 <StartTaskSetHome+0x160>
				}
				else if(CountRead(&ENC_LINK1, count_ModeDegree) < -90 && SpeedSetHomeJ.SpeedSetHomeJ1 < 0) {
 8002ca0:	2102      	movs	r1, #2
 8002ca2:	4864      	ldr	r0, [pc, #400]	; (8002e34 <StartTaskSetHome+0x2bc>)
 8002ca4:	f7fe fa4e 	bl	8001144 <CountRead>
 8002ca8:	ec51 0b10 	vmov	r0, r1, d0
 8002cac:	f04f 0200 	mov.w	r2, #0
 8002cb0:	4b64      	ldr	r3, [pc, #400]	; (8002e44 <StartTaskSetHome+0x2cc>)
 8002cb2:	f7fd ff13 	bl	8000adc <__aeabi_dcmplt>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00d      	beq.n	8002cd8 <StartTaskSetHome+0x160>
 8002cbc:	4b5c      	ldr	r3, [pc, #368]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002cbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	da08      	bge.n	8002cd8 <StartTaskSetHome+0x160>
					SpeedSetHomeJ.SpeedSetHomeJ1 *= -1;
 8002cc6:	4b5a      	ldr	r3, [pc, #360]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002cc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	425b      	negs	r3, r3
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	b21a      	sxth	r2, r3
 8002cd4:	4b56      	ldr	r3, [pc, #344]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002cd6:	801a      	strh	r2, [r3, #0]
				}
				Drive(&Motor_LINK1, &htim8, SpeedSetHomeJ.SpeedSetHomeJ1, TIM_CHANNEL_3, TIM_CHANNEL_4);
 8002cd8:	4b55      	ldr	r3, [pc, #340]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002cda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	230c      	movs	r3, #12
 8002ce2:	9300      	str	r3, [sp, #0]
 8002ce4:	2308      	movs	r3, #8
 8002ce6:	4958      	ldr	r1, [pc, #352]	; (8002e48 <StartTaskSetHome+0x2d0>)
 8002ce8:	4858      	ldr	r0, [pc, #352]	; (8002e4c <StartTaskSetHome+0x2d4>)
 8002cea:	f7fe faa8 	bl	800123e <Drive>
			}
		}
		if(sethomeJ.sethomeJ2 == 0){
 8002cee:	4b4f      	ldr	r3, [pc, #316]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002cf0:	785b      	ldrb	r3, [r3, #1]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d12c      	bne.n	8002d50 <StartTaskSetHome+0x1d8>
			if(HAL_GPIO_ReadPin(Sensor_J2_GPIO_Port, Sensor_J2_Pin) == 1){
 8002cf6:	2180      	movs	r1, #128	; 0x80
 8002cf8:	4848      	ldr	r0, [pc, #288]	; (8002e1c <StartTaskSetHome+0x2a4>)
 8002cfa:	f001 fe49 	bl	8004990 <HAL_GPIO_ReadPin>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d11a      	bne.n	8002d3a <StartTaskSetHome+0x1c2>
				osDelay(1);
 8002d04:	2001      	movs	r0, #1
 8002d06:	f004 fec6 	bl	8007a96 <osDelay>
				if(HAL_GPIO_ReadPin(Sensor_J2_GPIO_Port, Sensor_J2_Pin) == 1){
 8002d0a:	2180      	movs	r1, #128	; 0x80
 8002d0c:	4843      	ldr	r0, [pc, #268]	; (8002e1c <StartTaskSetHome+0x2a4>)
 8002d0e:	f001 fe3f 	bl	8004990 <HAL_GPIO_ReadPin>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d11b      	bne.n	8002d50 <StartTaskSetHome+0x1d8>
					ResetCount(&ENC_LINK2, 1);
 8002d18:	2101      	movs	r1, #1
 8002d1a:	484d      	ldr	r0, [pc, #308]	; (8002e50 <StartTaskSetHome+0x2d8>)
 8002d1c:	f7fe fa78 	bl	8001210 <ResetCount>
					SpeedSetHomeJ.SpeedSetHomeJ2 = 0;
 8002d20:	4b43      	ldr	r3, [pc, #268]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	805a      	strh	r2, [r3, #2]
					sethomeJ.sethomeJ2 = 1;
 8002d26:	4b41      	ldr	r3, [pc, #260]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002d28:	2201      	movs	r2, #1
 8002d2a:	705a      	strb	r2, [r3, #1]
					Angle.AngleLink2 = 187;
 8002d2c:	4b42      	ldr	r3, [pc, #264]	; (8002e38 <StartTaskSetHome+0x2c0>)
 8002d2e:	4a49      	ldr	r2, [pc, #292]	; (8002e54 <StartTaskSetHome+0x2dc>)
 8002d30:	605a      	str	r2, [r3, #4]
					Setpoint.p0_2 = 187;
 8002d32:	4b42      	ldr	r3, [pc, #264]	; (8002e3c <StartTaskSetHome+0x2c4>)
 8002d34:	4a47      	ldr	r2, [pc, #284]	; (8002e54 <StartTaskSetHome+0x2dc>)
 8002d36:	625a      	str	r2, [r3, #36]	; 0x24
 8002d38:	e00a      	b.n	8002d50 <StartTaskSetHome+0x1d8>

				}
			}
			else {
				Drive(&Motor_LINK2, &htim4, SpeedSetHomeJ.SpeedSetHomeJ2, TIM_CHANNEL_3, TIM_CHANNEL_4);
 8002d3a:	4b3d      	ldr	r3, [pc, #244]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002d3c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002d40:	461a      	mov	r2, r3
 8002d42:	230c      	movs	r3, #12
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	2308      	movs	r3, #8
 8002d48:	4943      	ldr	r1, [pc, #268]	; (8002e58 <StartTaskSetHome+0x2e0>)
 8002d4a:	4844      	ldr	r0, [pc, #272]	; (8002e5c <StartTaskSetHome+0x2e4>)
 8002d4c:	f7fe fa77 	bl	800123e <Drive>
			}
		}
		if(sethomeJ.sethomeJ3 == 0){
 8002d50:	4b36      	ldr	r3, [pc, #216]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002d52:	789b      	ldrb	r3, [r3, #2]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d12c      	bne.n	8002db2 <StartTaskSetHome+0x23a>
			if(HAL_GPIO_ReadPin(Sensor_J3_GPIO_Port, Sensor_J3_Pin) == 0){
 8002d58:	2110      	movs	r1, #16
 8002d5a:	4832      	ldr	r0, [pc, #200]	; (8002e24 <StartTaskSetHome+0x2ac>)
 8002d5c:	f001 fe18 	bl	8004990 <HAL_GPIO_ReadPin>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d11a      	bne.n	8002d9c <StartTaskSetHome+0x224>
				osDelay(1);
 8002d66:	2001      	movs	r0, #1
 8002d68:	f004 fe95 	bl	8007a96 <osDelay>
				if(HAL_GPIO_ReadPin(Sensor_J3_GPIO_Port, Sensor_J3_Pin) == 0){
 8002d6c:	2110      	movs	r1, #16
 8002d6e:	482d      	ldr	r0, [pc, #180]	; (8002e24 <StartTaskSetHome+0x2ac>)
 8002d70:	f001 fe0e 	bl	8004990 <HAL_GPIO_ReadPin>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d11b      	bne.n	8002db2 <StartTaskSetHome+0x23a>
					ResetCount(&ENC_LINK3, 1);
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	4838      	ldr	r0, [pc, #224]	; (8002e60 <StartTaskSetHome+0x2e8>)
 8002d7e:	f7fe fa47 	bl	8001210 <ResetCount>
					sethomeJ.sethomeJ3 = 1;
 8002d82:	4b2a      	ldr	r3, [pc, #168]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	709a      	strb	r2, [r3, #2]
					SpeedSetHomeJ.SpeedSetHomeJ3 = 0;
 8002d88:	4b29      	ldr	r3, [pc, #164]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	809a      	strh	r2, [r3, #4]
					Angle.AngleLink3 = -135;
 8002d8e:	4b2a      	ldr	r3, [pc, #168]	; (8002e38 <StartTaskSetHome+0x2c0>)
 8002d90:	4a34      	ldr	r2, [pc, #208]	; (8002e64 <StartTaskSetHome+0x2ec>)
 8002d92:	609a      	str	r2, [r3, #8]
					Setpoint.p0_3 = -135;
 8002d94:	4b29      	ldr	r3, [pc, #164]	; (8002e3c <StartTaskSetHome+0x2c4>)
 8002d96:	4a33      	ldr	r2, [pc, #204]	; (8002e64 <StartTaskSetHome+0x2ec>)
 8002d98:	629a      	str	r2, [r3, #40]	; 0x28
 8002d9a:	e00a      	b.n	8002db2 <StartTaskSetHome+0x23a>
				}
			}
			else {
				Drive(&Motor_LINK3, &htim4, SpeedSetHomeJ.SpeedSetHomeJ3, TIM_CHANNEL_1, TIM_CHANNEL_2);
 8002d9c:	4b24      	ldr	r3, [pc, #144]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002d9e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002da2:	461a      	mov	r2, r3
 8002da4:	2304      	movs	r3, #4
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2300      	movs	r3, #0
 8002daa:	492b      	ldr	r1, [pc, #172]	; (8002e58 <StartTaskSetHome+0x2e0>)
 8002dac:	482e      	ldr	r0, [pc, #184]	; (8002e68 <StartTaskSetHome+0x2f0>)
 8002dae:	f7fe fa46 	bl	800123e <Drive>
			}
		}
		if(sethomeJ.sethomeJ4 == 0){
 8002db2:	4b1e      	ldr	r3, [pc, #120]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002db4:	78db      	ldrb	r3, [r3, #3]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d12c      	bne.n	8002e14 <StartTaskSetHome+0x29c>
			if(HAL_GPIO_ReadPin(Sensor_J4_GPIO_Port, Sensor_J4_Pin) == 0){
 8002dba:	2120      	movs	r1, #32
 8002dbc:	4819      	ldr	r0, [pc, #100]	; (8002e24 <StartTaskSetHome+0x2ac>)
 8002dbe:	f001 fde7 	bl	8004990 <HAL_GPIO_ReadPin>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d11a      	bne.n	8002dfe <StartTaskSetHome+0x286>
				osDelay(1);
 8002dc8:	2001      	movs	r0, #1
 8002dca:	f004 fe64 	bl	8007a96 <osDelay>
				if(HAL_GPIO_ReadPin(Sensor_J4_GPIO_Port, Sensor_J4_Pin) == 0){
 8002dce:	2120      	movs	r1, #32
 8002dd0:	4814      	ldr	r0, [pc, #80]	; (8002e24 <StartTaskSetHome+0x2ac>)
 8002dd2:	f001 fddd 	bl	8004990 <HAL_GPIO_ReadPin>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d11b      	bne.n	8002e14 <StartTaskSetHome+0x29c>
					ResetCount(&ENC_LINK4, 1);
 8002ddc:	2101      	movs	r1, #1
 8002dde:	4823      	ldr	r0, [pc, #140]	; (8002e6c <StartTaskSetHome+0x2f4>)
 8002de0:	f7fe fa16 	bl	8001210 <ResetCount>
					SpeedSetHomeJ.SpeedSetHomeJ4 = 0;
 8002de4:	4b12      	ldr	r3, [pc, #72]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	80da      	strh	r2, [r3, #6]
					sethomeJ.sethomeJ4 = 1;
 8002dea:	4b10      	ldr	r3, [pc, #64]	; (8002e2c <StartTaskSetHome+0x2b4>)
 8002dec:	2201      	movs	r2, #1
 8002dee:	70da      	strb	r2, [r3, #3]
					Angle.AngleLink4 = 90;
 8002df0:	4b11      	ldr	r3, [pc, #68]	; (8002e38 <StartTaskSetHome+0x2c0>)
 8002df2:	4a1f      	ldr	r2, [pc, #124]	; (8002e70 <StartTaskSetHome+0x2f8>)
 8002df4:	60da      	str	r2, [r3, #12]
					Setpoint.p0_4 = 90;
 8002df6:	4b11      	ldr	r3, [pc, #68]	; (8002e3c <StartTaskSetHome+0x2c4>)
 8002df8:	4a1d      	ldr	r2, [pc, #116]	; (8002e70 <StartTaskSetHome+0x2f8>)
 8002dfa:	62da      	str	r2, [r3, #44]	; 0x2c
 8002dfc:	e00a      	b.n	8002e14 <StartTaskSetHome+0x29c>
				}
			}
			else {
				Drive(&Motor_LINK4, &htim9, SpeedSetHomeJ.SpeedSetHomeJ4, TIM_CHANNEL_1, TIM_CHANNEL_2);
 8002dfe:	4b0c      	ldr	r3, [pc, #48]	; (8002e30 <StartTaskSetHome+0x2b8>)
 8002e00:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002e04:	461a      	mov	r2, r3
 8002e06:	2304      	movs	r3, #4
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	4919      	ldr	r1, [pc, #100]	; (8002e74 <StartTaskSetHome+0x2fc>)
 8002e0e:	481a      	ldr	r0, [pc, #104]	; (8002e78 <StartTaskSetHome+0x300>)
 8002e10:	f7fe fa15 	bl	800123e <Drive>
		}
//		if(sethomeJ.sethomeJ1 == 1 && sethomeJ.sethomeJ2 == 1 && sethomeJ.sethomeJ3 == 1 && sethomeJ.sethomeJ4 == 1){
//			FlagStart.startProgram = 1;
//		}
	}
    osDelay(10);
 8002e14:	200a      	movs	r0, #10
 8002e16:	f004 fe3e 	bl	8007a96 <osDelay>
	sensor.sensor1 = HAL_GPIO_ReadPin(Sensor_J1_GPIO_Port, Sensor_J1_Pin);
 8002e1a:	e6b1      	b.n	8002b80 <StartTaskSetHome+0x8>
 8002e1c:	40020800 	.word	0x40020800
 8002e20:	2000075c 	.word	0x2000075c
 8002e24:	40020000 	.word	0x40020000
 8002e28:	20000748 	.word	0x20000748
 8002e2c:	20000758 	.word	0x20000758
 8002e30:	20000750 	.word	0x20000750
 8002e34:	20001370 	.word	0x20001370
 8002e38:	20000760 	.word	0x20000760
 8002e3c:	20000770 	.word	0x20000770
 8002e40:	40568000 	.word	0x40568000
 8002e44:	c0568000 	.word	0xc0568000
 8002e48:	200005b8 	.word	0x200005b8
 8002e4c:	200013b8 	.word	0x200013b8
 8002e50:	20001470 	.word	0x20001470
 8002e54:	433b0000 	.word	0x433b0000
 8002e58:	20000528 	.word	0x20000528
 8002e5c:	200014b8 	.word	0x200014b8
 8002e60:	20001570 	.word	0x20001570
 8002e64:	c3070000 	.word	0xc3070000
 8002e68:	200015b8 	.word	0x200015b8
 8002e6c:	20001670 	.word	0x20001670
 8002e70:	42b40000 	.word	0x42b40000
 8002e74:	20000600 	.word	0x20000600
 8002e78:	200016b8 	.word	0x200016b8

08002e7c <StartTaskPID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskPID */
void StartTaskPID(void const * argument)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskPID */
  /* Infinite loop */
  for(;;)
  {
	  if(sethomeJ.sethomeJ1 == 1)	PID_LINK1_Pos();
 8002e84:	4b0d      	ldr	r3, [pc, #52]	; (8002ebc <StartTaskPID+0x40>)
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d101      	bne.n	8002e90 <StartTaskPID+0x14>
 8002e8c:	f7fe fe8a 	bl	8001ba4 <PID_LINK1_Pos>
	  if(sethomeJ.sethomeJ2 == 1)	PID_LINK2_Pos();
 8002e90:	4b0a      	ldr	r3, [pc, #40]	; (8002ebc <StartTaskPID+0x40>)
 8002e92:	785b      	ldrb	r3, [r3, #1]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d101      	bne.n	8002e9c <StartTaskPID+0x20>
 8002e98:	f7fe ff3c 	bl	8001d14 <PID_LINK2_Pos>
	  if(sethomeJ.sethomeJ3 == 1)	PID_LINK3_Pos();
 8002e9c:	4b07      	ldr	r3, [pc, #28]	; (8002ebc <StartTaskPID+0x40>)
 8002e9e:	789b      	ldrb	r3, [r3, #2]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d101      	bne.n	8002ea8 <StartTaskPID+0x2c>
 8002ea4:	f7fe fff0 	bl	8001e88 <PID_LINK3_Pos>
	  if(sethomeJ.sethomeJ4 == 1)	PID_LINK4_Pos();
 8002ea8:	4b04      	ldr	r3, [pc, #16]	; (8002ebc <StartTaskPID+0x40>)
 8002eaa:	78db      	ldrb	r3, [r3, #3]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d101      	bne.n	8002eb4 <StartTaskPID+0x38>
 8002eb0:	f7ff f8a4 	bl	8001ffc <PID_LINK4_Pos>

	  osDelay(10);
 8002eb4:	200a      	movs	r0, #10
 8002eb6:	f004 fdee 	bl	8007a96 <osDelay>
	  if(sethomeJ.sethomeJ1 == 1)	PID_LINK1_Pos();
 8002eba:	e7e3      	b.n	8002e84 <StartTaskPID+0x8>
 8002ebc:	20000758 	.word	0x20000758

08002ec0 <StartTaskTrajectory>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskTrajectory */
void StartTaskTrajectory(void const * argument)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskTrajectory */
  /* Infinite loop */
  static uint8_t mode = 0;
  for(;;)
  {
	if(FlagStart.startProgram == 1){
 8002ec8:	4bae      	ldr	r3, [pc, #696]	; (8003184 <StartTaskTrajectory+0x2c4>)
 8002eca:	785b      	ldrb	r3, [r3, #1]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	f040 8154 	bne.w	800317a <StartTaskTrajectory+0x2ba>
		switch(mode){
 8002ed2:	4bad      	ldr	r3, [pc, #692]	; (8003188 <StartTaskTrajectory+0x2c8>)
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	f200 814e 	bhi.w	8003178 <StartTaskTrajectory+0x2b8>
 8002edc:	a201      	add	r2, pc, #4	; (adr r2, 8002ee4 <StartTaskTrajectory+0x24>)
 8002ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee2:	bf00      	nop
 8002ee4:	08002ef9 	.word	0x08002ef9
 8002ee8:	08002f69 	.word	0x08002f69
 8002eec:	08002fd9 	.word	0x08002fd9
 8002ef0:	08003049 	.word	0x08003049
 8002ef4:	080030b9 	.word	0x080030b9
			case 0:
				if(T1 < Tf){
 8002ef8:	4ba4      	ldr	r3, [pc, #656]	; (800318c <StartTaskTrajectory+0x2cc>)
 8002efa:	ed93 7a00 	vldr	s14, [r3]
 8002efe:	4ba4      	ldr	r3, [pc, #656]	; (8003190 <StartTaskTrajectory+0x2d0>)
 8002f00:	edd3 7a00 	vldr	s15, [r3]
 8002f04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0c:	d528      	bpl.n	8002f60 <StartTaskTrajectory+0xa0>
					T1 += 5;
 8002f0e:	4b9f      	ldr	r3, [pc, #636]	; (800318c <StartTaskTrajectory+0x2cc>)
 8002f10:	edd3 7a00 	vldr	s15, [r3]
 8002f14:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002f18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f1c:	4b9b      	ldr	r3, [pc, #620]	; (800318c <StartTaskTrajectory+0x2cc>)
 8002f1e:	edc3 7a00 	vstr	s15, [r3]
					Angle.AngleLink1 = p(Setpoint.p0_1, Setpoint.setpoint1, Tf, 0, 0, T1);
 8002f22:	4b9c      	ldr	r3, [pc, #624]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8002f24:	edd3 7a08 	vldr	s15, [r3, #32]
 8002f28:	4b9a      	ldr	r3, [pc, #616]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8002f2a:	ed93 7a00 	vldr	s14, [r3]
 8002f2e:	4b98      	ldr	r3, [pc, #608]	; (8003190 <StartTaskTrajectory+0x2d0>)
 8002f30:	edd3 6a00 	vldr	s13, [r3]
 8002f34:	4b95      	ldr	r3, [pc, #596]	; (800318c <StartTaskTrajectory+0x2cc>)
 8002f36:	ed93 6a00 	vldr	s12, [r3]
 8002f3a:	eef0 2a46 	vmov.f32	s5, s12
 8002f3e:	ed9f 2a96 	vldr	s4, [pc, #600]	; 8003198 <StartTaskTrajectory+0x2d8>
 8002f42:	eddf 1a95 	vldr	s3, [pc, #596]	; 8003198 <StartTaskTrajectory+0x2d8>
 8002f46:	eeb0 1a66 	vmov.f32	s2, s13
 8002f4a:	eef0 0a47 	vmov.f32	s1, s14
 8002f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f52:	f7fe fb77 	bl	8001644 <p>
 8002f56:	eef0 7a40 	vmov.f32	s15, s0
 8002f5a:	4b90      	ldr	r3, [pc, #576]	; (800319c <StartTaskTrajectory+0x2dc>)
 8002f5c:	edc3 7a00 	vstr	s15, [r3]
				}
				mode = 1;
 8002f60:	4b89      	ldr	r3, [pc, #548]	; (8003188 <StartTaskTrajectory+0x2c8>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	701a      	strb	r2, [r3, #0]
				break;
 8002f66:	e108      	b.n	800317a <StartTaskTrajectory+0x2ba>
			case 1:
				if(T2 < Tf){
 8002f68:	4b8d      	ldr	r3, [pc, #564]	; (80031a0 <StartTaskTrajectory+0x2e0>)
 8002f6a:	ed93 7a00 	vldr	s14, [r3]
 8002f6e:	4b88      	ldr	r3, [pc, #544]	; (8003190 <StartTaskTrajectory+0x2d0>)
 8002f70:	edd3 7a00 	vldr	s15, [r3]
 8002f74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f7c:	d528      	bpl.n	8002fd0 <StartTaskTrajectory+0x110>
					T2 += 5;
 8002f7e:	4b88      	ldr	r3, [pc, #544]	; (80031a0 <StartTaskTrajectory+0x2e0>)
 8002f80:	edd3 7a00 	vldr	s15, [r3]
 8002f84:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002f88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f8c:	4b84      	ldr	r3, [pc, #528]	; (80031a0 <StartTaskTrajectory+0x2e0>)
 8002f8e:	edc3 7a00 	vstr	s15, [r3]
					Angle.AngleLink2 = p(Setpoint.p0_2, Setpoint.setpoint2, Tf, 0, 0, T2);
 8002f92:	4b80      	ldr	r3, [pc, #512]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8002f94:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002f98:	4b7e      	ldr	r3, [pc, #504]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8002f9a:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f9e:	4b7c      	ldr	r3, [pc, #496]	; (8003190 <StartTaskTrajectory+0x2d0>)
 8002fa0:	edd3 6a00 	vldr	s13, [r3]
 8002fa4:	4b7e      	ldr	r3, [pc, #504]	; (80031a0 <StartTaskTrajectory+0x2e0>)
 8002fa6:	ed93 6a00 	vldr	s12, [r3]
 8002faa:	eef0 2a46 	vmov.f32	s5, s12
 8002fae:	ed9f 2a7a 	vldr	s4, [pc, #488]	; 8003198 <StartTaskTrajectory+0x2d8>
 8002fb2:	eddf 1a79 	vldr	s3, [pc, #484]	; 8003198 <StartTaskTrajectory+0x2d8>
 8002fb6:	eeb0 1a66 	vmov.f32	s2, s13
 8002fba:	eef0 0a47 	vmov.f32	s1, s14
 8002fbe:	eeb0 0a67 	vmov.f32	s0, s15
 8002fc2:	f7fe fb3f 	bl	8001644 <p>
 8002fc6:	eef0 7a40 	vmov.f32	s15, s0
 8002fca:	4b74      	ldr	r3, [pc, #464]	; (800319c <StartTaskTrajectory+0x2dc>)
 8002fcc:	edc3 7a01 	vstr	s15, [r3, #4]
				}
				mode = 2;
 8002fd0:	4b6d      	ldr	r3, [pc, #436]	; (8003188 <StartTaskTrajectory+0x2c8>)
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	701a      	strb	r2, [r3, #0]
				break;
 8002fd6:	e0d0      	b.n	800317a <StartTaskTrajectory+0x2ba>

			case 2:
				if(T3 < Tf){
 8002fd8:	4b72      	ldr	r3, [pc, #456]	; (80031a4 <StartTaskTrajectory+0x2e4>)
 8002fda:	ed93 7a00 	vldr	s14, [r3]
 8002fde:	4b6c      	ldr	r3, [pc, #432]	; (8003190 <StartTaskTrajectory+0x2d0>)
 8002fe0:	edd3 7a00 	vldr	s15, [r3]
 8002fe4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fec:	d528      	bpl.n	8003040 <StartTaskTrajectory+0x180>
					T3 += 5;
 8002fee:	4b6d      	ldr	r3, [pc, #436]	; (80031a4 <StartTaskTrajectory+0x2e4>)
 8002ff0:	edd3 7a00 	vldr	s15, [r3]
 8002ff4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002ff8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ffc:	4b69      	ldr	r3, [pc, #420]	; (80031a4 <StartTaskTrajectory+0x2e4>)
 8002ffe:	edc3 7a00 	vstr	s15, [r3]
					Angle.AngleLink3 = p(Setpoint.p0_3, Setpoint.setpoint3, Tf, 0, 0, T3);
 8003002:	4b64      	ldr	r3, [pc, #400]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8003004:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003008:	4b62      	ldr	r3, [pc, #392]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800300a:	ed93 7a02 	vldr	s14, [r3, #8]
 800300e:	4b60      	ldr	r3, [pc, #384]	; (8003190 <StartTaskTrajectory+0x2d0>)
 8003010:	edd3 6a00 	vldr	s13, [r3]
 8003014:	4b63      	ldr	r3, [pc, #396]	; (80031a4 <StartTaskTrajectory+0x2e4>)
 8003016:	ed93 6a00 	vldr	s12, [r3]
 800301a:	eef0 2a46 	vmov.f32	s5, s12
 800301e:	ed9f 2a5e 	vldr	s4, [pc, #376]	; 8003198 <StartTaskTrajectory+0x2d8>
 8003022:	eddf 1a5d 	vldr	s3, [pc, #372]	; 8003198 <StartTaskTrajectory+0x2d8>
 8003026:	eeb0 1a66 	vmov.f32	s2, s13
 800302a:	eef0 0a47 	vmov.f32	s1, s14
 800302e:	eeb0 0a67 	vmov.f32	s0, s15
 8003032:	f7fe fb07 	bl	8001644 <p>
 8003036:	eef0 7a40 	vmov.f32	s15, s0
 800303a:	4b58      	ldr	r3, [pc, #352]	; (800319c <StartTaskTrajectory+0x2dc>)
 800303c:	edc3 7a02 	vstr	s15, [r3, #8]
				}
				mode = 3;
 8003040:	4b51      	ldr	r3, [pc, #324]	; (8003188 <StartTaskTrajectory+0x2c8>)
 8003042:	2203      	movs	r2, #3
 8003044:	701a      	strb	r2, [r3, #0]
				break;
 8003046:	e098      	b.n	800317a <StartTaskTrajectory+0x2ba>
			case 3:
				if(T4 < Tf){
 8003048:	4b57      	ldr	r3, [pc, #348]	; (80031a8 <StartTaskTrajectory+0x2e8>)
 800304a:	ed93 7a00 	vldr	s14, [r3]
 800304e:	4b50      	ldr	r3, [pc, #320]	; (8003190 <StartTaskTrajectory+0x2d0>)
 8003050:	edd3 7a00 	vldr	s15, [r3]
 8003054:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800305c:	d528      	bpl.n	80030b0 <StartTaskTrajectory+0x1f0>
					T4 += 5;
 800305e:	4b52      	ldr	r3, [pc, #328]	; (80031a8 <StartTaskTrajectory+0x2e8>)
 8003060:	edd3 7a00 	vldr	s15, [r3]
 8003064:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003068:	ee77 7a87 	vadd.f32	s15, s15, s14
 800306c:	4b4e      	ldr	r3, [pc, #312]	; (80031a8 <StartTaskTrajectory+0x2e8>)
 800306e:	edc3 7a00 	vstr	s15, [r3]
					Angle.AngleLink4 = p(Setpoint.p0_4, Setpoint.setpoint4, Tf, 0, 0, T4);
 8003072:	4b48      	ldr	r3, [pc, #288]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8003074:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003078:	4b46      	ldr	r3, [pc, #280]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800307a:	ed93 7a03 	vldr	s14, [r3, #12]
 800307e:	4b44      	ldr	r3, [pc, #272]	; (8003190 <StartTaskTrajectory+0x2d0>)
 8003080:	edd3 6a00 	vldr	s13, [r3]
 8003084:	4b48      	ldr	r3, [pc, #288]	; (80031a8 <StartTaskTrajectory+0x2e8>)
 8003086:	ed93 6a00 	vldr	s12, [r3]
 800308a:	eef0 2a46 	vmov.f32	s5, s12
 800308e:	ed9f 2a42 	vldr	s4, [pc, #264]	; 8003198 <StartTaskTrajectory+0x2d8>
 8003092:	eddf 1a41 	vldr	s3, [pc, #260]	; 8003198 <StartTaskTrajectory+0x2d8>
 8003096:	eeb0 1a66 	vmov.f32	s2, s13
 800309a:	eef0 0a47 	vmov.f32	s1, s14
 800309e:	eeb0 0a67 	vmov.f32	s0, s15
 80030a2:	f7fe facf 	bl	8001644 <p>
 80030a6:	eef0 7a40 	vmov.f32	s15, s0
 80030aa:	4b3c      	ldr	r3, [pc, #240]	; (800319c <StartTaskTrajectory+0x2dc>)
 80030ac:	edc3 7a03 	vstr	s15, [r3, #12]
				}
				mode = 4;
 80030b0:	4b35      	ldr	r3, [pc, #212]	; (8003188 <StartTaskTrajectory+0x2c8>)
 80030b2:	2204      	movs	r2, #4
 80030b4:	701a      	strb	r2, [r3, #0]
				break;
 80030b6:	e060      	b.n	800317a <StartTaskTrajectory+0x2ba>
			case 4:

				  if (Setpoint.setpoint1 != Setpoint.preSetpoint1)
 80030b8:	4b36      	ldr	r3, [pc, #216]	; (8003194 <StartTaskTrajectory+0x2d4>)
 80030ba:	ed93 7a00 	vldr	s14, [r3]
 80030be:	4b35      	ldr	r3, [pc, #212]	; (8003194 <StartTaskTrajectory+0x2d4>)
 80030c0:	edd3 7a04 	vldr	s15, [r3, #16]
 80030c4:	eeb4 7a67 	vcmp.f32	s14, s15
 80030c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030cc:	d00b      	beq.n	80030e6 <StartTaskTrajectory+0x226>
				  {
					T1 = 0;
 80030ce:	4b2f      	ldr	r3, [pc, #188]	; (800318c <StartTaskTrajectory+0x2cc>)
 80030d0:	f04f 0200 	mov.w	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
					Setpoint.p0_1 = Angle.AngleLink1;
 80030d6:	4b31      	ldr	r3, [pc, #196]	; (800319c <StartTaskTrajectory+0x2dc>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a2e      	ldr	r2, [pc, #184]	; (8003194 <StartTaskTrajectory+0x2d4>)
 80030dc:	6213      	str	r3, [r2, #32]
					Setpoint.preSetpoint1 = Setpoint.setpoint1;
 80030de:	4b2d      	ldr	r3, [pc, #180]	; (8003194 <StartTaskTrajectory+0x2d4>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a2c      	ldr	r2, [pc, #176]	; (8003194 <StartTaskTrajectory+0x2d4>)
 80030e4:	6113      	str	r3, [r2, #16]
				  }
				  if (Setpoint.setpoint2 != Setpoint.preSetpoint2)
 80030e6:	4b2b      	ldr	r3, [pc, #172]	; (8003194 <StartTaskTrajectory+0x2d4>)
 80030e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80030ec:	4b29      	ldr	r3, [pc, #164]	; (8003194 <StartTaskTrajectory+0x2d4>)
 80030ee:	edd3 7a05 	vldr	s15, [r3, #20]
 80030f2:	eeb4 7a67 	vcmp.f32	s14, s15
 80030f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fa:	d00b      	beq.n	8003114 <StartTaskTrajectory+0x254>
				  {
					T2 = 0;
 80030fc:	4b28      	ldr	r3, [pc, #160]	; (80031a0 <StartTaskTrajectory+0x2e0>)
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	601a      	str	r2, [r3, #0]
					Setpoint.p0_2 = Angle.AngleLink2;
 8003104:	4b25      	ldr	r3, [pc, #148]	; (800319c <StartTaskTrajectory+0x2dc>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	4a22      	ldr	r2, [pc, #136]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800310a:	6253      	str	r3, [r2, #36]	; 0x24
					Setpoint.preSetpoint2 = Setpoint.setpoint2;
 800310c:	4b21      	ldr	r3, [pc, #132]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	4a20      	ldr	r2, [pc, #128]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8003112:	6153      	str	r3, [r2, #20]
				  }
				  if (Setpoint.setpoint3 != Setpoint.preSetpoint3)
 8003114:	4b1f      	ldr	r3, [pc, #124]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8003116:	ed93 7a02 	vldr	s14, [r3, #8]
 800311a:	4b1e      	ldr	r3, [pc, #120]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800311c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003120:	eeb4 7a67 	vcmp.f32	s14, s15
 8003124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003128:	d00b      	beq.n	8003142 <StartTaskTrajectory+0x282>
				  {
					T3 = 0;
 800312a:	4b1e      	ldr	r3, [pc, #120]	; (80031a4 <StartTaskTrajectory+0x2e4>)
 800312c:	f04f 0200 	mov.w	r2, #0
 8003130:	601a      	str	r2, [r3, #0]
					Setpoint.p0_3 = Angle.AngleLink3;
 8003132:	4b1a      	ldr	r3, [pc, #104]	; (800319c <StartTaskTrajectory+0x2dc>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	4a17      	ldr	r2, [pc, #92]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8003138:	6293      	str	r3, [r2, #40]	; 0x28
					Setpoint.preSetpoint3 = Setpoint.setpoint3;
 800313a:	4b16      	ldr	r3, [pc, #88]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	4a15      	ldr	r2, [pc, #84]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8003140:	6193      	str	r3, [r2, #24]
				  }
				  if (Setpoint.setpoint4 != Setpoint.preSetpoint4)
 8003142:	4b14      	ldr	r3, [pc, #80]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8003144:	ed93 7a03 	vldr	s14, [r3, #12]
 8003148:	4b12      	ldr	r3, [pc, #72]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800314a:	edd3 7a07 	vldr	s15, [r3, #28]
 800314e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003156:	d00b      	beq.n	8003170 <StartTaskTrajectory+0x2b0>
				  {
					T4 = 0;
 8003158:	4b13      	ldr	r3, [pc, #76]	; (80031a8 <StartTaskTrajectory+0x2e8>)
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	601a      	str	r2, [r3, #0]
					Setpoint.p0_4 = Angle.AngleLink4;
 8003160:	4b0e      	ldr	r3, [pc, #56]	; (800319c <StartTaskTrajectory+0x2dc>)
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	4a0b      	ldr	r2, [pc, #44]	; (8003194 <StartTaskTrajectory+0x2d4>)
 8003166:	62d3      	str	r3, [r2, #44]	; 0x2c
					Setpoint.preSetpoint4 = Setpoint.setpoint4;
 8003168:	4b0a      	ldr	r3, [pc, #40]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	4a09      	ldr	r2, [pc, #36]	; (8003194 <StartTaskTrajectory+0x2d4>)
 800316e:	61d3      	str	r3, [r2, #28]
				  }
				  mode = 0;
 8003170:	4b05      	ldr	r3, [pc, #20]	; (8003188 <StartTaskTrajectory+0x2c8>)
 8003172:	2200      	movs	r2, #0
 8003174:	701a      	strb	r2, [r3, #0]

				  break;
 8003176:	e000      	b.n	800317a <StartTaskTrajectory+0x2ba>
			default:
			  break;
 8003178:	bf00      	nop
		}

	}
    osDelay(1);
 800317a:	2001      	movs	r0, #1
 800317c:	f004 fc8b 	bl	8007a96 <osDelay>
	if(FlagStart.startProgram == 1){
 8003180:	e6a2      	b.n	8002ec8 <StartTaskTrajectory+0x8>
 8003182:	bf00      	nop
 8003184:	20000748 	.word	0x20000748
 8003188:	20001b74 	.word	0x20001b74
 800318c:	20000ad4 	.word	0x20000ad4
 8003190:	20000000 	.word	0x20000000
 8003194:	20000770 	.word	0x20000770
 8003198:	00000000 	.word	0x00000000
 800319c:	20000760 	.word	0x20000760
 80031a0:	20000ad8 	.word	0x20000ad8
 80031a4:	20000adc 	.word	0x20000adc
 80031a8:	20000ae0 	.word	0x20000ae0

080031ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031b0:	b088      	sub	sp, #32
 80031b2:	af06      	add	r7, sp, #24
 80031b4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a29      	ldr	r2, [pc, #164]	; (8003260 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d101      	bne.n	80031c4 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 80031c0:	f000 fd2a 	bl	8003c18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim->Instance == TIM12){
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a26      	ldr	r2, [pc, #152]	; (8003264 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d142      	bne.n	8003254 <HAL_TIM_PeriodElapsedCallback+0xa8>
	if(FlagStart.startProgram == 1){
 80031ce:	4b26      	ldr	r3, [pc, #152]	; (8003268 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80031d0:	785b      	ldrb	r3, [r3, #1]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d13e      	bne.n	8003254 <HAL_TIM_PeriodElapsedCallback+0xa8>
		count_timer++;
 80031d6:	4b25      	ldr	r3, [pc, #148]	; (800326c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80031d8:	881b      	ldrh	r3, [r3, #0]
 80031da:	3301      	adds	r3, #1
 80031dc:	b29a      	uxth	r2, r3
 80031de:	4b23      	ldr	r3, [pc, #140]	; (800326c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80031e0:	801a      	strh	r2, [r3, #0]
		if(count_timer >= 200){
 80031e2:	4b22      	ldr	r3, [pc, #136]	; (800326c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80031e4:	881b      	ldrh	r3, [r3, #0]
 80031e6:	2bc7      	cmp	r3, #199	; 0xc7
 80031e8:	d934      	bls.n	8003254 <HAL_TIM_PeriodElapsedCallback+0xa8>
		  sprintf(dataAngle, "t1:%.1f,t2:%.1f,t3:%.1f,t4:%.1f\n", (float)Angle.AngleLink1, (float)Angle.AngleLink2, (float)Angle.AngleLink3, (float)Angle.AngleLink4);
 80031ea:	4b21      	ldr	r3, [pc, #132]	; (8003270 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fd f9aa 	bl	8000548 <__aeabi_f2d>
 80031f4:	4682      	mov	sl, r0
 80031f6:	468b      	mov	fp, r1
 80031f8:	4b1d      	ldr	r3, [pc, #116]	; (8003270 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fd f9a3 	bl	8000548 <__aeabi_f2d>
 8003202:	4604      	mov	r4, r0
 8003204:	460d      	mov	r5, r1
 8003206:	4b1a      	ldr	r3, [pc, #104]	; (8003270 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	4618      	mov	r0, r3
 800320c:	f7fd f99c 	bl	8000548 <__aeabi_f2d>
 8003210:	4680      	mov	r8, r0
 8003212:	4689      	mov	r9, r1
 8003214:	4b16      	ldr	r3, [pc, #88]	; (8003270 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	4618      	mov	r0, r3
 800321a:	f7fd f995 	bl	8000548 <__aeabi_f2d>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003226:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800322a:	e9cd 4500 	strd	r4, r5, [sp]
 800322e:	4652      	mov	r2, sl
 8003230:	465b      	mov	r3, fp
 8003232:	4910      	ldr	r1, [pc, #64]	; (8003274 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8003234:	4810      	ldr	r0, [pc, #64]	; (8003278 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8003236:	f007 fc41 	bl	800aabc <siprintf>
		  HAL_UART_Transmit_IT(&huart1, (uint8_t*)dataAngle, strlen(dataAngle));
 800323a:	480f      	ldr	r0, [pc, #60]	; (8003278 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800323c:	f7fd f818 	bl	8000270 <strlen>
 8003240:	4603      	mov	r3, r0
 8003242:	b29b      	uxth	r3, r3
 8003244:	461a      	mov	r2, r3
 8003246:	490c      	ldr	r1, [pc, #48]	; (8003278 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8003248:	480c      	ldr	r0, [pc, #48]	; (800327c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800324a:	f003 fa99 	bl	8006780 <HAL_UART_Transmit_IT>
		  count_timer = 0;
 800324e:	4b07      	ldr	r3, [pc, #28]	; (800326c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8003250:	2200      	movs	r2, #0
 8003252:	801a      	strh	r2, [r3, #0]
		}
	}
  }
  /* USER CODE END Callback 1 */
}
 8003254:	bf00      	nop
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800325e:	bf00      	nop
 8003260:	40002000 	.word	0x40002000
 8003264:	40001800 	.word	0x40001800
 8003268:	20000748 	.word	0x20000748
 800326c:	20001368 	.word	0x20001368
 8003270:	20000760 	.word	0x20000760
 8003274:	0800e0d0 	.word	0x0800e0d0
 8003278:	200012e8 	.word	0x200012e8
 800327c:	20000690 	.word	0x20000690

08003280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003284:	b672      	cpsid	i
}
 8003286:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003288:	e7fe      	b.n	8003288 <Error_Handler+0x8>
	...

0800328c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003292:	2300      	movs	r3, #0
 8003294:	607b      	str	r3, [r7, #4]
 8003296:	4b12      	ldr	r3, [pc, #72]	; (80032e0 <HAL_MspInit+0x54>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	4a11      	ldr	r2, [pc, #68]	; (80032e0 <HAL_MspInit+0x54>)
 800329c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032a0:	6453      	str	r3, [r2, #68]	; 0x44
 80032a2:	4b0f      	ldr	r3, [pc, #60]	; (80032e0 <HAL_MspInit+0x54>)
 80032a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032aa:	607b      	str	r3, [r7, #4]
 80032ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	603b      	str	r3, [r7, #0]
 80032b2:	4b0b      	ldr	r3, [pc, #44]	; (80032e0 <HAL_MspInit+0x54>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	4a0a      	ldr	r2, [pc, #40]	; (80032e0 <HAL_MspInit+0x54>)
 80032b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032bc:	6413      	str	r3, [r2, #64]	; 0x40
 80032be:	4b08      	ldr	r3, [pc, #32]	; (80032e0 <HAL_MspInit+0x54>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c6:	603b      	str	r3, [r7, #0]
 80032c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80032ca:	2200      	movs	r2, #0
 80032cc:	210f      	movs	r1, #15
 80032ce:	f06f 0001 	mvn.w	r0, #1
 80032d2:	f000 fd90 	bl	8003df6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032d6:	bf00      	nop
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40023800 	.word	0x40023800

080032e4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b090      	sub	sp, #64	; 0x40
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	605a      	str	r2, [r3, #4]
 80032f6:	609a      	str	r2, [r3, #8]
 80032f8:	60da      	str	r2, [r3, #12]
 80032fa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a78      	ldr	r2, [pc, #480]	; (80034e4 <HAL_TIM_Encoder_MspInit+0x200>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d135      	bne.n	8003372 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	62bb      	str	r3, [r7, #40]	; 0x28
 800330a:	4b77      	ldr	r3, [pc, #476]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 800330c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330e:	4a76      	ldr	r2, [pc, #472]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003310:	f043 0301 	orr.w	r3, r3, #1
 8003314:	6453      	str	r3, [r2, #68]	; 0x44
 8003316:	4b74      	ldr	r3, [pc, #464]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003320:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003322:	2300      	movs	r3, #0
 8003324:	627b      	str	r3, [r7, #36]	; 0x24
 8003326:	4b70      	ldr	r3, [pc, #448]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332a:	4a6f      	ldr	r2, [pc, #444]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 800332c:	f043 0301 	orr.w	r3, r3, #1
 8003330:	6313      	str	r3, [r2, #48]	; 0x30
 8003332:	4b6d      	ldr	r3, [pc, #436]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	627b      	str	r3, [r7, #36]	; 0x24
 800333c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_J1_Pin|ENC_B_J1_Pin;
 800333e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003342:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003344:	2302      	movs	r3, #2
 8003346:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003348:	2300      	movs	r3, #0
 800334a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800334c:	2300      	movs	r3, #0
 800334e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003350:	2301      	movs	r3, #1
 8003352:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003354:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003358:	4619      	mov	r1, r3
 800335a:	4864      	ldr	r0, [pc, #400]	; (80034ec <HAL_TIM_Encoder_MspInit+0x208>)
 800335c:	f001 f97c 	bl	8004658 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8003360:	2200      	movs	r2, #0
 8003362:	2105      	movs	r1, #5
 8003364:	2018      	movs	r0, #24
 8003366:	f000 fd46 	bl	8003df6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800336a:	2018      	movs	r0, #24
 800336c:	f000 fd5f 	bl	8003e2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003370:	e0b3      	b.n	80034da <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM2)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800337a:	d14b      	bne.n	8003414 <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800337c:	2300      	movs	r3, #0
 800337e:	623b      	str	r3, [r7, #32]
 8003380:	4b59      	ldr	r3, [pc, #356]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003384:	4a58      	ldr	r2, [pc, #352]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003386:	f043 0301 	orr.w	r3, r3, #1
 800338a:	6413      	str	r3, [r2, #64]	; 0x40
 800338c:	4b56      	ldr	r3, [pc, #344]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	623b      	str	r3, [r7, #32]
 8003396:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003398:	2300      	movs	r3, #0
 800339a:	61fb      	str	r3, [r7, #28]
 800339c:	4b52      	ldr	r3, [pc, #328]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 800339e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a0:	4a51      	ldr	r2, [pc, #324]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	6313      	str	r3, [r2, #48]	; 0x30
 80033a8:	4b4f      	ldr	r3, [pc, #316]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 80033aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	61fb      	str	r3, [r7, #28]
 80033b2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b4:	2300      	movs	r3, #0
 80033b6:	61bb      	str	r3, [r7, #24]
 80033b8:	4b4b      	ldr	r3, [pc, #300]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 80033ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033bc:	4a4a      	ldr	r2, [pc, #296]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 80033be:	f043 0302 	orr.w	r3, r3, #2
 80033c2:	6313      	str	r3, [r2, #48]	; 0x30
 80033c4:	4b48      	ldr	r3, [pc, #288]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 80033c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	61bb      	str	r3, [r7, #24]
 80033ce:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENC_A_J2_Pin;
 80033d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d6:	2302      	movs	r3, #2
 80033d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033de:	2300      	movs	r3, #0
 80033e0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033e2:	2301      	movs	r3, #1
 80033e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ENC_A_J2_GPIO_Port, &GPIO_InitStruct);
 80033e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033ea:	4619      	mov	r1, r3
 80033ec:	483f      	ldr	r0, [pc, #252]	; (80034ec <HAL_TIM_Encoder_MspInit+0x208>)
 80033ee:	f001 f933 	bl	8004658 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_B_J2_Pin;
 80033f2:	2308      	movs	r3, #8
 80033f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f6:	2302      	movs	r3, #2
 80033f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033fe:	2300      	movs	r3, #0
 8003400:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003402:	2301      	movs	r3, #1
 8003404:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ENC_B_J2_GPIO_Port, &GPIO_InitStruct);
 8003406:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800340a:	4619      	mov	r1, r3
 800340c:	4838      	ldr	r0, [pc, #224]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x20c>)
 800340e:	f001 f923 	bl	8004658 <HAL_GPIO_Init>
}
 8003412:	e062      	b.n	80034da <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM3)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a36      	ldr	r2, [pc, #216]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x210>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d12c      	bne.n	8003478 <HAL_TIM_Encoder_MspInit+0x194>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	617b      	str	r3, [r7, #20]
 8003422:	4b31      	ldr	r3, [pc, #196]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	4a30      	ldr	r2, [pc, #192]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003428:	f043 0302 	orr.w	r3, r3, #2
 800342c:	6413      	str	r3, [r2, #64]	; 0x40
 800342e:	4b2e      	ldr	r3, [pc, #184]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	617b      	str	r3, [r7, #20]
 8003438:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800343a:	2300      	movs	r3, #0
 800343c:	613b      	str	r3, [r7, #16]
 800343e:	4b2a      	ldr	r3, [pc, #168]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003442:	4a29      	ldr	r2, [pc, #164]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003444:	f043 0301 	orr.w	r3, r3, #1
 8003448:	6313      	str	r3, [r2, #48]	; 0x30
 800344a:	4b27      	ldr	r3, [pc, #156]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	613b      	str	r3, [r7, #16]
 8003454:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENC_A_J3_Pin|ENC_B_J3_Pin;
 8003456:	23c0      	movs	r3, #192	; 0xc0
 8003458:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800345a:	2302      	movs	r3, #2
 800345c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345e:	2300      	movs	r3, #0
 8003460:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003462:	2300      	movs	r3, #0
 8003464:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003466:	2302      	movs	r3, #2
 8003468:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800346a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800346e:	4619      	mov	r1, r3
 8003470:	481e      	ldr	r0, [pc, #120]	; (80034ec <HAL_TIM_Encoder_MspInit+0x208>)
 8003472:	f001 f8f1 	bl	8004658 <HAL_GPIO_Init>
}
 8003476:	e030      	b.n	80034da <HAL_TIM_Encoder_MspInit+0x1f6>
  else if(htim_encoder->Instance==TIM5)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a1e      	ldr	r2, [pc, #120]	; (80034f8 <HAL_TIM_Encoder_MspInit+0x214>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d12b      	bne.n	80034da <HAL_TIM_Encoder_MspInit+0x1f6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	4b18      	ldr	r3, [pc, #96]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	4a17      	ldr	r2, [pc, #92]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 800348c:	f043 0308 	orr.w	r3, r3, #8
 8003490:	6413      	str	r3, [r2, #64]	; 0x40
 8003492:	4b15      	ldr	r3, [pc, #84]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800349e:	2300      	movs	r3, #0
 80034a0:	60bb      	str	r3, [r7, #8]
 80034a2:	4b11      	ldr	r3, [pc, #68]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a6:	4a10      	ldr	r2, [pc, #64]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 80034a8:	f043 0301 	orr.w	r3, r3, #1
 80034ac:	6313      	str	r3, [r2, #48]	; 0x30
 80034ae:	4b0e      	ldr	r3, [pc, #56]	; (80034e8 <HAL_TIM_Encoder_MspInit+0x204>)
 80034b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	60bb      	str	r3, [r7, #8]
 80034b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_A_J4_Pin|ENC_B_J4_Pin;
 80034ba:	2303      	movs	r3, #3
 80034bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034be:	2302      	movs	r3, #2
 80034c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c2:	2300      	movs	r3, #0
 80034c4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c6:	2300      	movs	r3, #0
 80034c8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80034ca:	2302      	movs	r3, #2
 80034cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034d2:	4619      	mov	r1, r3
 80034d4:	4805      	ldr	r0, [pc, #20]	; (80034ec <HAL_TIM_Encoder_MspInit+0x208>)
 80034d6:	f001 f8bf 	bl	8004658 <HAL_GPIO_Init>
}
 80034da:	bf00      	nop
 80034dc:	3740      	adds	r7, #64	; 0x40
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	40010000 	.word	0x40010000
 80034e8:	40023800 	.word	0x40023800
 80034ec:	40020000 	.word	0x40020000
 80034f0:	40020400 	.word	0x40020400
 80034f4:	40000400 	.word	0x40000400
 80034f8:	40000c00 	.word	0x40000c00

080034fc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a2a      	ldr	r2, [pc, #168]	; (80035b4 <HAL_TIM_PWM_MspInit+0xb8>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d10e      	bne.n	800352c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800350e:	2300      	movs	r3, #0
 8003510:	617b      	str	r3, [r7, #20]
 8003512:	4b29      	ldr	r3, [pc, #164]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	4a28      	ldr	r2, [pc, #160]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 8003518:	f043 0304 	orr.w	r3, r3, #4
 800351c:	6413      	str	r3, [r2, #64]	; 0x40
 800351e:	4b26      	ldr	r3, [pc, #152]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	617b      	str	r3, [r7, #20]
 8003528:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800352a:	e03e      	b.n	80035aa <HAL_TIM_PWM_MspInit+0xae>
  else if(htim_pwm->Instance==TIM8)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a22      	ldr	r2, [pc, #136]	; (80035bc <HAL_TIM_PWM_MspInit+0xc0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d11e      	bne.n	8003574 <HAL_TIM_PWM_MspInit+0x78>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003536:	2300      	movs	r3, #0
 8003538:	613b      	str	r3, [r7, #16]
 800353a:	4b1f      	ldr	r3, [pc, #124]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 800353c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353e:	4a1e      	ldr	r2, [pc, #120]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 8003540:	f043 0302 	orr.w	r3, r3, #2
 8003544:	6453      	str	r3, [r2, #68]	; 0x44
 8003546:	4b1c      	ldr	r3, [pc, #112]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 8003548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	613b      	str	r3, [r7, #16]
 8003550:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8003552:	2200      	movs	r2, #0
 8003554:	2105      	movs	r1, #5
 8003556:	202b      	movs	r0, #43	; 0x2b
 8003558:	f000 fc4d 	bl	8003df6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800355c:	202b      	movs	r0, #43	; 0x2b
 800355e:	f000 fc66 	bl	8003e2e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 15, 0);
 8003562:	2200      	movs	r2, #0
 8003564:	210f      	movs	r1, #15
 8003566:	202d      	movs	r0, #45	; 0x2d
 8003568:	f000 fc45 	bl	8003df6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800356c:	202d      	movs	r0, #45	; 0x2d
 800356e:	f000 fc5e 	bl	8003e2e <HAL_NVIC_EnableIRQ>
}
 8003572:	e01a      	b.n	80035aa <HAL_TIM_PWM_MspInit+0xae>
  else if(htim_pwm->Instance==TIM9)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a11      	ldr	r2, [pc, #68]	; (80035c0 <HAL_TIM_PWM_MspInit+0xc4>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d115      	bne.n	80035aa <HAL_TIM_PWM_MspInit+0xae>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	4b0d      	ldr	r3, [pc, #52]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 8003584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003586:	4a0c      	ldr	r2, [pc, #48]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 8003588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800358c:	6453      	str	r3, [r2, #68]	; 0x44
 800358e:	4b0a      	ldr	r3, [pc, #40]	; (80035b8 <HAL_TIM_PWM_MspInit+0xbc>)
 8003590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003592:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003596:	60fb      	str	r3, [r7, #12]
 8003598:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 800359a:	2200      	movs	r2, #0
 800359c:	2105      	movs	r1, #5
 800359e:	2018      	movs	r0, #24
 80035a0:	f000 fc29 	bl	8003df6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80035a4:	2018      	movs	r0, #24
 80035a6:	f000 fc42 	bl	8003e2e <HAL_NVIC_EnableIRQ>
}
 80035aa:	bf00      	nop
 80035ac:	3718      	adds	r7, #24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	40000800 	.word	0x40000800
 80035b8:	40023800 	.word	0x40023800
 80035bc:	40010400 	.word	0x40010400
 80035c0:	40014000 	.word	0x40014000

080035c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM12)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a0e      	ldr	r2, [pc, #56]	; (800360c <HAL_TIM_Base_MspInit+0x48>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d115      	bne.n	8003602 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	4b0d      	ldr	r3, [pc, #52]	; (8003610 <HAL_TIM_Base_MspInit+0x4c>)
 80035dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035de:	4a0c      	ldr	r2, [pc, #48]	; (8003610 <HAL_TIM_Base_MspInit+0x4c>)
 80035e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035e4:	6413      	str	r3, [r2, #64]	; 0x40
 80035e6:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <HAL_TIM_Base_MspInit+0x4c>)
 80035e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	68fb      	ldr	r3, [r7, #12]
    /* TIM12 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 80035f2:	2200      	movs	r2, #0
 80035f4:	2105      	movs	r1, #5
 80035f6:	202b      	movs	r0, #43	; 0x2b
 80035f8:	f000 fbfd 	bl	8003df6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80035fc:	202b      	movs	r0, #43	; 0x2b
 80035fe:	f000 fc16 	bl	8003e2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8003602:	bf00      	nop
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40001800 	.word	0x40001800
 8003610:	40023800 	.word	0x40023800

08003614 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b08a      	sub	sp, #40	; 0x28
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361c:	f107 0314 	add.w	r3, r7, #20
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]
 8003624:	605a      	str	r2, [r3, #4]
 8003626:	609a      	str	r2, [r3, #8]
 8003628:	60da      	str	r2, [r3, #12]
 800362a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a37      	ldr	r2, [pc, #220]	; (8003710 <HAL_TIM_MspPostInit+0xfc>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d11f      	bne.n	8003676 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	613b      	str	r3, [r7, #16]
 800363a:	4b36      	ldr	r3, [pc, #216]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	4a35      	ldr	r2, [pc, #212]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 8003640:	f043 0308 	orr.w	r3, r3, #8
 8003644:	6313      	str	r3, [r2, #48]	; 0x30
 8003646:	4b33      	ldr	r3, [pc, #204]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	f003 0308 	and.w	r3, r3, #8
 800364e:	613b      	str	r3, [r7, #16]
 8003650:	693b      	ldr	r3, [r7, #16]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PMW3_A_Pin|PWM3_B_Pin|PWM2_A_Pin|PWM2_B_Pin;
 8003652:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003656:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003658:	2302      	movs	r3, #2
 800365a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365c:	2300      	movs	r3, #0
 800365e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003660:	2300      	movs	r3, #0
 8003662:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003664:	2302      	movs	r3, #2
 8003666:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003668:	f107 0314 	add.w	r3, r7, #20
 800366c:	4619      	mov	r1, r3
 800366e:	482a      	ldr	r0, [pc, #168]	; (8003718 <HAL_TIM_MspPostInit+0x104>)
 8003670:	f000 fff2 	bl	8004658 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8003674:	e047      	b.n	8003706 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a28      	ldr	r2, [pc, #160]	; (800371c <HAL_TIM_MspPostInit+0x108>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d11f      	bne.n	80036c0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003680:	2300      	movs	r3, #0
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	4b23      	ldr	r3, [pc, #140]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 8003686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003688:	4a22      	ldr	r2, [pc, #136]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 800368a:	f043 0304 	orr.w	r3, r3, #4
 800368e:	6313      	str	r3, [r2, #48]	; 0x30
 8003690:	4b20      	ldr	r3, [pc, #128]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 8003692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003694:	f003 0304 	and.w	r3, r3, #4
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM1_A_Pin|PWM1_B_Pin;
 800369c:	f44f 7340 	mov.w	r3, #768	; 0x300
 80036a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a2:	2302      	movs	r3, #2
 80036a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036aa:	2300      	movs	r3, #0
 80036ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80036ae:	2303      	movs	r3, #3
 80036b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036b2:	f107 0314 	add.w	r3, r7, #20
 80036b6:	4619      	mov	r1, r3
 80036b8:	4819      	ldr	r0, [pc, #100]	; (8003720 <HAL_TIM_MspPostInit+0x10c>)
 80036ba:	f000 ffcd 	bl	8004658 <HAL_GPIO_Init>
}
 80036be:	e022      	b.n	8003706 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM9)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a17      	ldr	r2, [pc, #92]	; (8003724 <HAL_TIM_MspPostInit+0x110>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d11d      	bne.n	8003706 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	60bb      	str	r3, [r7, #8]
 80036ce:	4b11      	ldr	r3, [pc, #68]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d2:	4a10      	ldr	r2, [pc, #64]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 80036d4:	f043 0301 	orr.w	r3, r3, #1
 80036d8:	6313      	str	r3, [r2, #48]	; 0x30
 80036da:	4b0e      	ldr	r3, [pc, #56]	; (8003714 <HAL_TIM_MspPostInit+0x100>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	60bb      	str	r3, [r7, #8]
 80036e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM4_A_Pin|PWM4_B_Pin;
 80036e6:	230c      	movs	r3, #12
 80036e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ea:	2302      	movs	r3, #2
 80036ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ee:	2300      	movs	r3, #0
 80036f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f2:	2300      	movs	r3, #0
 80036f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80036f6:	2303      	movs	r3, #3
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036fa:	f107 0314 	add.w	r3, r7, #20
 80036fe:	4619      	mov	r1, r3
 8003700:	4809      	ldr	r0, [pc, #36]	; (8003728 <HAL_TIM_MspPostInit+0x114>)
 8003702:	f000 ffa9 	bl	8004658 <HAL_GPIO_Init>
}
 8003706:	bf00      	nop
 8003708:	3728      	adds	r7, #40	; 0x28
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	40000800 	.word	0x40000800
 8003714:	40023800 	.word	0x40023800
 8003718:	40020c00 	.word	0x40020c00
 800371c:	40010400 	.word	0x40010400
 8003720:	40020800 	.word	0x40020800
 8003724:	40014000 	.word	0x40014000
 8003728:	40020000 	.word	0x40020000

0800372c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b08a      	sub	sp, #40	; 0x28
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003734:	f107 0314 	add.w	r3, r7, #20
 8003738:	2200      	movs	r2, #0
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	609a      	str	r2, [r3, #8]
 8003740:	60da      	str	r2, [r3, #12]
 8003742:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a34      	ldr	r2, [pc, #208]	; (800381c <HAL_UART_MspInit+0xf0>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d162      	bne.n	8003814 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800374e:	2300      	movs	r3, #0
 8003750:	613b      	str	r3, [r7, #16]
 8003752:	4b33      	ldr	r3, [pc, #204]	; (8003820 <HAL_UART_MspInit+0xf4>)
 8003754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003756:	4a32      	ldr	r2, [pc, #200]	; (8003820 <HAL_UART_MspInit+0xf4>)
 8003758:	f043 0310 	orr.w	r3, r3, #16
 800375c:	6453      	str	r3, [r2, #68]	; 0x44
 800375e:	4b30      	ldr	r3, [pc, #192]	; (8003820 <HAL_UART_MspInit+0xf4>)
 8003760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003762:	f003 0310 	and.w	r3, r3, #16
 8003766:	613b      	str	r3, [r7, #16]
 8003768:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	4b2c      	ldr	r3, [pc, #176]	; (8003820 <HAL_UART_MspInit+0xf4>)
 8003770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003772:	4a2b      	ldr	r2, [pc, #172]	; (8003820 <HAL_UART_MspInit+0xf4>)
 8003774:	f043 0302 	orr.w	r3, r3, #2
 8003778:	6313      	str	r3, [r2, #48]	; 0x30
 800377a:	4b29      	ldr	r3, [pc, #164]	; (8003820 <HAL_UART_MspInit+0xf4>)
 800377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	60fb      	str	r3, [r7, #12]
 8003784:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003786:	23c0      	movs	r3, #192	; 0xc0
 8003788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800378a:	2302      	movs	r3, #2
 800378c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378e:	2300      	movs	r3, #0
 8003790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003792:	2303      	movs	r3, #3
 8003794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003796:	2307      	movs	r3, #7
 8003798:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800379a:	f107 0314 	add.w	r3, r7, #20
 800379e:	4619      	mov	r1, r3
 80037a0:	4820      	ldr	r0, [pc, #128]	; (8003824 <HAL_UART_MspInit+0xf8>)
 80037a2:	f000 ff59 	bl	8004658 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80037a6:	4b20      	ldr	r3, [pc, #128]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037a8:	4a20      	ldr	r2, [pc, #128]	; (800382c <HAL_UART_MspInit+0x100>)
 80037aa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80037ac:	4b1e      	ldr	r3, [pc, #120]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037b2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037b4:	4b1c      	ldr	r3, [pc, #112]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037ba:	4b1b      	ldr	r3, [pc, #108]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037bc:	2200      	movs	r2, #0
 80037be:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80037c0:	4b19      	ldr	r3, [pc, #100]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037c6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037c8:	4b17      	ldr	r3, [pc, #92]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037ce:	4b16      	ldr	r3, [pc, #88]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80037d4:	4b14      	ldr	r3, [pc, #80]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80037da:	4b13      	ldr	r3, [pc, #76]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037dc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80037e0:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037e2:	4b11      	ldr	r3, [pc, #68]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80037e8:	480f      	ldr	r0, [pc, #60]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037ea:	f000 fb33 	bl	8003e54 <HAL_DMA_Init>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80037f4:	f7ff fd44 	bl	8003280 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a0b      	ldr	r2, [pc, #44]	; (8003828 <HAL_UART_MspInit+0xfc>)
 80037fc:	63da      	str	r2, [r3, #60]	; 0x3c
 80037fe:	4a0a      	ldr	r2, [pc, #40]	; (8003828 <HAL_UART_MspInit+0xfc>)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003804:	2200      	movs	r2, #0
 8003806:	2105      	movs	r1, #5
 8003808:	2025      	movs	r0, #37	; 0x25
 800380a:	f000 faf4 	bl	8003df6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800380e:	2025      	movs	r0, #37	; 0x25
 8003810:	f000 fb0d 	bl	8003e2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003814:	bf00      	nop
 8003816:	3728      	adds	r7, #40	; 0x28
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	40011000 	.word	0x40011000
 8003820:	40023800 	.word	0x40023800
 8003824:	40020400 	.word	0x40020400
 8003828:	200006d8 	.word	0x200006d8
 800382c:	40026440 	.word	0x40026440

08003830 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08e      	sub	sp, #56	; 0x38
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8003840:	2300      	movs	r3, #0
 8003842:	60fb      	str	r3, [r7, #12]
 8003844:	4b33      	ldr	r3, [pc, #204]	; (8003914 <HAL_InitTick+0xe4>)
 8003846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003848:	4a32      	ldr	r2, [pc, #200]	; (8003914 <HAL_InitTick+0xe4>)
 800384a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800384e:	6413      	str	r3, [r2, #64]	; 0x40
 8003850:	4b30      	ldr	r3, [pc, #192]	; (8003914 <HAL_InitTick+0xe4>)
 8003852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003858:	60fb      	str	r3, [r7, #12]
 800385a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800385c:	f107 0210 	add.w	r2, r7, #16
 8003860:	f107 0314 	add.w	r3, r7, #20
 8003864:	4611      	mov	r1, r2
 8003866:	4618      	mov	r0, r3
 8003868:	f001 fd5c 	bl	8005324 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800386c:	6a3b      	ldr	r3, [r7, #32]
 800386e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003872:	2b00      	cmp	r3, #0
 8003874:	d103      	bne.n	800387e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003876:	f001 fd2d 	bl	80052d4 <HAL_RCC_GetPCLK1Freq>
 800387a:	6378      	str	r0, [r7, #52]	; 0x34
 800387c:	e004      	b.n	8003888 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800387e:	f001 fd29 	bl	80052d4 <HAL_RCC_GetPCLK1Freq>
 8003882:	4603      	mov	r3, r0
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800388a:	4a23      	ldr	r2, [pc, #140]	; (8003918 <HAL_InitTick+0xe8>)
 800388c:	fba2 2303 	umull	r2, r3, r2, r3
 8003890:	0c9b      	lsrs	r3, r3, #18
 8003892:	3b01      	subs	r3, #1
 8003894:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8003896:	4b21      	ldr	r3, [pc, #132]	; (800391c <HAL_InitTick+0xec>)
 8003898:	4a21      	ldr	r2, [pc, #132]	; (8003920 <HAL_InitTick+0xf0>)
 800389a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 800389c:	4b1f      	ldr	r3, [pc, #124]	; (800391c <HAL_InitTick+0xec>)
 800389e:	f240 32e7 	movw	r2, #999	; 0x3e7
 80038a2:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 80038a4:	4a1d      	ldr	r2, [pc, #116]	; (800391c <HAL_InitTick+0xec>)
 80038a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a8:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 80038aa:	4b1c      	ldr	r3, [pc, #112]	; (800391c <HAL_InitTick+0xec>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038b0:	4b1a      	ldr	r3, [pc, #104]	; (800391c <HAL_InitTick+0xec>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038b6:	4b19      	ldr	r3, [pc, #100]	; (800391c <HAL_InitTick+0xec>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 80038bc:	4817      	ldr	r0, [pc, #92]	; (800391c <HAL_InitTick+0xec>)
 80038be:	f001 fd63 	bl	8005388 <HAL_TIM_Base_Init>
 80038c2:	4603      	mov	r3, r0
 80038c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80038c8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d11b      	bne.n	8003908 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 80038d0:	4812      	ldr	r0, [pc, #72]	; (800391c <HAL_InitTick+0xec>)
 80038d2:	f001 fda9 	bl	8005428 <HAL_TIM_Base_Start_IT>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80038dc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d111      	bne.n	8003908 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80038e4:	202d      	movs	r0, #45	; 0x2d
 80038e6:	f000 faa2 	bl	8003e2e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b0f      	cmp	r3, #15
 80038ee:	d808      	bhi.n	8003902 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 80038f0:	2200      	movs	r2, #0
 80038f2:	6879      	ldr	r1, [r7, #4]
 80038f4:	202d      	movs	r0, #45	; 0x2d
 80038f6:	f000 fa7e 	bl	8003df6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80038fa:	4a0a      	ldr	r2, [pc, #40]	; (8003924 <HAL_InitTick+0xf4>)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6013      	str	r3, [r2, #0]
 8003900:	e002      	b.n	8003908 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003908:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800390c:	4618      	mov	r0, r3
 800390e:	3738      	adds	r7, #56	; 0x38
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	40023800 	.word	0x40023800
 8003918:	431bde83 	.word	0x431bde83
 800391c:	20001b78 	.word	0x20001b78
 8003920:	40002000 	.word	0x40002000
 8003924:	20000008 	.word	0x20000008

08003928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800392c:	e7fe      	b.n	800392c <NMI_Handler+0x4>

0800392e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800392e:	b480      	push	{r7}
 8003930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003932:	e7fe      	b.n	8003932 <HardFault_Handler+0x4>

08003934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003938:	e7fe      	b.n	8003938 <MemManage_Handler+0x4>

0800393a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800393a:	b480      	push	{r7}
 800393c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800393e:	e7fe      	b.n	800393e <BusFault_Handler+0x4>

08003940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003944:	e7fe      	b.n	8003944 <UsageFault_Handler+0x4>

08003946 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003946:	b480      	push	{r7}
 8003948:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800394a:	bf00      	nop
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003958:	4803      	ldr	r0, [pc, #12]	; (8003968 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800395a:	f002 f821 	bl	80059a0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800395e:	4803      	ldr	r0, [pc, #12]	; (800396c <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8003960:	f002 f81e 	bl	80059a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003964:	bf00      	nop
 8003966:	bd80      	pop	{r7, pc}
 8003968:	20000450 	.word	0x20000450
 800396c:	20000600 	.word	0x20000600

08003970 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003974:	4802      	ldr	r0, [pc, #8]	; (8003980 <USART1_IRQHandler+0x10>)
 8003976:	f002 ff97 	bl	80068a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800397a:	bf00      	nop
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	20000690 	.word	0x20000690

08003984 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003988:	4803      	ldr	r0, [pc, #12]	; (8003998 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 800398a:	f002 f809 	bl	80059a0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800398e:	4803      	ldr	r0, [pc, #12]	; (800399c <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8003990:	f002 f806 	bl	80059a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8003994:	bf00      	nop
 8003996:	bd80      	pop	{r7, pc}
 8003998:	200005b8 	.word	0x200005b8
 800399c:	20000648 	.word	0x20000648

080039a0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80039a4:	4803      	ldr	r0, [pc, #12]	; (80039b4 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 80039a6:	f001 fffb 	bl	80059a0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim14);
 80039aa:	4803      	ldr	r0, [pc, #12]	; (80039b8 <TIM8_TRG_COM_TIM14_IRQHandler+0x18>)
 80039ac:	f001 fff8 	bl	80059a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80039b0:	bf00      	nop
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	200005b8 	.word	0x200005b8
 80039b8:	20001b78 	.word	0x20001b78

080039bc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80039c0:	4802      	ldr	r0, [pc, #8]	; (80039cc <DMA2_Stream2_IRQHandler+0x10>)
 80039c2:	f000 fbdf 	bl	8004184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	200006d8 	.word	0x200006d8

080039d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  return 1;
 80039d4:	2301      	movs	r3, #1
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <_kill>:

int _kill(int pid, int sig)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80039ea:	f007 f9cd 	bl	800ad88 <__errno>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2216      	movs	r2, #22
 80039f2:	601a      	str	r2, [r3, #0]
  return -1;
 80039f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3708      	adds	r7, #8
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <_exit>:

void _exit (int status)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a08:	f04f 31ff 	mov.w	r1, #4294967295
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7ff ffe7 	bl	80039e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a12:	e7fe      	b.n	8003a12 <_exit+0x12>

08003a14 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	e00a      	b.n	8003a3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a26:	f3af 8000 	nop.w
 8003a2a:	4601      	mov	r1, r0
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	60ba      	str	r2, [r7, #8]
 8003a32:	b2ca      	uxtb	r2, r1
 8003a34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	617b      	str	r3, [r7, #20]
 8003a3c:	697a      	ldr	r2, [r7, #20]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	dbf0      	blt.n	8003a26 <_read+0x12>
  }

  return len;
 8003a44:	687b      	ldr	r3, [r7, #4]
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3718      	adds	r7, #24
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b086      	sub	sp, #24
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	60f8      	str	r0, [r7, #12]
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	617b      	str	r3, [r7, #20]
 8003a5e:	e009      	b.n	8003a74 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	60ba      	str	r2, [r7, #8]
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	3301      	adds	r3, #1
 8003a72:	617b      	str	r3, [r7, #20]
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	dbf1      	blt.n	8003a60 <_write+0x12>
  }
  return len;
 8003a7c:	687b      	ldr	r3, [r7, #4]
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <_close>:

int _close(int file)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003a8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr

08003a9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b083      	sub	sp, #12
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
 8003aa6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003aae:	605a      	str	r2, [r3, #4]
  return 0;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr

08003abe <_isatty>:

int _isatty(int file)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ac6:	2301      	movs	r3, #1
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
	...

08003af0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b086      	sub	sp, #24
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003af8:	4a14      	ldr	r2, [pc, #80]	; (8003b4c <_sbrk+0x5c>)
 8003afa:	4b15      	ldr	r3, [pc, #84]	; (8003b50 <_sbrk+0x60>)
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b04:	4b13      	ldr	r3, [pc, #76]	; (8003b54 <_sbrk+0x64>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d102      	bne.n	8003b12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b0c:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <_sbrk+0x64>)
 8003b0e:	4a12      	ldr	r2, [pc, #72]	; (8003b58 <_sbrk+0x68>)
 8003b10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b12:	4b10      	ldr	r3, [pc, #64]	; (8003b54 <_sbrk+0x64>)
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4413      	add	r3, r2
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d207      	bcs.n	8003b30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b20:	f007 f932 	bl	800ad88 <__errno>
 8003b24:	4603      	mov	r3, r0
 8003b26:	220c      	movs	r2, #12
 8003b28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b2e:	e009      	b.n	8003b44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b30:	4b08      	ldr	r3, [pc, #32]	; (8003b54 <_sbrk+0x64>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b36:	4b07      	ldr	r3, [pc, #28]	; (8003b54 <_sbrk+0x64>)
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	4a05      	ldr	r2, [pc, #20]	; (8003b54 <_sbrk+0x64>)
 8003b40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b42:	68fb      	ldr	r3, [r7, #12]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3718      	adds	r7, #24
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	20020000 	.word	0x20020000
 8003b50:	00000400 	.word	0x00000400
 8003b54:	20001bc0 	.word	0x20001bc0
 8003b58:	20005a68 	.word	0x20005a68

08003b5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b60:	4b06      	ldr	r3, [pc, #24]	; (8003b7c <SystemInit+0x20>)
 8003b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b66:	4a05      	ldr	r2, [pc, #20]	; (8003b7c <SystemInit+0x20>)
 8003b68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b70:	bf00      	nop
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	e000ed00 	.word	0xe000ed00

08003b80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003b80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bb8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003b84:	f7ff ffea 	bl	8003b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b88:	480c      	ldr	r0, [pc, #48]	; (8003bbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b8a:	490d      	ldr	r1, [pc, #52]	; (8003bc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b8c:	4a0d      	ldr	r2, [pc, #52]	; (8003bc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b90:	e002      	b.n	8003b98 <LoopCopyDataInit>

08003b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b96:	3304      	adds	r3, #4

08003b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b9c:	d3f9      	bcc.n	8003b92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b9e:	4a0a      	ldr	r2, [pc, #40]	; (8003bc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003ba0:	4c0a      	ldr	r4, [pc, #40]	; (8003bcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8003ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ba4:	e001      	b.n	8003baa <LoopFillZerobss>

08003ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ba8:	3204      	adds	r2, #4

08003baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bac:	d3fb      	bcc.n	8003ba6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003bae:	f007 f8f1 	bl	800ad94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bb2:	f7fe fa51 	bl	8002058 <main>
  bx  lr    
 8003bb6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003bb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bc0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003bc4:	0800e57c 	.word	0x0800e57c
  ldr r2, =_sbss
 8003bc8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003bcc:	20005a68 	.word	0x20005a68

08003bd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bd0:	e7fe      	b.n	8003bd0 <ADC_IRQHandler>
	...

08003bd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bd8:	4b0e      	ldr	r3, [pc, #56]	; (8003c14 <HAL_Init+0x40>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a0d      	ldr	r2, [pc, #52]	; (8003c14 <HAL_Init+0x40>)
 8003bde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003be2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003be4:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <HAL_Init+0x40>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a0a      	ldr	r2, [pc, #40]	; (8003c14 <HAL_Init+0x40>)
 8003bea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bf0:	4b08      	ldr	r3, [pc, #32]	; (8003c14 <HAL_Init+0x40>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a07      	ldr	r2, [pc, #28]	; (8003c14 <HAL_Init+0x40>)
 8003bf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bfc:	2003      	movs	r0, #3
 8003bfe:	f000 f8ef 	bl	8003de0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c02:	200f      	movs	r0, #15
 8003c04:	f7ff fe14 	bl	8003830 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c08:	f7ff fb40 	bl	800328c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	40023c00 	.word	0x40023c00

08003c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c1c:	4b06      	ldr	r3, [pc, #24]	; (8003c38 <HAL_IncTick+0x20>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	461a      	mov	r2, r3
 8003c22:	4b06      	ldr	r3, [pc, #24]	; (8003c3c <HAL_IncTick+0x24>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4413      	add	r3, r2
 8003c28:	4a04      	ldr	r2, [pc, #16]	; (8003c3c <HAL_IncTick+0x24>)
 8003c2a:	6013      	str	r3, [r2, #0]
}
 8003c2c:	bf00      	nop
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	2000000c 	.word	0x2000000c
 8003c3c:	20001bc4 	.word	0x20001bc4

08003c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  return uwTick;
 8003c44:	4b03      	ldr	r3, [pc, #12]	; (8003c54 <HAL_GetTick+0x14>)
 8003c46:	681b      	ldr	r3, [r3, #0]
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	20001bc4 	.word	0x20001bc4

08003c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f003 0307 	and.w	r3, r3, #7
 8003c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c68:	4b0c      	ldr	r3, [pc, #48]	; (8003c9c <__NVIC_SetPriorityGrouping+0x44>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c74:	4013      	ands	r3, r2
 8003c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c8a:	4a04      	ldr	r2, [pc, #16]	; (8003c9c <__NVIC_SetPriorityGrouping+0x44>)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	60d3      	str	r3, [r2, #12]
}
 8003c90:	bf00      	nop
 8003c92:	3714      	adds	r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	e000ed00 	.word	0xe000ed00

08003ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ca4:	4b04      	ldr	r3, [pc, #16]	; (8003cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	0a1b      	lsrs	r3, r3, #8
 8003caa:	f003 0307 	and.w	r3, r3, #7
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	e000ed00 	.word	0xe000ed00

08003cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	db0b      	blt.n	8003ce6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cce:	79fb      	ldrb	r3, [r7, #7]
 8003cd0:	f003 021f 	and.w	r2, r3, #31
 8003cd4:	4907      	ldr	r1, [pc, #28]	; (8003cf4 <__NVIC_EnableIRQ+0x38>)
 8003cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cda:	095b      	lsrs	r3, r3, #5
 8003cdc:	2001      	movs	r0, #1
 8003cde:	fa00 f202 	lsl.w	r2, r0, r2
 8003ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	e000e100 	.word	0xe000e100

08003cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	6039      	str	r1, [r7, #0]
 8003d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	db0a      	blt.n	8003d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	b2da      	uxtb	r2, r3
 8003d10:	490c      	ldr	r1, [pc, #48]	; (8003d44 <__NVIC_SetPriority+0x4c>)
 8003d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d16:	0112      	lsls	r2, r2, #4
 8003d18:	b2d2      	uxtb	r2, r2
 8003d1a:	440b      	add	r3, r1
 8003d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d20:	e00a      	b.n	8003d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	4908      	ldr	r1, [pc, #32]	; (8003d48 <__NVIC_SetPriority+0x50>)
 8003d28:	79fb      	ldrb	r3, [r7, #7]
 8003d2a:	f003 030f 	and.w	r3, r3, #15
 8003d2e:	3b04      	subs	r3, #4
 8003d30:	0112      	lsls	r2, r2, #4
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	440b      	add	r3, r1
 8003d36:	761a      	strb	r2, [r3, #24]
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	e000e100 	.word	0xe000e100
 8003d48:	e000ed00 	.word	0xe000ed00

08003d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b089      	sub	sp, #36	; 0x24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	f1c3 0307 	rsb	r3, r3, #7
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	bf28      	it	cs
 8003d6a:	2304      	movcs	r3, #4
 8003d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	3304      	adds	r3, #4
 8003d72:	2b06      	cmp	r3, #6
 8003d74:	d902      	bls.n	8003d7c <NVIC_EncodePriority+0x30>
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	3b03      	subs	r3, #3
 8003d7a:	e000      	b.n	8003d7e <NVIC_EncodePriority+0x32>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d80:	f04f 32ff 	mov.w	r2, #4294967295
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	43da      	mvns	r2, r3
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	401a      	ands	r2, r3
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d94:	f04f 31ff 	mov.w	r1, #4294967295
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9e:	43d9      	mvns	r1, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003da4:	4313      	orrs	r3, r2
         );
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3724      	adds	r7, #36	; 0x24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
	...

08003db4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003db8:	f3bf 8f4f 	dsb	sy
}
 8003dbc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003dbe:	4b06      	ldr	r3, [pc, #24]	; (8003dd8 <__NVIC_SystemReset+0x24>)
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003dc6:	4904      	ldr	r1, [pc, #16]	; (8003dd8 <__NVIC_SystemReset+0x24>)
 8003dc8:	4b04      	ldr	r3, [pc, #16]	; (8003ddc <__NVIC_SystemReset+0x28>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003dce:	f3bf 8f4f 	dsb	sy
}
 8003dd2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003dd4:	bf00      	nop
 8003dd6:	e7fd      	b.n	8003dd4 <__NVIC_SystemReset+0x20>
 8003dd8:	e000ed00 	.word	0xe000ed00
 8003ddc:	05fa0004 	.word	0x05fa0004

08003de0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f7ff ff35 	bl	8003c58 <__NVIC_SetPriorityGrouping>
}
 8003dee:	bf00      	nop
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b086      	sub	sp, #24
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	60b9      	str	r1, [r7, #8]
 8003e00:	607a      	str	r2, [r7, #4]
 8003e02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e04:	2300      	movs	r3, #0
 8003e06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e08:	f7ff ff4a 	bl	8003ca0 <__NVIC_GetPriorityGrouping>
 8003e0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	68b9      	ldr	r1, [r7, #8]
 8003e12:	6978      	ldr	r0, [r7, #20]
 8003e14:	f7ff ff9a 	bl	8003d4c <NVIC_EncodePriority>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e1e:	4611      	mov	r1, r2
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff ff69 	bl	8003cf8 <__NVIC_SetPriority>
}
 8003e26:	bf00      	nop
 8003e28:	3718      	adds	r7, #24
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b082      	sub	sp, #8
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	4603      	mov	r3, r0
 8003e36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff ff3d 	bl	8003cbc <__NVIC_EnableIRQ>
}
 8003e42:	bf00      	nop
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003e4e:	f7ff ffb1 	bl	8003db4 <__NVIC_SystemReset>
	...

08003e54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e60:	f7ff feee 	bl	8003c40 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e099      	b.n	8003fa4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0201 	bic.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e90:	e00f      	b.n	8003eb2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e92:	f7ff fed5 	bl	8003c40 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b05      	cmp	r3, #5
 8003e9e:	d908      	bls.n	8003eb2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2203      	movs	r2, #3
 8003eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e078      	b.n	8003fa4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d1e8      	bne.n	8003e92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	4b38      	ldr	r3, [pc, #224]	; (8003fac <HAL_DMA_Init+0x158>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ede:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ef6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f08:	2b04      	cmp	r3, #4
 8003f0a:	d107      	bne.n	8003f1c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f14:	4313      	orrs	r3, r2
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f023 0307 	bic.w	r3, r3, #7
 8003f32:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d117      	bne.n	8003f76 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00e      	beq.n	8003f76 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f000 fb01 	bl	8004560 <DMA_CheckFifoParam>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d008      	beq.n	8003f76 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2240      	movs	r2, #64	; 0x40
 8003f68:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003f72:	2301      	movs	r3, #1
 8003f74:	e016      	b.n	8003fa4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 fab8 	bl	80044f4 <DMA_CalcBaseAndBitshift>
 8003f84:	4603      	mov	r3, r0
 8003f86:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f8c:	223f      	movs	r2, #63	; 0x3f
 8003f8e:	409a      	lsls	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3718      	adds	r7, #24
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	f010803f 	.word	0xf010803f

08003fb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
 8003fbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d101      	bne.n	8003fd6 <HAL_DMA_Start_IT+0x26>
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	e040      	b.n	8004058 <HAL_DMA_Start_IT+0xa8>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d12f      	bne.n	800404a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2202      	movs	r2, #2
 8003fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	68b9      	ldr	r1, [r7, #8]
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 fa4a 	bl	8004498 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004008:	223f      	movs	r2, #63	; 0x3f
 800400a:	409a      	lsls	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0216 	orr.w	r2, r2, #22
 800401e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004024:	2b00      	cmp	r3, #0
 8004026:	d007      	beq.n	8004038 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0208 	orr.w	r2, r2, #8
 8004036:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f042 0201 	orr.w	r2, r2, #1
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	e005      	b.n	8004056 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004052:	2302      	movs	r3, #2
 8004054:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004056:	7dfb      	ldrb	r3, [r7, #23]
}
 8004058:	4618      	mov	r0, r3
 800405a:	3718      	adds	r7, #24
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800406c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800406e:	f7ff fde7 	bl	8003c40 <HAL_GetTick>
 8004072:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d008      	beq.n	8004092 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2280      	movs	r2, #128	; 0x80
 8004084:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e052      	b.n	8004138 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0216 	bic.w	r2, r2, #22
 80040a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695a      	ldr	r2, [r3, #20]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d103      	bne.n	80040c2 <HAL_DMA_Abort+0x62>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d007      	beq.n	80040d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0208 	bic.w	r2, r2, #8
 80040d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040e2:	e013      	b.n	800410c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040e4:	f7ff fdac 	bl	8003c40 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b05      	cmp	r3, #5
 80040f0:	d90c      	bls.n	800410c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2220      	movs	r2, #32
 80040f6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2203      	movs	r2, #3
 80040fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e015      	b.n	8004138 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1e4      	bne.n	80040e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411e:	223f      	movs	r2, #63	; 0x3f
 8004120:	409a      	lsls	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b02      	cmp	r3, #2
 8004152:	d004      	beq.n	800415e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2280      	movs	r2, #128	; 0x80
 8004158:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e00c      	b.n	8004178 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2205      	movs	r2, #5
 8004162:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0201 	bic.w	r2, r2, #1
 8004174:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004190:	4b8e      	ldr	r3, [pc, #568]	; (80043cc <HAL_DMA_IRQHandler+0x248>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a8e      	ldr	r2, [pc, #568]	; (80043d0 <HAL_DMA_IRQHandler+0x24c>)
 8004196:	fba2 2303 	umull	r2, r3, r2, r3
 800419a:	0a9b      	lsrs	r3, r3, #10
 800419c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ae:	2208      	movs	r2, #8
 80041b0:	409a      	lsls	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d01a      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d013      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0204 	bic.w	r2, r2, #4
 80041d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041dc:	2208      	movs	r2, #8
 80041de:	409a      	lsls	r2, r3
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e8:	f043 0201 	orr.w	r2, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f4:	2201      	movs	r2, #1
 80041f6:	409a      	lsls	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	4013      	ands	r3, r2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d012      	beq.n	8004226 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00b      	beq.n	8004226 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004212:	2201      	movs	r2, #1
 8004214:	409a      	lsls	r2, r3
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421e:	f043 0202 	orr.w	r2, r3, #2
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800422a:	2204      	movs	r2, #4
 800422c:	409a      	lsls	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	4013      	ands	r3, r2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d012      	beq.n	800425c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00b      	beq.n	800425c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004248:	2204      	movs	r2, #4
 800424a:	409a      	lsls	r2, r3
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004254:	f043 0204 	orr.w	r2, r3, #4
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004260:	2210      	movs	r2, #16
 8004262:	409a      	lsls	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4013      	ands	r3, r2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d043      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d03c      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800427e:	2210      	movs	r2, #16
 8004280:	409a      	lsls	r2, r3
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d018      	beq.n	80042c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d108      	bne.n	80042b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d024      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	4798      	blx	r3
 80042b2:	e01f      	b.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d01b      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	4798      	blx	r3
 80042c4:	e016      	b.n	80042f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d107      	bne.n	80042e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0208 	bic.w	r2, r2, #8
 80042e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f8:	2220      	movs	r2, #32
 80042fa:	409a      	lsls	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4013      	ands	r3, r2
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 808f 	beq.w	8004424 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 8087 	beq.w	8004424 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431a:	2220      	movs	r2, #32
 800431c:	409a      	lsls	r2, r3
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b05      	cmp	r3, #5
 800432c:	d136      	bne.n	800439c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 0216 	bic.w	r2, r2, #22
 800433c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800434c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <HAL_DMA_IRQHandler+0x1da>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800435a:	2b00      	cmp	r3, #0
 800435c:	d007      	beq.n	800436e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f022 0208 	bic.w	r2, r2, #8
 800436c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004372:	223f      	movs	r2, #63	; 0x3f
 8004374:	409a      	lsls	r2, r3
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800438e:	2b00      	cmp	r3, #0
 8004390:	d07e      	beq.n	8004490 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	4798      	blx	r3
        }
        return;
 800439a:	e079      	b.n	8004490 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d01d      	beq.n	80043e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10d      	bne.n	80043d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d031      	beq.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	4798      	blx	r3
 80043c8:	e02c      	b.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
 80043ca:	bf00      	nop
 80043cc:	20000004 	.word	0x20000004
 80043d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d023      	beq.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	4798      	blx	r3
 80043e4:	e01e      	b.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10f      	bne.n	8004414 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0210 	bic.w	r2, r2, #16
 8004402:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004428:	2b00      	cmp	r3, #0
 800442a:	d032      	beq.n	8004492 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d022      	beq.n	800447e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2205      	movs	r2, #5
 800443c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0201 	bic.w	r2, r2, #1
 800444e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	3301      	adds	r3, #1
 8004454:	60bb      	str	r3, [r7, #8]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	429a      	cmp	r2, r3
 800445a:	d307      	bcc.n	800446c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1f2      	bne.n	8004450 <HAL_DMA_IRQHandler+0x2cc>
 800446a:	e000      	b.n	800446e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800446c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004482:	2b00      	cmp	r3, #0
 8004484:	d005      	beq.n	8004492 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	4798      	blx	r3
 800448e:	e000      	b.n	8004492 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004490:	bf00      	nop
    }
  }
}
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
 80044a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	683a      	ldr	r2, [r7, #0]
 80044bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	2b40      	cmp	r3, #64	; 0x40
 80044c4:	d108      	bne.n	80044d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044d6:	e007      	b.n	80044e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68ba      	ldr	r2, [r7, #8]
 80044de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	60da      	str	r2, [r3, #12]
}
 80044e8:	bf00      	nop
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	b2db      	uxtb	r3, r3
 8004502:	3b10      	subs	r3, #16
 8004504:	4a14      	ldr	r2, [pc, #80]	; (8004558 <DMA_CalcBaseAndBitshift+0x64>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800450e:	4a13      	ldr	r2, [pc, #76]	; (800455c <DMA_CalcBaseAndBitshift+0x68>)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	4413      	add	r3, r2
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	461a      	mov	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2b03      	cmp	r3, #3
 8004520:	d909      	bls.n	8004536 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800452a:	f023 0303 	bic.w	r3, r3, #3
 800452e:	1d1a      	adds	r2, r3, #4
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	659a      	str	r2, [r3, #88]	; 0x58
 8004534:	e007      	b.n	8004546 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800453e:	f023 0303 	bic.w	r3, r3, #3
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800454a:	4618      	mov	r0, r3
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	aaaaaaab 	.word	0xaaaaaaab
 800455c:	0800e120 	.word	0x0800e120

08004560 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004570:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d11f      	bne.n	80045ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b03      	cmp	r3, #3
 800457e:	d856      	bhi.n	800462e <DMA_CheckFifoParam+0xce>
 8004580:	a201      	add	r2, pc, #4	; (adr r2, 8004588 <DMA_CheckFifoParam+0x28>)
 8004582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004586:	bf00      	nop
 8004588:	08004599 	.word	0x08004599
 800458c:	080045ab 	.word	0x080045ab
 8004590:	08004599 	.word	0x08004599
 8004594:	0800462f 	.word	0x0800462f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d046      	beq.n	8004632 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045a8:	e043      	b.n	8004632 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045b2:	d140      	bne.n	8004636 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b8:	e03d      	b.n	8004636 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045c2:	d121      	bne.n	8004608 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d837      	bhi.n	800463a <DMA_CheckFifoParam+0xda>
 80045ca:	a201      	add	r2, pc, #4	; (adr r2, 80045d0 <DMA_CheckFifoParam+0x70>)
 80045cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d0:	080045e1 	.word	0x080045e1
 80045d4:	080045e7 	.word	0x080045e7
 80045d8:	080045e1 	.word	0x080045e1
 80045dc:	080045f9 	.word	0x080045f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	73fb      	strb	r3, [r7, #15]
      break;
 80045e4:	e030      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d025      	beq.n	800463e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045f6:	e022      	b.n	800463e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004600:	d11f      	bne.n	8004642 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004606:	e01c      	b.n	8004642 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d903      	bls.n	8004616 <DMA_CheckFifoParam+0xb6>
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	2b03      	cmp	r3, #3
 8004612:	d003      	beq.n	800461c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004614:	e018      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	73fb      	strb	r3, [r7, #15]
      break;
 800461a:	e015      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004620:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d00e      	beq.n	8004646 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	73fb      	strb	r3, [r7, #15]
      break;
 800462c:	e00b      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      break;
 800462e:	bf00      	nop
 8004630:	e00a      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 8004632:	bf00      	nop
 8004634:	e008      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 8004636:	bf00      	nop
 8004638:	e006      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 800463a:	bf00      	nop
 800463c:	e004      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 800463e:	bf00      	nop
 8004640:	e002      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;   
 8004642:	bf00      	nop
 8004644:	e000      	b.n	8004648 <DMA_CheckFifoParam+0xe8>
      break;
 8004646:	bf00      	nop
    }
  } 
  
  return status; 
 8004648:	7bfb      	ldrb	r3, [r7, #15]
}
 800464a:	4618      	mov	r0, r3
 800464c:	3714      	adds	r7, #20
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop

08004658 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004658:	b480      	push	{r7}
 800465a:	b089      	sub	sp, #36	; 0x24
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004662:	2300      	movs	r3, #0
 8004664:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004666:	2300      	movs	r3, #0
 8004668:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800466a:	2300      	movs	r3, #0
 800466c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800466e:	2300      	movs	r3, #0
 8004670:	61fb      	str	r3, [r7, #28]
 8004672:	e16b      	b.n	800494c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004674:	2201      	movs	r2, #1
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	4013      	ands	r3, r2
 8004686:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	429a      	cmp	r2, r3
 800468e:	f040 815a 	bne.w	8004946 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	2b01      	cmp	r3, #1
 800469c:	d005      	beq.n	80046aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d130      	bne.n	800470c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	2203      	movs	r2, #3
 80046b6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ba:	43db      	mvns	r3, r3
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	4013      	ands	r3, r2
 80046c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68da      	ldr	r2, [r3, #12]
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	fa02 f303 	lsl.w	r3, r2, r3
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046e0:	2201      	movs	r2, #1
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	fa02 f303 	lsl.w	r3, r2, r3
 80046e8:	43db      	mvns	r3, r3
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	4013      	ands	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	091b      	lsrs	r3, r3, #4
 80046f6:	f003 0201 	and.w	r2, r3, #1
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	4313      	orrs	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f003 0303 	and.w	r3, r3, #3
 8004714:	2b03      	cmp	r3, #3
 8004716:	d017      	beq.n	8004748 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	005b      	lsls	r3, r3, #1
 8004722:	2203      	movs	r2, #3
 8004724:	fa02 f303 	lsl.w	r3, r2, r3
 8004728:	43db      	mvns	r3, r3
 800472a:	69ba      	ldr	r2, [r7, #24]
 800472c:	4013      	ands	r3, r2
 800472e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	4313      	orrs	r3, r2
 8004740:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f003 0303 	and.w	r3, r3, #3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d123      	bne.n	800479c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	08da      	lsrs	r2, r3, #3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3208      	adds	r2, #8
 800475c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004760:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	f003 0307 	and.w	r3, r3, #7
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	220f      	movs	r2, #15
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	43db      	mvns	r3, r3
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	4013      	ands	r3, r2
 8004776:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	691a      	ldr	r2, [r3, #16]
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	f003 0307 	and.w	r3, r3, #7
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	fa02 f303 	lsl.w	r3, r2, r3
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	4313      	orrs	r3, r2
 800478c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	08da      	lsrs	r2, r3, #3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	3208      	adds	r2, #8
 8004796:	69b9      	ldr	r1, [r7, #24]
 8004798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	2203      	movs	r2, #3
 80047a8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ac:	43db      	mvns	r3, r3
 80047ae:	69ba      	ldr	r2, [r7, #24]
 80047b0:	4013      	ands	r3, r2
 80047b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f003 0203 	and.w	r2, r3, #3
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f000 80b4 	beq.w	8004946 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047de:	2300      	movs	r3, #0
 80047e0:	60fb      	str	r3, [r7, #12]
 80047e2:	4b60      	ldr	r3, [pc, #384]	; (8004964 <HAL_GPIO_Init+0x30c>)
 80047e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e6:	4a5f      	ldr	r2, [pc, #380]	; (8004964 <HAL_GPIO_Init+0x30c>)
 80047e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047ec:	6453      	str	r3, [r2, #68]	; 0x44
 80047ee:	4b5d      	ldr	r3, [pc, #372]	; (8004964 <HAL_GPIO_Init+0x30c>)
 80047f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047fa:	4a5b      	ldr	r2, [pc, #364]	; (8004968 <HAL_GPIO_Init+0x310>)
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	089b      	lsrs	r3, r3, #2
 8004800:	3302      	adds	r3, #2
 8004802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	f003 0303 	and.w	r3, r3, #3
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	220f      	movs	r2, #15
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	43db      	mvns	r3, r3
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	4013      	ands	r3, r2
 800481c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a52      	ldr	r2, [pc, #328]	; (800496c <HAL_GPIO_Init+0x314>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d02b      	beq.n	800487e <HAL_GPIO_Init+0x226>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a51      	ldr	r2, [pc, #324]	; (8004970 <HAL_GPIO_Init+0x318>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d025      	beq.n	800487a <HAL_GPIO_Init+0x222>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a50      	ldr	r2, [pc, #320]	; (8004974 <HAL_GPIO_Init+0x31c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d01f      	beq.n	8004876 <HAL_GPIO_Init+0x21e>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a4f      	ldr	r2, [pc, #316]	; (8004978 <HAL_GPIO_Init+0x320>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d019      	beq.n	8004872 <HAL_GPIO_Init+0x21a>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a4e      	ldr	r2, [pc, #312]	; (800497c <HAL_GPIO_Init+0x324>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d013      	beq.n	800486e <HAL_GPIO_Init+0x216>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a4d      	ldr	r2, [pc, #308]	; (8004980 <HAL_GPIO_Init+0x328>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d00d      	beq.n	800486a <HAL_GPIO_Init+0x212>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a4c      	ldr	r2, [pc, #304]	; (8004984 <HAL_GPIO_Init+0x32c>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d007      	beq.n	8004866 <HAL_GPIO_Init+0x20e>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a4b      	ldr	r2, [pc, #300]	; (8004988 <HAL_GPIO_Init+0x330>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d101      	bne.n	8004862 <HAL_GPIO_Init+0x20a>
 800485e:	2307      	movs	r3, #7
 8004860:	e00e      	b.n	8004880 <HAL_GPIO_Init+0x228>
 8004862:	2308      	movs	r3, #8
 8004864:	e00c      	b.n	8004880 <HAL_GPIO_Init+0x228>
 8004866:	2306      	movs	r3, #6
 8004868:	e00a      	b.n	8004880 <HAL_GPIO_Init+0x228>
 800486a:	2305      	movs	r3, #5
 800486c:	e008      	b.n	8004880 <HAL_GPIO_Init+0x228>
 800486e:	2304      	movs	r3, #4
 8004870:	e006      	b.n	8004880 <HAL_GPIO_Init+0x228>
 8004872:	2303      	movs	r3, #3
 8004874:	e004      	b.n	8004880 <HAL_GPIO_Init+0x228>
 8004876:	2302      	movs	r3, #2
 8004878:	e002      	b.n	8004880 <HAL_GPIO_Init+0x228>
 800487a:	2301      	movs	r3, #1
 800487c:	e000      	b.n	8004880 <HAL_GPIO_Init+0x228>
 800487e:	2300      	movs	r3, #0
 8004880:	69fa      	ldr	r2, [r7, #28]
 8004882:	f002 0203 	and.w	r2, r2, #3
 8004886:	0092      	lsls	r2, r2, #2
 8004888:	4093      	lsls	r3, r2
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	4313      	orrs	r3, r2
 800488e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004890:	4935      	ldr	r1, [pc, #212]	; (8004968 <HAL_GPIO_Init+0x310>)
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	089b      	lsrs	r3, r3, #2
 8004896:	3302      	adds	r3, #2
 8004898:	69ba      	ldr	r2, [r7, #24]
 800489a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800489e:	4b3b      	ldr	r3, [pc, #236]	; (800498c <HAL_GPIO_Init+0x334>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	43db      	mvns	r3, r3
 80048a8:	69ba      	ldr	r2, [r7, #24]
 80048aa:	4013      	ands	r3, r2
 80048ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	4313      	orrs	r3, r2
 80048c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048c2:	4a32      	ldr	r2, [pc, #200]	; (800498c <HAL_GPIO_Init+0x334>)
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048c8:	4b30      	ldr	r3, [pc, #192]	; (800498c <HAL_GPIO_Init+0x334>)
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	43db      	mvns	r3, r3
 80048d2:	69ba      	ldr	r2, [r7, #24]
 80048d4:	4013      	ands	r3, r2
 80048d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048ec:	4a27      	ldr	r2, [pc, #156]	; (800498c <HAL_GPIO_Init+0x334>)
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80048f2:	4b26      	ldr	r3, [pc, #152]	; (800498c <HAL_GPIO_Init+0x334>)
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	43db      	mvns	r3, r3
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	4013      	ands	r3, r2
 8004900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	4313      	orrs	r3, r2
 8004914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004916:	4a1d      	ldr	r2, [pc, #116]	; (800498c <HAL_GPIO_Init+0x334>)
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800491c:	4b1b      	ldr	r3, [pc, #108]	; (800498c <HAL_GPIO_Init+0x334>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	43db      	mvns	r3, r3
 8004926:	69ba      	ldr	r2, [r7, #24]
 8004928:	4013      	ands	r3, r2
 800492a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d003      	beq.n	8004940 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	4313      	orrs	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004940:	4a12      	ldr	r2, [pc, #72]	; (800498c <HAL_GPIO_Init+0x334>)
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	3301      	adds	r3, #1
 800494a:	61fb      	str	r3, [r7, #28]
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	2b0f      	cmp	r3, #15
 8004950:	f67f ae90 	bls.w	8004674 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop
 8004958:	3724      	adds	r7, #36	; 0x24
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	40023800 	.word	0x40023800
 8004968:	40013800 	.word	0x40013800
 800496c:	40020000 	.word	0x40020000
 8004970:	40020400 	.word	0x40020400
 8004974:	40020800 	.word	0x40020800
 8004978:	40020c00 	.word	0x40020c00
 800497c:	40021000 	.word	0x40021000
 8004980:	40021400 	.word	0x40021400
 8004984:	40021800 	.word	0x40021800
 8004988:	40021c00 	.word	0x40021c00
 800498c:	40013c00 	.word	0x40013c00

08004990 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	460b      	mov	r3, r1
 800499a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	887b      	ldrh	r3, [r7, #2]
 80049a2:	4013      	ands	r3, r2
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049a8:	2301      	movs	r3, #1
 80049aa:	73fb      	strb	r3, [r7, #15]
 80049ac:	e001      	b.n	80049b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049ae:	2300      	movs	r3, #0
 80049b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	460b      	mov	r3, r1
 80049ca:	807b      	strh	r3, [r7, #2]
 80049cc:	4613      	mov	r3, r2
 80049ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049d0:	787b      	ldrb	r3, [r7, #1]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d003      	beq.n	80049de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049d6:	887a      	ldrh	r2, [r7, #2]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049dc:	e003      	b.n	80049e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049de:	887b      	ldrh	r3, [r7, #2]
 80049e0:	041a      	lsls	r2, r3, #16
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	619a      	str	r2, [r3, #24]
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
	...

080049f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e267      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d075      	beq.n	8004afe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a12:	4b88      	ldr	r3, [pc, #544]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f003 030c 	and.w	r3, r3, #12
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	d00c      	beq.n	8004a38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a1e:	4b85      	ldr	r3, [pc, #532]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a26:	2b08      	cmp	r3, #8
 8004a28:	d112      	bne.n	8004a50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a2a:	4b82      	ldr	r3, [pc, #520]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a36:	d10b      	bne.n	8004a50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a38:	4b7e      	ldr	r3, [pc, #504]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d05b      	beq.n	8004afc <HAL_RCC_OscConfig+0x108>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d157      	bne.n	8004afc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e242      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a58:	d106      	bne.n	8004a68 <HAL_RCC_OscConfig+0x74>
 8004a5a:	4b76      	ldr	r3, [pc, #472]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a75      	ldr	r2, [pc, #468]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a64:	6013      	str	r3, [r2, #0]
 8004a66:	e01d      	b.n	8004aa4 <HAL_RCC_OscConfig+0xb0>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a70:	d10c      	bne.n	8004a8c <HAL_RCC_OscConfig+0x98>
 8004a72:	4b70      	ldr	r3, [pc, #448]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a6f      	ldr	r2, [pc, #444]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a7c:	6013      	str	r3, [r2, #0]
 8004a7e:	4b6d      	ldr	r3, [pc, #436]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a6c      	ldr	r2, [pc, #432]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a88:	6013      	str	r3, [r2, #0]
 8004a8a:	e00b      	b.n	8004aa4 <HAL_RCC_OscConfig+0xb0>
 8004a8c:	4b69      	ldr	r3, [pc, #420]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a68      	ldr	r2, [pc, #416]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a96:	6013      	str	r3, [r2, #0]
 8004a98:	4b66      	ldr	r3, [pc, #408]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a65      	ldr	r2, [pc, #404]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004aa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d013      	beq.n	8004ad4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aac:	f7ff f8c8 	bl	8003c40 <HAL_GetTick>
 8004ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ab2:	e008      	b.n	8004ac6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ab4:	f7ff f8c4 	bl	8003c40 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	2b64      	cmp	r3, #100	; 0x64
 8004ac0:	d901      	bls.n	8004ac6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e207      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac6:	4b5b      	ldr	r3, [pc, #364]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d0f0      	beq.n	8004ab4 <HAL_RCC_OscConfig+0xc0>
 8004ad2:	e014      	b.n	8004afe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad4:	f7ff f8b4 	bl	8003c40 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004adc:	f7ff f8b0 	bl	8003c40 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b64      	cmp	r3, #100	; 0x64
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e1f3      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aee:	4b51      	ldr	r3, [pc, #324]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1f0      	bne.n	8004adc <HAL_RCC_OscConfig+0xe8>
 8004afa:	e000      	b.n	8004afe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004afc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d063      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b0a:	4b4a      	ldr	r3, [pc, #296]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 030c 	and.w	r3, r3, #12
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00b      	beq.n	8004b2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b16:	4b47      	ldr	r3, [pc, #284]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d11c      	bne.n	8004b5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b22:	4b44      	ldr	r3, [pc, #272]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d116      	bne.n	8004b5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b2e:	4b41      	ldr	r3, [pc, #260]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d005      	beq.n	8004b46 <HAL_RCC_OscConfig+0x152>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d001      	beq.n	8004b46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e1c7      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b46:	4b3b      	ldr	r3, [pc, #236]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	4937      	ldr	r1, [pc, #220]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b5a:	e03a      	b.n	8004bd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d020      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b64:	4b34      	ldr	r3, [pc, #208]	; (8004c38 <HAL_RCC_OscConfig+0x244>)
 8004b66:	2201      	movs	r2, #1
 8004b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b6a:	f7ff f869 	bl	8003c40 <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b72:	f7ff f865 	bl	8003c40 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e1a8      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b84:	4b2b      	ldr	r3, [pc, #172]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0f0      	beq.n	8004b72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b90:	4b28      	ldr	r3, [pc, #160]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	4925      	ldr	r1, [pc, #148]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	600b      	str	r3, [r1, #0]
 8004ba4:	e015      	b.n	8004bd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ba6:	4b24      	ldr	r3, [pc, #144]	; (8004c38 <HAL_RCC_OscConfig+0x244>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bac:	f7ff f848 	bl	8003c40 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bb4:	f7ff f844 	bl	8003c40 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e187      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bc6:	4b1b      	ldr	r3, [pc, #108]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1f0      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d036      	beq.n	8004c4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d016      	beq.n	8004c14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004be6:	4b15      	ldr	r3, [pc, #84]	; (8004c3c <HAL_RCC_OscConfig+0x248>)
 8004be8:	2201      	movs	r2, #1
 8004bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bec:	f7ff f828 	bl	8003c40 <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bf4:	f7ff f824 	bl	8003c40 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e167      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c06:	4b0b      	ldr	r3, [pc, #44]	; (8004c34 <HAL_RCC_OscConfig+0x240>)
 8004c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d0f0      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x200>
 8004c12:	e01b      	b.n	8004c4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c14:	4b09      	ldr	r3, [pc, #36]	; (8004c3c <HAL_RCC_OscConfig+0x248>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c1a:	f7ff f811 	bl	8003c40 <HAL_GetTick>
 8004c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c20:	e00e      	b.n	8004c40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c22:	f7ff f80d 	bl	8003c40 <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d907      	bls.n	8004c40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e150      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
 8004c34:	40023800 	.word	0x40023800
 8004c38:	42470000 	.word	0x42470000
 8004c3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c40:	4b88      	ldr	r3, [pc, #544]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004c42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1ea      	bne.n	8004c22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0304 	and.w	r3, r3, #4
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	f000 8097 	beq.w	8004d88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c5e:	4b81      	ldr	r3, [pc, #516]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10f      	bne.n	8004c8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60bb      	str	r3, [r7, #8]
 8004c6e:	4b7d      	ldr	r3, [pc, #500]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c72:	4a7c      	ldr	r2, [pc, #496]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c78:	6413      	str	r3, [r2, #64]	; 0x40
 8004c7a:	4b7a      	ldr	r3, [pc, #488]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c82:	60bb      	str	r3, [r7, #8]
 8004c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c86:	2301      	movs	r3, #1
 8004c88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8a:	4b77      	ldr	r3, [pc, #476]	; (8004e68 <HAL_RCC_OscConfig+0x474>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d118      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c96:	4b74      	ldr	r3, [pc, #464]	; (8004e68 <HAL_RCC_OscConfig+0x474>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a73      	ldr	r2, [pc, #460]	; (8004e68 <HAL_RCC_OscConfig+0x474>)
 8004c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ca2:	f7fe ffcd 	bl	8003c40 <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004caa:	f7fe ffc9 	bl	8003c40 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e10c      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cbc:	4b6a      	ldr	r3, [pc, #424]	; (8004e68 <HAL_RCC_OscConfig+0x474>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d0f0      	beq.n	8004caa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d106      	bne.n	8004cde <HAL_RCC_OscConfig+0x2ea>
 8004cd0:	4b64      	ldr	r3, [pc, #400]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd4:	4a63      	ldr	r2, [pc, #396]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004cd6:	f043 0301 	orr.w	r3, r3, #1
 8004cda:	6713      	str	r3, [r2, #112]	; 0x70
 8004cdc:	e01c      	b.n	8004d18 <HAL_RCC_OscConfig+0x324>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	2b05      	cmp	r3, #5
 8004ce4:	d10c      	bne.n	8004d00 <HAL_RCC_OscConfig+0x30c>
 8004ce6:	4b5f      	ldr	r3, [pc, #380]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cea:	4a5e      	ldr	r2, [pc, #376]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004cec:	f043 0304 	orr.w	r3, r3, #4
 8004cf0:	6713      	str	r3, [r2, #112]	; 0x70
 8004cf2:	4b5c      	ldr	r3, [pc, #368]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf6:	4a5b      	ldr	r2, [pc, #364]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004cf8:	f043 0301 	orr.w	r3, r3, #1
 8004cfc:	6713      	str	r3, [r2, #112]	; 0x70
 8004cfe:	e00b      	b.n	8004d18 <HAL_RCC_OscConfig+0x324>
 8004d00:	4b58      	ldr	r3, [pc, #352]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d04:	4a57      	ldr	r2, [pc, #348]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d06:	f023 0301 	bic.w	r3, r3, #1
 8004d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d0c:	4b55      	ldr	r3, [pc, #340]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d10:	4a54      	ldr	r2, [pc, #336]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d12:	f023 0304 	bic.w	r3, r3, #4
 8004d16:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d015      	beq.n	8004d4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d20:	f7fe ff8e 	bl	8003c40 <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d26:	e00a      	b.n	8004d3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d28:	f7fe ff8a 	bl	8003c40 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e0cb      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d3e:	4b49      	ldr	r3, [pc, #292]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d0ee      	beq.n	8004d28 <HAL_RCC_OscConfig+0x334>
 8004d4a:	e014      	b.n	8004d76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d4c:	f7fe ff78 	bl	8003c40 <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d52:	e00a      	b.n	8004d6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d54:	f7fe ff74 	bl	8003c40 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e0b5      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d6a:	4b3e      	ldr	r3, [pc, #248]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d6e:	f003 0302 	and.w	r3, r3, #2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1ee      	bne.n	8004d54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d76:	7dfb      	ldrb	r3, [r7, #23]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d105      	bne.n	8004d88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d7c:	4b39      	ldr	r3, [pc, #228]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d80:	4a38      	ldr	r2, [pc, #224]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d86:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 80a1 	beq.w	8004ed4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d92:	4b34      	ldr	r3, [pc, #208]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f003 030c 	and.w	r3, r3, #12
 8004d9a:	2b08      	cmp	r3, #8
 8004d9c:	d05c      	beq.n	8004e58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d141      	bne.n	8004e2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004da6:	4b31      	ldr	r3, [pc, #196]	; (8004e6c <HAL_RCC_OscConfig+0x478>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dac:	f7fe ff48 	bl	8003c40 <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004db4:	f7fe ff44 	bl	8003c40 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e087      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc6:	4b27      	ldr	r3, [pc, #156]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1f0      	bne.n	8004db4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69da      	ldr	r2, [r3, #28]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de0:	019b      	lsls	r3, r3, #6
 8004de2:	431a      	orrs	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de8:	085b      	lsrs	r3, r3, #1
 8004dea:	3b01      	subs	r3, #1
 8004dec:	041b      	lsls	r3, r3, #16
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df4:	061b      	lsls	r3, r3, #24
 8004df6:	491b      	ldr	r1, [pc, #108]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dfc:	4b1b      	ldr	r3, [pc, #108]	; (8004e6c <HAL_RCC_OscConfig+0x478>)
 8004dfe:	2201      	movs	r2, #1
 8004e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e02:	f7fe ff1d 	bl	8003c40 <HAL_GetTick>
 8004e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e08:	e008      	b.n	8004e1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e0a:	f7fe ff19 	bl	8003c40 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e05c      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e1c:	4b11      	ldr	r3, [pc, #68]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d0f0      	beq.n	8004e0a <HAL_RCC_OscConfig+0x416>
 8004e28:	e054      	b.n	8004ed4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e2a:	4b10      	ldr	r3, [pc, #64]	; (8004e6c <HAL_RCC_OscConfig+0x478>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e30:	f7fe ff06 	bl	8003c40 <HAL_GetTick>
 8004e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e36:	e008      	b.n	8004e4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e38:	f7fe ff02 	bl	8003c40 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e045      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e4a:	4b06      	ldr	r3, [pc, #24]	; (8004e64 <HAL_RCC_OscConfig+0x470>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d1f0      	bne.n	8004e38 <HAL_RCC_OscConfig+0x444>
 8004e56:	e03d      	b.n	8004ed4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d107      	bne.n	8004e70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e038      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
 8004e64:	40023800 	.word	0x40023800
 8004e68:	40007000 	.word	0x40007000
 8004e6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e70:	4b1b      	ldr	r3, [pc, #108]	; (8004ee0 <HAL_RCC_OscConfig+0x4ec>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d028      	beq.n	8004ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d121      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d11a      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ea6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d111      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb6:	085b      	lsrs	r3, r3, #1
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d107      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d001      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e000      	b.n	8004ed6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3718      	adds	r7, #24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40023800 	.word	0x40023800

08004ee4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e0cc      	b.n	8005092 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ef8:	4b68      	ldr	r3, [pc, #416]	; (800509c <HAL_RCC_ClockConfig+0x1b8>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0307 	and.w	r3, r3, #7
 8004f00:	683a      	ldr	r2, [r7, #0]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d90c      	bls.n	8004f20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f06:	4b65      	ldr	r3, [pc, #404]	; (800509c <HAL_RCC_ClockConfig+0x1b8>)
 8004f08:	683a      	ldr	r2, [r7, #0]
 8004f0a:	b2d2      	uxtb	r2, r2
 8004f0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f0e:	4b63      	ldr	r3, [pc, #396]	; (800509c <HAL_RCC_ClockConfig+0x1b8>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0307 	and.w	r3, r3, #7
 8004f16:	683a      	ldr	r2, [r7, #0]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d001      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e0b8      	b.n	8005092 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d020      	beq.n	8004f6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0304 	and.w	r3, r3, #4
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d005      	beq.n	8004f44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f38:	4b59      	ldr	r3, [pc, #356]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	4a58      	ldr	r2, [pc, #352]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0308 	and.w	r3, r3, #8
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d005      	beq.n	8004f5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f50:	4b53      	ldr	r3, [pc, #332]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	4a52      	ldr	r2, [pc, #328]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f5c:	4b50      	ldr	r3, [pc, #320]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	494d      	ldr	r1, [pc, #308]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d044      	beq.n	8005004 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d107      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f82:	4b47      	ldr	r3, [pc, #284]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d119      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e07f      	b.n	8005092 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d003      	beq.n	8004fa2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f9e:	2b03      	cmp	r3, #3
 8004fa0:	d107      	bne.n	8004fb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fa2:	4b3f      	ldr	r3, [pc, #252]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d109      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e06f      	b.n	8005092 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fb2:	4b3b      	ldr	r3, [pc, #236]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e067      	b.n	8005092 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fc2:	4b37      	ldr	r3, [pc, #220]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f023 0203 	bic.w	r2, r3, #3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	4934      	ldr	r1, [pc, #208]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fd4:	f7fe fe34 	bl	8003c40 <HAL_GetTick>
 8004fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fda:	e00a      	b.n	8004ff2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fdc:	f7fe fe30 	bl	8003c40 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e04f      	b.n	8005092 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ff2:	4b2b      	ldr	r3, [pc, #172]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 020c 	and.w	r2, r3, #12
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	429a      	cmp	r2, r3
 8005002:	d1eb      	bne.n	8004fdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005004:	4b25      	ldr	r3, [pc, #148]	; (800509c <HAL_RCC_ClockConfig+0x1b8>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0307 	and.w	r3, r3, #7
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	429a      	cmp	r2, r3
 8005010:	d20c      	bcs.n	800502c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005012:	4b22      	ldr	r3, [pc, #136]	; (800509c <HAL_RCC_ClockConfig+0x1b8>)
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800501a:	4b20      	ldr	r3, [pc, #128]	; (800509c <HAL_RCC_ClockConfig+0x1b8>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0307 	and.w	r3, r3, #7
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	429a      	cmp	r2, r3
 8005026:	d001      	beq.n	800502c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e032      	b.n	8005092 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	2b00      	cmp	r3, #0
 8005036:	d008      	beq.n	800504a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005038:	4b19      	ldr	r3, [pc, #100]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	4916      	ldr	r1, [pc, #88]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005046:	4313      	orrs	r3, r2
 8005048:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0308 	and.w	r3, r3, #8
 8005052:	2b00      	cmp	r3, #0
 8005054:	d009      	beq.n	800506a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005056:	4b12      	ldr	r3, [pc, #72]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	490e      	ldr	r1, [pc, #56]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005066:	4313      	orrs	r3, r2
 8005068:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800506a:	f000 f821 	bl	80050b0 <HAL_RCC_GetSysClockFreq>
 800506e:	4602      	mov	r2, r0
 8005070:	4b0b      	ldr	r3, [pc, #44]	; (80050a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	091b      	lsrs	r3, r3, #4
 8005076:	f003 030f 	and.w	r3, r3, #15
 800507a:	490a      	ldr	r1, [pc, #40]	; (80050a4 <HAL_RCC_ClockConfig+0x1c0>)
 800507c:	5ccb      	ldrb	r3, [r1, r3]
 800507e:	fa22 f303 	lsr.w	r3, r2, r3
 8005082:	4a09      	ldr	r2, [pc, #36]	; (80050a8 <HAL_RCC_ClockConfig+0x1c4>)
 8005084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005086:	4b09      	ldr	r3, [pc, #36]	; (80050ac <HAL_RCC_ClockConfig+0x1c8>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4618      	mov	r0, r3
 800508c:	f7fe fbd0 	bl	8003830 <HAL_InitTick>

  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	40023c00 	.word	0x40023c00
 80050a0:	40023800 	.word	0x40023800
 80050a4:	0800e108 	.word	0x0800e108
 80050a8:	20000004 	.word	0x20000004
 80050ac:	20000008 	.word	0x20000008

080050b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050b4:	b094      	sub	sp, #80	; 0x50
 80050b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050c8:	4b79      	ldr	r3, [pc, #484]	; (80052b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f003 030c 	and.w	r3, r3, #12
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d00d      	beq.n	80050f0 <HAL_RCC_GetSysClockFreq+0x40>
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	f200 80e1 	bhi.w	800529c <HAL_RCC_GetSysClockFreq+0x1ec>
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d002      	beq.n	80050e4 <HAL_RCC_GetSysClockFreq+0x34>
 80050de:	2b04      	cmp	r3, #4
 80050e0:	d003      	beq.n	80050ea <HAL_RCC_GetSysClockFreq+0x3a>
 80050e2:	e0db      	b.n	800529c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050e4:	4b73      	ldr	r3, [pc, #460]	; (80052b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80050e6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050e8:	e0db      	b.n	80052a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050ea:	4b73      	ldr	r3, [pc, #460]	; (80052b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80050ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050ee:	e0d8      	b.n	80052a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050f0:	4b6f      	ldr	r3, [pc, #444]	; (80052b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050f8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050fa:	4b6d      	ldr	r3, [pc, #436]	; (80052b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d063      	beq.n	80051ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005106:	4b6a      	ldr	r3, [pc, #424]	; (80052b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	099b      	lsrs	r3, r3, #6
 800510c:	2200      	movs	r2, #0
 800510e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005110:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005114:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005118:	633b      	str	r3, [r7, #48]	; 0x30
 800511a:	2300      	movs	r3, #0
 800511c:	637b      	str	r3, [r7, #52]	; 0x34
 800511e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005122:	4622      	mov	r2, r4
 8005124:	462b      	mov	r3, r5
 8005126:	f04f 0000 	mov.w	r0, #0
 800512a:	f04f 0100 	mov.w	r1, #0
 800512e:	0159      	lsls	r1, r3, #5
 8005130:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005134:	0150      	lsls	r0, r2, #5
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	4621      	mov	r1, r4
 800513c:	1a51      	subs	r1, r2, r1
 800513e:	6139      	str	r1, [r7, #16]
 8005140:	4629      	mov	r1, r5
 8005142:	eb63 0301 	sbc.w	r3, r3, r1
 8005146:	617b      	str	r3, [r7, #20]
 8005148:	f04f 0200 	mov.w	r2, #0
 800514c:	f04f 0300 	mov.w	r3, #0
 8005150:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005154:	4659      	mov	r1, fp
 8005156:	018b      	lsls	r3, r1, #6
 8005158:	4651      	mov	r1, sl
 800515a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800515e:	4651      	mov	r1, sl
 8005160:	018a      	lsls	r2, r1, #6
 8005162:	4651      	mov	r1, sl
 8005164:	ebb2 0801 	subs.w	r8, r2, r1
 8005168:	4659      	mov	r1, fp
 800516a:	eb63 0901 	sbc.w	r9, r3, r1
 800516e:	f04f 0200 	mov.w	r2, #0
 8005172:	f04f 0300 	mov.w	r3, #0
 8005176:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800517a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800517e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005182:	4690      	mov	r8, r2
 8005184:	4699      	mov	r9, r3
 8005186:	4623      	mov	r3, r4
 8005188:	eb18 0303 	adds.w	r3, r8, r3
 800518c:	60bb      	str	r3, [r7, #8]
 800518e:	462b      	mov	r3, r5
 8005190:	eb49 0303 	adc.w	r3, r9, r3
 8005194:	60fb      	str	r3, [r7, #12]
 8005196:	f04f 0200 	mov.w	r2, #0
 800519a:	f04f 0300 	mov.w	r3, #0
 800519e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051a2:	4629      	mov	r1, r5
 80051a4:	024b      	lsls	r3, r1, #9
 80051a6:	4621      	mov	r1, r4
 80051a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051ac:	4621      	mov	r1, r4
 80051ae:	024a      	lsls	r2, r1, #9
 80051b0:	4610      	mov	r0, r2
 80051b2:	4619      	mov	r1, r3
 80051b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051b6:	2200      	movs	r2, #0
 80051b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051c0:	f7fb fd62 	bl	8000c88 <__aeabi_uldivmod>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	4613      	mov	r3, r2
 80051ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051cc:	e058      	b.n	8005280 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051ce:	4b38      	ldr	r3, [pc, #224]	; (80052b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	099b      	lsrs	r3, r3, #6
 80051d4:	2200      	movs	r2, #0
 80051d6:	4618      	mov	r0, r3
 80051d8:	4611      	mov	r1, r2
 80051da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051de:	623b      	str	r3, [r7, #32]
 80051e0:	2300      	movs	r3, #0
 80051e2:	627b      	str	r3, [r7, #36]	; 0x24
 80051e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80051e8:	4642      	mov	r2, r8
 80051ea:	464b      	mov	r3, r9
 80051ec:	f04f 0000 	mov.w	r0, #0
 80051f0:	f04f 0100 	mov.w	r1, #0
 80051f4:	0159      	lsls	r1, r3, #5
 80051f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051fa:	0150      	lsls	r0, r2, #5
 80051fc:	4602      	mov	r2, r0
 80051fe:	460b      	mov	r3, r1
 8005200:	4641      	mov	r1, r8
 8005202:	ebb2 0a01 	subs.w	sl, r2, r1
 8005206:	4649      	mov	r1, r9
 8005208:	eb63 0b01 	sbc.w	fp, r3, r1
 800520c:	f04f 0200 	mov.w	r2, #0
 8005210:	f04f 0300 	mov.w	r3, #0
 8005214:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005218:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800521c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005220:	ebb2 040a 	subs.w	r4, r2, sl
 8005224:	eb63 050b 	sbc.w	r5, r3, fp
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	f04f 0300 	mov.w	r3, #0
 8005230:	00eb      	lsls	r3, r5, #3
 8005232:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005236:	00e2      	lsls	r2, r4, #3
 8005238:	4614      	mov	r4, r2
 800523a:	461d      	mov	r5, r3
 800523c:	4643      	mov	r3, r8
 800523e:	18e3      	adds	r3, r4, r3
 8005240:	603b      	str	r3, [r7, #0]
 8005242:	464b      	mov	r3, r9
 8005244:	eb45 0303 	adc.w	r3, r5, r3
 8005248:	607b      	str	r3, [r7, #4]
 800524a:	f04f 0200 	mov.w	r2, #0
 800524e:	f04f 0300 	mov.w	r3, #0
 8005252:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005256:	4629      	mov	r1, r5
 8005258:	028b      	lsls	r3, r1, #10
 800525a:	4621      	mov	r1, r4
 800525c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005260:	4621      	mov	r1, r4
 8005262:	028a      	lsls	r2, r1, #10
 8005264:	4610      	mov	r0, r2
 8005266:	4619      	mov	r1, r3
 8005268:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800526a:	2200      	movs	r2, #0
 800526c:	61bb      	str	r3, [r7, #24]
 800526e:	61fa      	str	r2, [r7, #28]
 8005270:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005274:	f7fb fd08 	bl	8000c88 <__aeabi_uldivmod>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	4613      	mov	r3, r2
 800527e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005280:	4b0b      	ldr	r3, [pc, #44]	; (80052b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	0c1b      	lsrs	r3, r3, #16
 8005286:	f003 0303 	and.w	r3, r3, #3
 800528a:	3301      	adds	r3, #1
 800528c:	005b      	lsls	r3, r3, #1
 800528e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8005290:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005292:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005294:	fbb2 f3f3 	udiv	r3, r2, r3
 8005298:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800529a:	e002      	b.n	80052a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800529c:	4b05      	ldr	r3, [pc, #20]	; (80052b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800529e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3750      	adds	r7, #80	; 0x50
 80052a8:	46bd      	mov	sp, r7
 80052aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052ae:	bf00      	nop
 80052b0:	40023800 	.word	0x40023800
 80052b4:	00f42400 	.word	0x00f42400
 80052b8:	007a1200 	.word	0x007a1200

080052bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052bc:	b480      	push	{r7}
 80052be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052c0:	4b03      	ldr	r3, [pc, #12]	; (80052d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80052c2:	681b      	ldr	r3, [r3, #0]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	20000004 	.word	0x20000004

080052d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052d8:	f7ff fff0 	bl	80052bc <HAL_RCC_GetHCLKFreq>
 80052dc:	4602      	mov	r2, r0
 80052de:	4b05      	ldr	r3, [pc, #20]	; (80052f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	0a9b      	lsrs	r3, r3, #10
 80052e4:	f003 0307 	and.w	r3, r3, #7
 80052e8:	4903      	ldr	r1, [pc, #12]	; (80052f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052ea:	5ccb      	ldrb	r3, [r1, r3]
 80052ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	40023800 	.word	0x40023800
 80052f8:	0800e118 	.word	0x0800e118

080052fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005300:	f7ff ffdc 	bl	80052bc <HAL_RCC_GetHCLKFreq>
 8005304:	4602      	mov	r2, r0
 8005306:	4b05      	ldr	r3, [pc, #20]	; (800531c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	0b5b      	lsrs	r3, r3, #13
 800530c:	f003 0307 	and.w	r3, r3, #7
 8005310:	4903      	ldr	r1, [pc, #12]	; (8005320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005312:	5ccb      	ldrb	r3, [r1, r3]
 8005314:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005318:	4618      	mov	r0, r3
 800531a:	bd80      	pop	{r7, pc}
 800531c:	40023800 	.word	0x40023800
 8005320:	0800e118 	.word	0x0800e118

08005324 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	220f      	movs	r2, #15
 8005332:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005334:	4b12      	ldr	r3, [pc, #72]	; (8005380 <HAL_RCC_GetClockConfig+0x5c>)
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f003 0203 	and.w	r2, r3, #3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005340:	4b0f      	ldr	r3, [pc, #60]	; (8005380 <HAL_RCC_GetClockConfig+0x5c>)
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800534c:	4b0c      	ldr	r3, [pc, #48]	; (8005380 <HAL_RCC_GetClockConfig+0x5c>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005358:	4b09      	ldr	r3, [pc, #36]	; (8005380 <HAL_RCC_GetClockConfig+0x5c>)
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	08db      	lsrs	r3, r3, #3
 800535e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005366:	4b07      	ldr	r3, [pc, #28]	; (8005384 <HAL_RCC_GetClockConfig+0x60>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0207 	and.w	r2, r3, #7
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	601a      	str	r2, [r3, #0]
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	40023800 	.word	0x40023800
 8005384:	40023c00 	.word	0x40023c00

08005388 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b082      	sub	sp, #8
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d101      	bne.n	800539a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e041      	b.n	800541e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d106      	bne.n	80053b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7fe f908 	bl	80035c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2202      	movs	r2, #2
 80053b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	3304      	adds	r3, #4
 80053c4:	4619      	mov	r1, r3
 80053c6:	4610      	mov	r0, r2
 80053c8:	f000 fd8c 	bl	8005ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
	...

08005428 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005436:	b2db      	uxtb	r3, r3
 8005438:	2b01      	cmp	r3, #1
 800543a:	d001      	beq.n	8005440 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e04e      	b.n	80054de <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2202      	movs	r2, #2
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0201 	orr.w	r2, r2, #1
 8005456:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a23      	ldr	r2, [pc, #140]	; (80054ec <HAL_TIM_Base_Start_IT+0xc4>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d022      	beq.n	80054a8 <HAL_TIM_Base_Start_IT+0x80>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800546a:	d01d      	beq.n	80054a8 <HAL_TIM_Base_Start_IT+0x80>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a1f      	ldr	r2, [pc, #124]	; (80054f0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d018      	beq.n	80054a8 <HAL_TIM_Base_Start_IT+0x80>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a1e      	ldr	r2, [pc, #120]	; (80054f4 <HAL_TIM_Base_Start_IT+0xcc>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d013      	beq.n	80054a8 <HAL_TIM_Base_Start_IT+0x80>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a1c      	ldr	r2, [pc, #112]	; (80054f8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d00e      	beq.n	80054a8 <HAL_TIM_Base_Start_IT+0x80>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a1b      	ldr	r2, [pc, #108]	; (80054fc <HAL_TIM_Base_Start_IT+0xd4>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d009      	beq.n	80054a8 <HAL_TIM_Base_Start_IT+0x80>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a19      	ldr	r2, [pc, #100]	; (8005500 <HAL_TIM_Base_Start_IT+0xd8>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d004      	beq.n	80054a8 <HAL_TIM_Base_Start_IT+0x80>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a18      	ldr	r2, [pc, #96]	; (8005504 <HAL_TIM_Base_Start_IT+0xdc>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d111      	bne.n	80054cc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	f003 0307 	and.w	r3, r3, #7
 80054b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2b06      	cmp	r3, #6
 80054b8:	d010      	beq.n	80054dc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f042 0201 	orr.w	r2, r2, #1
 80054c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ca:	e007      	b.n	80054dc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0201 	orr.w	r2, r2, #1
 80054da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054dc:	2300      	movs	r3, #0
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3714      	adds	r7, #20
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	40010000 	.word	0x40010000
 80054f0:	40000400 	.word	0x40000400
 80054f4:	40000800 	.word	0x40000800
 80054f8:	40000c00 	.word	0x40000c00
 80054fc:	40010400 	.word	0x40010400
 8005500:	40014000 	.word	0x40014000
 8005504:	40001800 	.word	0x40001800

08005508 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d101      	bne.n	800551a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e041      	b.n	800559e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005520:	b2db      	uxtb	r3, r3
 8005522:	2b00      	cmp	r3, #0
 8005524:	d106      	bne.n	8005534 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f7fd ffe4 	bl	80034fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2202      	movs	r2, #2
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	3304      	adds	r3, #4
 8005544:	4619      	mov	r1, r3
 8005546:	4610      	mov	r0, r2
 8005548:	f000 fccc 	bl	8005ee4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3708      	adds	r7, #8
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
	...

080055a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d109      	bne.n	80055cc <HAL_TIM_PWM_Start+0x24>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	bf14      	ite	ne
 80055c4:	2301      	movne	r3, #1
 80055c6:	2300      	moveq	r3, #0
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	e022      	b.n	8005612 <HAL_TIM_PWM_Start+0x6a>
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	2b04      	cmp	r3, #4
 80055d0:	d109      	bne.n	80055e6 <HAL_TIM_PWM_Start+0x3e>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b01      	cmp	r3, #1
 80055dc:	bf14      	ite	ne
 80055de:	2301      	movne	r3, #1
 80055e0:	2300      	moveq	r3, #0
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	e015      	b.n	8005612 <HAL_TIM_PWM_Start+0x6a>
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	2b08      	cmp	r3, #8
 80055ea:	d109      	bne.n	8005600 <HAL_TIM_PWM_Start+0x58>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	bf14      	ite	ne
 80055f8:	2301      	movne	r3, #1
 80055fa:	2300      	moveq	r3, #0
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	e008      	b.n	8005612 <HAL_TIM_PWM_Start+0x6a>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b01      	cmp	r3, #1
 800560a:	bf14      	ite	ne
 800560c:	2301      	movne	r3, #1
 800560e:	2300      	moveq	r3, #0
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e07c      	b.n	8005714 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d104      	bne.n	800562a <HAL_TIM_PWM_Start+0x82>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2202      	movs	r2, #2
 8005624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005628:	e013      	b.n	8005652 <HAL_TIM_PWM_Start+0xaa>
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	2b04      	cmp	r3, #4
 800562e:	d104      	bne.n	800563a <HAL_TIM_PWM_Start+0x92>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2202      	movs	r2, #2
 8005634:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005638:	e00b      	b.n	8005652 <HAL_TIM_PWM_Start+0xaa>
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	2b08      	cmp	r3, #8
 800563e:	d104      	bne.n	800564a <HAL_TIM_PWM_Start+0xa2>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2202      	movs	r2, #2
 8005644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005648:	e003      	b.n	8005652 <HAL_TIM_PWM_Start+0xaa>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2202      	movs	r2, #2
 800564e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2201      	movs	r2, #1
 8005658:	6839      	ldr	r1, [r7, #0]
 800565a:	4618      	mov	r0, r3
 800565c:	f000 ff38 	bl	80064d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a2d      	ldr	r2, [pc, #180]	; (800571c <HAL_TIM_PWM_Start+0x174>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d004      	beq.n	8005674 <HAL_TIM_PWM_Start+0xcc>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a2c      	ldr	r2, [pc, #176]	; (8005720 <HAL_TIM_PWM_Start+0x178>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d101      	bne.n	8005678 <HAL_TIM_PWM_Start+0xd0>
 8005674:	2301      	movs	r3, #1
 8005676:	e000      	b.n	800567a <HAL_TIM_PWM_Start+0xd2>
 8005678:	2300      	movs	r3, #0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d007      	beq.n	800568e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800568c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a22      	ldr	r2, [pc, #136]	; (800571c <HAL_TIM_PWM_Start+0x174>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d022      	beq.n	80056de <HAL_TIM_PWM_Start+0x136>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a0:	d01d      	beq.n	80056de <HAL_TIM_PWM_Start+0x136>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a1f      	ldr	r2, [pc, #124]	; (8005724 <HAL_TIM_PWM_Start+0x17c>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d018      	beq.n	80056de <HAL_TIM_PWM_Start+0x136>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a1d      	ldr	r2, [pc, #116]	; (8005728 <HAL_TIM_PWM_Start+0x180>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <HAL_TIM_PWM_Start+0x136>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a1c      	ldr	r2, [pc, #112]	; (800572c <HAL_TIM_PWM_Start+0x184>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d00e      	beq.n	80056de <HAL_TIM_PWM_Start+0x136>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a16      	ldr	r2, [pc, #88]	; (8005720 <HAL_TIM_PWM_Start+0x178>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d009      	beq.n	80056de <HAL_TIM_PWM_Start+0x136>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a18      	ldr	r2, [pc, #96]	; (8005730 <HAL_TIM_PWM_Start+0x188>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d004      	beq.n	80056de <HAL_TIM_PWM_Start+0x136>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a16      	ldr	r2, [pc, #88]	; (8005734 <HAL_TIM_PWM_Start+0x18c>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d111      	bne.n	8005702 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 0307 	and.w	r3, r3, #7
 80056e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2b06      	cmp	r3, #6
 80056ee:	d010      	beq.n	8005712 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f042 0201 	orr.w	r2, r2, #1
 80056fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005700:	e007      	b.n	8005712 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f042 0201 	orr.w	r2, r2, #1
 8005710:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40010000 	.word	0x40010000
 8005720:	40010400 	.word	0x40010400
 8005724:	40000400 	.word	0x40000400
 8005728:	40000800 	.word	0x40000800
 800572c:	40000c00 	.word	0x40000c00
 8005730:	40014000 	.word	0x40014000
 8005734:	40001800 	.word	0x40001800

08005738 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e097      	b.n	800587c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b00      	cmp	r3, #0
 8005756:	d106      	bne.n	8005766 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7fd fdbf 	bl	80032e4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2202      	movs	r2, #2
 800576a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	6812      	ldr	r2, [r2, #0]
 8005778:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800577c:	f023 0307 	bic.w	r3, r3, #7
 8005780:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	3304      	adds	r3, #4
 800578a:	4619      	mov	r1, r3
 800578c:	4610      	mov	r0, r2
 800578e:	f000 fba9 	bl	8005ee4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057ba:	f023 0303 	bic.w	r3, r3, #3
 80057be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	021b      	lsls	r3, r3, #8
 80057ca:	4313      	orrs	r3, r2
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80057d8:	f023 030c 	bic.w	r3, r3, #12
 80057dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	68da      	ldr	r2, [r3, #12]
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	4313      	orrs	r3, r2
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	011a      	lsls	r2, r3, #4
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	031b      	lsls	r3, r3, #12
 8005808:	4313      	orrs	r3, r2
 800580a:	693a      	ldr	r2, [r7, #16]
 800580c:	4313      	orrs	r3, r2
 800580e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005816:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800581e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	685a      	ldr	r2, [r3, #4]
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	011b      	lsls	r3, r3, #4
 800582a:	4313      	orrs	r3, r2
 800582c:	68fa      	ldr	r2, [r7, #12]
 800582e:	4313      	orrs	r3, r2
 8005830:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	693a      	ldr	r2, [r7, #16]
 8005840:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2201      	movs	r2, #1
 800584e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2201      	movs	r2, #1
 800585e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3718      	adds	r7, #24
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}

08005884 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005894:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800589c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80058a4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80058ac:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d110      	bne.n	80058d6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d102      	bne.n	80058c0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80058ba:	7b7b      	ldrb	r3, [r7, #13]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d001      	beq.n	80058c4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e069      	b.n	8005998 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2202      	movs	r2, #2
 80058c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058d4:	e031      	b.n	800593a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	2b04      	cmp	r3, #4
 80058da:	d110      	bne.n	80058fe <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80058dc:	7bbb      	ldrb	r3, [r7, #14]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d102      	bne.n	80058e8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80058e2:	7b3b      	ldrb	r3, [r7, #12]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d001      	beq.n	80058ec <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e055      	b.n	8005998 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2202      	movs	r2, #2
 80058f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2202      	movs	r2, #2
 80058f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80058fc:	e01d      	b.n	800593a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80058fe:	7bfb      	ldrb	r3, [r7, #15]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d108      	bne.n	8005916 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005904:	7bbb      	ldrb	r3, [r7, #14]
 8005906:	2b01      	cmp	r3, #1
 8005908:	d105      	bne.n	8005916 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800590a:	7b7b      	ldrb	r3, [r7, #13]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d102      	bne.n	8005916 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005910:	7b3b      	ldrb	r3, [r7, #12]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d001      	beq.n	800591a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e03e      	b.n	8005998 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2202      	movs	r2, #2
 800591e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2202      	movs	r2, #2
 8005926:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2202      	movs	r2, #2
 800592e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2202      	movs	r2, #2
 8005936:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d003      	beq.n	8005948 <HAL_TIM_Encoder_Start+0xc4>
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2b04      	cmp	r3, #4
 8005944:	d008      	beq.n	8005958 <HAL_TIM_Encoder_Start+0xd4>
 8005946:	e00f      	b.n	8005968 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2201      	movs	r2, #1
 800594e:	2100      	movs	r1, #0
 8005950:	4618      	mov	r0, r3
 8005952:	f000 fdbd 	bl	80064d0 <TIM_CCxChannelCmd>
      break;
 8005956:	e016      	b.n	8005986 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2201      	movs	r2, #1
 800595e:	2104      	movs	r1, #4
 8005960:	4618      	mov	r0, r3
 8005962:	f000 fdb5 	bl	80064d0 <TIM_CCxChannelCmd>
      break;
 8005966:	e00e      	b.n	8005986 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2201      	movs	r2, #1
 800596e:	2100      	movs	r1, #0
 8005970:	4618      	mov	r0, r3
 8005972:	f000 fdad 	bl	80064d0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2201      	movs	r2, #1
 800597c:	2104      	movs	r1, #4
 800597e:	4618      	mov	r0, r3
 8005980:	f000 fda6 	bl	80064d0 <TIM_CCxChannelCmd>
      break;
 8005984:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f042 0201 	orr.w	r2, r2, #1
 8005994:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d020      	beq.n	8005a04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f003 0302 	and.w	r3, r3, #2
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d01b      	beq.n	8005a04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f06f 0202 	mvn.w	r2, #2
 80059d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	f003 0303 	and.w	r3, r3, #3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d003      	beq.n	80059f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 fa5b 	bl	8005ea6 <HAL_TIM_IC_CaptureCallback>
 80059f0:	e005      	b.n	80059fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 fa4d 	bl	8005e92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 fa5e 	bl	8005eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	f003 0304 	and.w	r3, r3, #4
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d020      	beq.n	8005a50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f003 0304 	and.w	r3, r3, #4
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d01b      	beq.n	8005a50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f06f 0204 	mvn.w	r2, #4
 8005a20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2202      	movs	r2, #2
 8005a26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 fa35 	bl	8005ea6 <HAL_TIM_IC_CaptureCallback>
 8005a3c:	e005      	b.n	8005a4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 fa27 	bl	8005e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 fa38 	bl	8005eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	f003 0308 	and.w	r3, r3, #8
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d020      	beq.n	8005a9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f003 0308 	and.w	r3, r3, #8
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d01b      	beq.n	8005a9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f06f 0208 	mvn.w	r2, #8
 8005a6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2204      	movs	r2, #4
 8005a72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	69db      	ldr	r3, [r3, #28]
 8005a7a:	f003 0303 	and.w	r3, r3, #3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 fa0f 	bl	8005ea6 <HAL_TIM_IC_CaptureCallback>
 8005a88:	e005      	b.n	8005a96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	f000 fa01 	bl	8005e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 fa12 	bl	8005eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	f003 0310 	and.w	r3, r3, #16
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d020      	beq.n	8005ae8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f003 0310 	and.w	r3, r3, #16
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d01b      	beq.n	8005ae8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f06f 0210 	mvn.w	r2, #16
 8005ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2208      	movs	r2, #8
 8005abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	69db      	ldr	r3, [r3, #28]
 8005ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d003      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 f9e9 	bl	8005ea6 <HAL_TIM_IC_CaptureCallback>
 8005ad4:	e005      	b.n	8005ae2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 f9db 	bl	8005e92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f9ec 	bl	8005eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00c      	beq.n	8005b0c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d007      	beq.n	8005b0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f06f 0201 	mvn.w	r2, #1
 8005b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f7fd fb50 	bl	80031ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00c      	beq.n	8005b30 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d007      	beq.n	8005b30 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 fdce 	bl	80066cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00c      	beq.n	8005b54 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d007      	beq.n	8005b54 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f9bd 	bl	8005ece <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	f003 0320 	and.w	r3, r3, #32
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00c      	beq.n	8005b78 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f003 0320 	and.w	r3, r3, #32
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d007      	beq.n	8005b78 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f06f 0220 	mvn.w	r2, #32
 8005b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 fda0 	bl	80066b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b78:	bf00      	nop
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b086      	sub	sp, #24
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d101      	bne.n	8005b9e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b9a:	2302      	movs	r3, #2
 8005b9c:	e0ae      	b.n	8005cfc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b0c      	cmp	r3, #12
 8005baa:	f200 809f 	bhi.w	8005cec <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005bae:	a201      	add	r2, pc, #4	; (adr r2, 8005bb4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb4:	08005be9 	.word	0x08005be9
 8005bb8:	08005ced 	.word	0x08005ced
 8005bbc:	08005ced 	.word	0x08005ced
 8005bc0:	08005ced 	.word	0x08005ced
 8005bc4:	08005c29 	.word	0x08005c29
 8005bc8:	08005ced 	.word	0x08005ced
 8005bcc:	08005ced 	.word	0x08005ced
 8005bd0:	08005ced 	.word	0x08005ced
 8005bd4:	08005c6b 	.word	0x08005c6b
 8005bd8:	08005ced 	.word	0x08005ced
 8005bdc:	08005ced 	.word	0x08005ced
 8005be0:	08005ced 	.word	0x08005ced
 8005be4:	08005cab 	.word	0x08005cab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68b9      	ldr	r1, [r7, #8]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f000 fa24 	bl	800603c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	699a      	ldr	r2, [r3, #24]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f042 0208 	orr.w	r2, r2, #8
 8005c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	699a      	ldr	r2, [r3, #24]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f022 0204 	bic.w	r2, r2, #4
 8005c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6999      	ldr	r1, [r3, #24]
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	691a      	ldr	r2, [r3, #16]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	619a      	str	r2, [r3, #24]
      break;
 8005c26:	e064      	b.n	8005cf2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68b9      	ldr	r1, [r7, #8]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 fa74 	bl	800611c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	699a      	ldr	r2, [r3, #24]
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	699a      	ldr	r2, [r3, #24]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6999      	ldr	r1, [r3, #24]
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	021a      	lsls	r2, r3, #8
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	619a      	str	r2, [r3, #24]
      break;
 8005c68:	e043      	b.n	8005cf2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68b9      	ldr	r1, [r7, #8]
 8005c70:	4618      	mov	r0, r3
 8005c72:	f000 fac9 	bl	8006208 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69da      	ldr	r2, [r3, #28]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f042 0208 	orr.w	r2, r2, #8
 8005c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	69da      	ldr	r2, [r3, #28]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f022 0204 	bic.w	r2, r2, #4
 8005c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	69d9      	ldr	r1, [r3, #28]
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	691a      	ldr	r2, [r3, #16]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	61da      	str	r2, [r3, #28]
      break;
 8005ca8:	e023      	b.n	8005cf2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68b9      	ldr	r1, [r7, #8]
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f000 fb1d 	bl	80062f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	69da      	ldr	r2, [r3, #28]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	69da      	ldr	r2, [r3, #28]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	69d9      	ldr	r1, [r3, #28]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	021a      	lsls	r2, r3, #8
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	61da      	str	r2, [r3, #28]
      break;
 8005cea:	e002      	b.n	8005cf2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	75fb      	strb	r3, [r7, #23]
      break;
 8005cf0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3718      	adds	r7, #24
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d101      	bne.n	8005d20 <HAL_TIM_ConfigClockSource+0x1c>
 8005d1c:	2302      	movs	r3, #2
 8005d1e:	e0b4      	b.n	8005e8a <HAL_TIM_ConfigClockSource+0x186>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d58:	d03e      	beq.n	8005dd8 <HAL_TIM_ConfigClockSource+0xd4>
 8005d5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d5e:	f200 8087 	bhi.w	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
 8005d62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d66:	f000 8086 	beq.w	8005e76 <HAL_TIM_ConfigClockSource+0x172>
 8005d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d6e:	d87f      	bhi.n	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
 8005d70:	2b70      	cmp	r3, #112	; 0x70
 8005d72:	d01a      	beq.n	8005daa <HAL_TIM_ConfigClockSource+0xa6>
 8005d74:	2b70      	cmp	r3, #112	; 0x70
 8005d76:	d87b      	bhi.n	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
 8005d78:	2b60      	cmp	r3, #96	; 0x60
 8005d7a:	d050      	beq.n	8005e1e <HAL_TIM_ConfigClockSource+0x11a>
 8005d7c:	2b60      	cmp	r3, #96	; 0x60
 8005d7e:	d877      	bhi.n	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
 8005d80:	2b50      	cmp	r3, #80	; 0x50
 8005d82:	d03c      	beq.n	8005dfe <HAL_TIM_ConfigClockSource+0xfa>
 8005d84:	2b50      	cmp	r3, #80	; 0x50
 8005d86:	d873      	bhi.n	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
 8005d88:	2b40      	cmp	r3, #64	; 0x40
 8005d8a:	d058      	beq.n	8005e3e <HAL_TIM_ConfigClockSource+0x13a>
 8005d8c:	2b40      	cmp	r3, #64	; 0x40
 8005d8e:	d86f      	bhi.n	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
 8005d90:	2b30      	cmp	r3, #48	; 0x30
 8005d92:	d064      	beq.n	8005e5e <HAL_TIM_ConfigClockSource+0x15a>
 8005d94:	2b30      	cmp	r3, #48	; 0x30
 8005d96:	d86b      	bhi.n	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
 8005d98:	2b20      	cmp	r3, #32
 8005d9a:	d060      	beq.n	8005e5e <HAL_TIM_ConfigClockSource+0x15a>
 8005d9c:	2b20      	cmp	r3, #32
 8005d9e:	d867      	bhi.n	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d05c      	beq.n	8005e5e <HAL_TIM_ConfigClockSource+0x15a>
 8005da4:	2b10      	cmp	r3, #16
 8005da6:	d05a      	beq.n	8005e5e <HAL_TIM_ConfigClockSource+0x15a>
 8005da8:	e062      	b.n	8005e70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dba:	f000 fb69 	bl	8006490 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005dcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68ba      	ldr	r2, [r7, #8]
 8005dd4:	609a      	str	r2, [r3, #8]
      break;
 8005dd6:	e04f      	b.n	8005e78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005de8:	f000 fb52 	bl	8006490 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	689a      	ldr	r2, [r3, #8]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dfa:	609a      	str	r2, [r3, #8]
      break;
 8005dfc:	e03c      	b.n	8005e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	f000 fac6 	bl	800639c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2150      	movs	r1, #80	; 0x50
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 fb1f 	bl	800645a <TIM_ITRx_SetConfig>
      break;
 8005e1c:	e02c      	b.n	8005e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	f000 fae5 	bl	80063fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2160      	movs	r1, #96	; 0x60
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 fb0f 	bl	800645a <TIM_ITRx_SetConfig>
      break;
 8005e3c:	e01c      	b.n	8005e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	f000 faa6 	bl	800639c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2140      	movs	r1, #64	; 0x40
 8005e56:	4618      	mov	r0, r3
 8005e58:	f000 faff 	bl	800645a <TIM_ITRx_SetConfig>
      break;
 8005e5c:	e00c      	b.n	8005e78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4619      	mov	r1, r3
 8005e68:	4610      	mov	r0, r2
 8005e6a:	f000 faf6 	bl	800645a <TIM_ITRx_SetConfig>
      break;
 8005e6e:	e003      	b.n	8005e78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	73fb      	strb	r3, [r7, #15]
      break;
 8005e74:	e000      	b.n	8005e78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}

08005e92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b083      	sub	sp, #12
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e9a:	bf00      	nop
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr

08005ea6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005eae:	bf00      	nop
 8005eb0:	370c      	adds	r7, #12
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005eba:	b480      	push	{r7}
 8005ebc:	b083      	sub	sp, #12
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b083      	sub	sp, #12
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ed6:	bf00      	nop
 8005ed8:	370c      	adds	r7, #12
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
	...

08005ee4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a46      	ldr	r2, [pc, #280]	; (8006010 <TIM_Base_SetConfig+0x12c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d013      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f02:	d00f      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a43      	ldr	r2, [pc, #268]	; (8006014 <TIM_Base_SetConfig+0x130>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d00b      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a42      	ldr	r2, [pc, #264]	; (8006018 <TIM_Base_SetConfig+0x134>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d007      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4a41      	ldr	r2, [pc, #260]	; (800601c <TIM_Base_SetConfig+0x138>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d003      	beq.n	8005f24 <TIM_Base_SetConfig+0x40>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a40      	ldr	r2, [pc, #256]	; (8006020 <TIM_Base_SetConfig+0x13c>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d108      	bne.n	8005f36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a35      	ldr	r2, [pc, #212]	; (8006010 <TIM_Base_SetConfig+0x12c>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d02b      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f44:	d027      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a32      	ldr	r2, [pc, #200]	; (8006014 <TIM_Base_SetConfig+0x130>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d023      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a31      	ldr	r2, [pc, #196]	; (8006018 <TIM_Base_SetConfig+0x134>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d01f      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a30      	ldr	r2, [pc, #192]	; (800601c <TIM_Base_SetConfig+0x138>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d01b      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a2f      	ldr	r2, [pc, #188]	; (8006020 <TIM_Base_SetConfig+0x13c>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d017      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a2e      	ldr	r2, [pc, #184]	; (8006024 <TIM_Base_SetConfig+0x140>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d013      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a2d      	ldr	r2, [pc, #180]	; (8006028 <TIM_Base_SetConfig+0x144>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d00f      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a2c      	ldr	r2, [pc, #176]	; (800602c <TIM_Base_SetConfig+0x148>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d00b      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a2b      	ldr	r2, [pc, #172]	; (8006030 <TIM_Base_SetConfig+0x14c>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d007      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a2a      	ldr	r2, [pc, #168]	; (8006034 <TIM_Base_SetConfig+0x150>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d003      	beq.n	8005f96 <TIM_Base_SetConfig+0xb2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a29      	ldr	r2, [pc, #164]	; (8006038 <TIM_Base_SetConfig+0x154>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d108      	bne.n	8005fa8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a10      	ldr	r2, [pc, #64]	; (8006010 <TIM_Base_SetConfig+0x12c>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d003      	beq.n	8005fdc <TIM_Base_SetConfig+0xf8>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a12      	ldr	r2, [pc, #72]	; (8006020 <TIM_Base_SetConfig+0x13c>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d103      	bne.n	8005fe4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	691a      	ldr	r2, [r3, #16]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d105      	bne.n	8006002 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	f023 0201 	bic.w	r2, r3, #1
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	611a      	str	r2, [r3, #16]
  }
}
 8006002:	bf00      	nop
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	40010000 	.word	0x40010000
 8006014:	40000400 	.word	0x40000400
 8006018:	40000800 	.word	0x40000800
 800601c:	40000c00 	.word	0x40000c00
 8006020:	40010400 	.word	0x40010400
 8006024:	40014000 	.word	0x40014000
 8006028:	40014400 	.word	0x40014400
 800602c:	40014800 	.word	0x40014800
 8006030:	40001800 	.word	0x40001800
 8006034:	40001c00 	.word	0x40001c00
 8006038:	40002000 	.word	0x40002000

0800603c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a1b      	ldr	r3, [r3, #32]
 8006050:	f023 0201 	bic.w	r2, r3, #1
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800606a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	f023 0303 	bic.w	r3, r3, #3
 8006072:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	f023 0302 	bic.w	r3, r3, #2
 8006084:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	4313      	orrs	r3, r2
 800608e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a20      	ldr	r2, [pc, #128]	; (8006114 <TIM_OC1_SetConfig+0xd8>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d003      	beq.n	80060a0 <TIM_OC1_SetConfig+0x64>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a1f      	ldr	r2, [pc, #124]	; (8006118 <TIM_OC1_SetConfig+0xdc>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d10c      	bne.n	80060ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	f023 0308 	bic.w	r3, r3, #8
 80060a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f023 0304 	bic.w	r3, r3, #4
 80060b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a15      	ldr	r2, [pc, #84]	; (8006114 <TIM_OC1_SetConfig+0xd8>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d003      	beq.n	80060ca <TIM_OC1_SetConfig+0x8e>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a14      	ldr	r2, [pc, #80]	; (8006118 <TIM_OC1_SetConfig+0xdc>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d111      	bne.n	80060ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80060d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	697a      	ldr	r2, [r7, #20]
 8006106:	621a      	str	r2, [r3, #32]
}
 8006108:	bf00      	nop
 800610a:	371c      	adds	r7, #28
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr
 8006114:	40010000 	.word	0x40010000
 8006118:	40010400 	.word	0x40010400

0800611c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800611c:	b480      	push	{r7}
 800611e:	b087      	sub	sp, #28
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	f023 0210 	bic.w	r2, r3, #16
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800614a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006152:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	021b      	lsls	r3, r3, #8
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	4313      	orrs	r3, r2
 800615e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	f023 0320 	bic.w	r3, r3, #32
 8006166:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	011b      	lsls	r3, r3, #4
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	4313      	orrs	r3, r2
 8006172:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a22      	ldr	r2, [pc, #136]	; (8006200 <TIM_OC2_SetConfig+0xe4>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d003      	beq.n	8006184 <TIM_OC2_SetConfig+0x68>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a21      	ldr	r2, [pc, #132]	; (8006204 <TIM_OC2_SetConfig+0xe8>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d10d      	bne.n	80061a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800618a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	011b      	lsls	r3, r3, #4
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	4313      	orrs	r3, r2
 8006196:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800619e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a17      	ldr	r2, [pc, #92]	; (8006200 <TIM_OC2_SetConfig+0xe4>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d003      	beq.n	80061b0 <TIM_OC2_SetConfig+0x94>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a16      	ldr	r2, [pc, #88]	; (8006204 <TIM_OC2_SetConfig+0xe8>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d113      	bne.n	80061d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	695b      	ldr	r3, [r3, #20]
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	621a      	str	r2, [r3, #32]
}
 80061f2:	bf00      	nop
 80061f4:	371c      	adds	r7, #28
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	40010000 	.word	0x40010000
 8006204:	40010400 	.word	0x40010400

08006208 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006208:	b480      	push	{r7}
 800620a:	b087      	sub	sp, #28
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	69db      	ldr	r3, [r3, #28]
 800622e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f023 0303 	bic.w	r3, r3, #3
 800623e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	4313      	orrs	r3, r2
 8006248:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006250:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	021b      	lsls	r3, r3, #8
 8006258:	697a      	ldr	r2, [r7, #20]
 800625a:	4313      	orrs	r3, r2
 800625c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a21      	ldr	r2, [pc, #132]	; (80062e8 <TIM_OC3_SetConfig+0xe0>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d003      	beq.n	800626e <TIM_OC3_SetConfig+0x66>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a20      	ldr	r2, [pc, #128]	; (80062ec <TIM_OC3_SetConfig+0xe4>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d10d      	bne.n	800628a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006274:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	021b      	lsls	r3, r3, #8
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006288:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a16      	ldr	r2, [pc, #88]	; (80062e8 <TIM_OC3_SetConfig+0xe0>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d003      	beq.n	800629a <TIM_OC3_SetConfig+0x92>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a15      	ldr	r2, [pc, #84]	; (80062ec <TIM_OC3_SetConfig+0xe4>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d113      	bne.n	80062c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80062a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	011b      	lsls	r3, r3, #4
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	699b      	ldr	r3, [r3, #24]
 80062ba:	011b      	lsls	r3, r3, #4
 80062bc:	693a      	ldr	r2, [r7, #16]
 80062be:	4313      	orrs	r3, r2
 80062c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	693a      	ldr	r2, [r7, #16]
 80062c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	697a      	ldr	r2, [r7, #20]
 80062da:	621a      	str	r2, [r3, #32]
}
 80062dc:	bf00      	nop
 80062de:	371c      	adds	r7, #28
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr
 80062e8:	40010000 	.word	0x40010000
 80062ec:	40010400 	.word	0x40010400

080062f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b087      	sub	sp, #28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	69db      	ldr	r3, [r3, #28]
 8006316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800631e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006326:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	021b      	lsls	r3, r3, #8
 800632e:	68fa      	ldr	r2, [r7, #12]
 8006330:	4313      	orrs	r3, r2
 8006332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800633a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	031b      	lsls	r3, r3, #12
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	4313      	orrs	r3, r2
 8006346:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4a12      	ldr	r2, [pc, #72]	; (8006394 <TIM_OC4_SetConfig+0xa4>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d003      	beq.n	8006358 <TIM_OC4_SetConfig+0x68>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a11      	ldr	r2, [pc, #68]	; (8006398 <TIM_OC4_SetConfig+0xa8>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d109      	bne.n	800636c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800635e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	019b      	lsls	r3, r3, #6
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	4313      	orrs	r3, r2
 800636a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	685a      	ldr	r2, [r3, #4]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	621a      	str	r2, [r3, #32]
}
 8006386:	bf00      	nop
 8006388:	371c      	adds	r7, #28
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	40010000 	.word	0x40010000
 8006398:	40010400 	.word	0x40010400

0800639c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800639c:	b480      	push	{r7}
 800639e:	b087      	sub	sp, #28
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6a1b      	ldr	r3, [r3, #32]
 80063ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6a1b      	ldr	r3, [r3, #32]
 80063b2:	f023 0201 	bic.w	r2, r3, #1
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	699b      	ldr	r3, [r3, #24]
 80063be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	011b      	lsls	r3, r3, #4
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f023 030a 	bic.w	r3, r3, #10
 80063d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063da:	697a      	ldr	r2, [r7, #20]
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	4313      	orrs	r3, r2
 80063e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	697a      	ldr	r2, [r7, #20]
 80063ec:	621a      	str	r2, [r3, #32]
}
 80063ee:	bf00      	nop
 80063f0:	371c      	adds	r7, #28
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b087      	sub	sp, #28
 80063fe:	af00      	add	r7, sp, #0
 8006400:	60f8      	str	r0, [r7, #12]
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6a1b      	ldr	r3, [r3, #32]
 800640a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6a1b      	ldr	r3, [r3, #32]
 8006410:	f023 0210 	bic.w	r2, r3, #16
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	699b      	ldr	r3, [r3, #24]
 800641c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006424:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	031b      	lsls	r3, r3, #12
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	4313      	orrs	r3, r2
 800642e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006436:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	011b      	lsls	r3, r3, #4
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	4313      	orrs	r3, r2
 8006440:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	621a      	str	r2, [r3, #32]
}
 800644e:	bf00      	nop
 8006450:	371c      	adds	r7, #28
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800645a:	b480      	push	{r7}
 800645c:	b085      	sub	sp, #20
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
 8006462:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006470:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	4313      	orrs	r3, r2
 8006478:	f043 0307 	orr.w	r3, r3, #7
 800647c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	68fa      	ldr	r2, [r7, #12]
 8006482:	609a      	str	r2, [r3, #8]
}
 8006484:	bf00      	nop
 8006486:	3714      	adds	r7, #20
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006490:	b480      	push	{r7}
 8006492:	b087      	sub	sp, #28
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
 800649c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	021a      	lsls	r2, r3, #8
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	431a      	orrs	r2, r3
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	697a      	ldr	r2, [r7, #20]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	609a      	str	r2, [r3, #8]
}
 80064c4:	bf00      	nop
 80064c6:	371c      	adds	r7, #28
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b087      	sub	sp, #28
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	60b9      	str	r1, [r7, #8]
 80064da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f003 031f 	and.w	r3, r3, #31
 80064e2:	2201      	movs	r2, #1
 80064e4:	fa02 f303 	lsl.w	r3, r2, r3
 80064e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6a1a      	ldr	r2, [r3, #32]
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	43db      	mvns	r3, r3
 80064f2:	401a      	ands	r2, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6a1a      	ldr	r2, [r3, #32]
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 031f 	and.w	r3, r3, #31
 8006502:	6879      	ldr	r1, [r7, #4]
 8006504:	fa01 f303 	lsl.w	r3, r1, r3
 8006508:	431a      	orrs	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	621a      	str	r2, [r3, #32]
}
 800650e:	bf00      	nop
 8006510:	371c      	adds	r7, #28
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
	...

0800651c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800651c:	b480      	push	{r7}
 800651e:	b085      	sub	sp, #20
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800652c:	2b01      	cmp	r3, #1
 800652e:	d101      	bne.n	8006534 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006530:	2302      	movs	r3, #2
 8006532:	e05a      	b.n	80065ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2202      	movs	r2, #2
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800655a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	4313      	orrs	r3, r2
 8006564:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a21      	ldr	r2, [pc, #132]	; (80065f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d022      	beq.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006580:	d01d      	beq.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a1d      	ldr	r2, [pc, #116]	; (80065fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d018      	beq.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a1b      	ldr	r2, [pc, #108]	; (8006600 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d013      	beq.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a1a      	ldr	r2, [pc, #104]	; (8006604 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d00e      	beq.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a18      	ldr	r2, [pc, #96]	; (8006608 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d009      	beq.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a17      	ldr	r2, [pc, #92]	; (800660c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d004      	beq.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a15      	ldr	r2, [pc, #84]	; (8006610 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d10c      	bne.n	80065d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	68ba      	ldr	r2, [r7, #8]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3714      	adds	r7, #20
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	40010000 	.word	0x40010000
 80065fc:	40000400 	.word	0x40000400
 8006600:	40000800 	.word	0x40000800
 8006604:	40000c00 	.word	0x40000c00
 8006608:	40010400 	.word	0x40010400
 800660c:	40014000 	.word	0x40014000
 8006610:	40001800 	.word	0x40001800

08006614 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800661e:	2300      	movs	r3, #0
 8006620:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006628:	2b01      	cmp	r3, #1
 800662a:	d101      	bne.n	8006630 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800662c:	2302      	movs	r3, #2
 800662e:	e03d      	b.n	80066ac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	4313      	orrs	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	4313      	orrs	r3, r2
 8006652:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	4313      	orrs	r3, r2
 8006660:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4313      	orrs	r3, r2
 800666e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	4313      	orrs	r3, r2
 800667c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	695b      	ldr	r3, [r3, #20]
 8006688:	4313      	orrs	r3, r2
 800668a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	69db      	ldr	r3, [r3, #28]
 8006696:	4313      	orrs	r3, r2
 8006698:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066c0:	bf00      	nop
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d101      	bne.n	80066f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e042      	b.n	8006778 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d106      	bne.n	800670c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7fd f810 	bl	800372c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2224      	movs	r2, #36	; 0x24
 8006710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68da      	ldr	r2, [r3, #12]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006722:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 fed7 	bl	80074d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	691a      	ldr	r2, [r3, #16]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006738:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	695a      	ldr	r2, [r3, #20]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006748:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68da      	ldr	r2, [r3, #12]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006758:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2220      	movs	r2, #32
 8006764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2220      	movs	r2, #32
 800676c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3708      	adds	r7, #8
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	4613      	mov	r3, r2
 800678c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b20      	cmp	r3, #32
 8006798:	d121      	bne.n	80067de <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d002      	beq.n	80067a6 <HAL_UART_Transmit_IT+0x26>
 80067a0:	88fb      	ldrh	r3, [r7, #6]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e01a      	b.n	80067e0 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	88fa      	ldrh	r2, [r7, #6]
 80067b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	88fa      	ldrh	r2, [r7, #6]
 80067ba:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2221      	movs	r2, #33	; 0x21
 80067c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68da      	ldr	r2, [r3, #12]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067d8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80067da:	2300      	movs	r3, #0
 80067dc:	e000      	b.n	80067e0 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80067de:	2302      	movs	r3, #2
  }
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3714      	adds	r7, #20
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b08c      	sub	sp, #48	; 0x30
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	4613      	mov	r3, r2
 80067f8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006800:	b2db      	uxtb	r3, r3
 8006802:	2b20      	cmp	r3, #32
 8006804:	d14a      	bne.n	800689c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d002      	beq.n	8006812 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800680c:	88fb      	ldrh	r3, [r7, #6]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e043      	b.n	800689e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2201      	movs	r2, #1
 800681a:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2200      	movs	r2, #0
 8006820:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006822:	88fb      	ldrh	r3, [r7, #6]
 8006824:	461a      	mov	r2, r3
 8006826:	68b9      	ldr	r1, [r7, #8]
 8006828:	68f8      	ldr	r0, [r7, #12]
 800682a:	f000 fbf5 	bl	8007018 <UART_Start_Receive_DMA>
 800682e:	4603      	mov	r3, r0
 8006830:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006834:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006838:	2b00      	cmp	r3, #0
 800683a:	d12c      	bne.n	8006896 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006840:	2b01      	cmp	r3, #1
 8006842:	d125      	bne.n	8006890 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006844:	2300      	movs	r3, #0
 8006846:	613b      	str	r3, [r7, #16]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	613b      	str	r3, [r7, #16]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	613b      	str	r3, [r7, #16]
 8006858:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	330c      	adds	r3, #12
 8006860:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	e853 3f00 	ldrex	r3, [r3]
 8006868:	617b      	str	r3, [r7, #20]
   return(result);
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	f043 0310 	orr.w	r3, r3, #16
 8006870:	62bb      	str	r3, [r7, #40]	; 0x28
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	330c      	adds	r3, #12
 8006878:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800687a:	627a      	str	r2, [r7, #36]	; 0x24
 800687c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687e:	6a39      	ldr	r1, [r7, #32]
 8006880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006882:	e841 2300 	strex	r3, r2, [r1]
 8006886:	61fb      	str	r3, [r7, #28]
   return(result);
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1e5      	bne.n	800685a <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800688e:	e002      	b.n	8006896 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8006896:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800689a:	e000      	b.n	800689e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800689c:	2302      	movs	r3, #2
  }
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3730      	adds	r7, #48	; 0x30
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
	...

080068a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b0ba      	sub	sp, #232	; 0xe8
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80068ce:	2300      	movs	r3, #0
 80068d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80068d4:	2300      	movs	r3, #0
 80068d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80068da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068de:	f003 030f 	and.w	r3, r3, #15
 80068e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80068e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d10f      	bne.n	800690e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068f2:	f003 0320 	and.w	r3, r3, #32
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d009      	beq.n	800690e <HAL_UART_IRQHandler+0x66>
 80068fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068fe:	f003 0320 	and.w	r3, r3, #32
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 fd27 	bl	800735a <UART_Receive_IT>
      return;
 800690c:	e25b      	b.n	8006dc6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800690e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006912:	2b00      	cmp	r3, #0
 8006914:	f000 80de 	beq.w	8006ad4 <HAL_UART_IRQHandler+0x22c>
 8006918:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800691c:	f003 0301 	and.w	r3, r3, #1
 8006920:	2b00      	cmp	r3, #0
 8006922:	d106      	bne.n	8006932 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006928:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 80d1 	beq.w	8006ad4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006936:	f003 0301 	and.w	r3, r3, #1
 800693a:	2b00      	cmp	r3, #0
 800693c:	d00b      	beq.n	8006956 <HAL_UART_IRQHandler+0xae>
 800693e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006946:	2b00      	cmp	r3, #0
 8006948:	d005      	beq.n	8006956 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800694e:	f043 0201 	orr.w	r2, r3, #1
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800695a:	f003 0304 	and.w	r3, r3, #4
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00b      	beq.n	800697a <HAL_UART_IRQHandler+0xd2>
 8006962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d005      	beq.n	800697a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006972:	f043 0202 	orr.w	r2, r3, #2
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800697a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800697e:	f003 0302 	and.w	r3, r3, #2
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00b      	beq.n	800699e <HAL_UART_IRQHandler+0xf6>
 8006986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	2b00      	cmp	r3, #0
 8006990:	d005      	beq.n	800699e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006996:	f043 0204 	orr.w	r2, r3, #4
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800699e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069a2:	f003 0308 	and.w	r3, r3, #8
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d011      	beq.n	80069ce <HAL_UART_IRQHandler+0x126>
 80069aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069ae:	f003 0320 	and.w	r3, r3, #32
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d105      	bne.n	80069c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80069b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d005      	beq.n	80069ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069c6:	f043 0208 	orr.w	r2, r3, #8
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f000 81f2 	beq.w	8006dbc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069dc:	f003 0320 	and.w	r3, r3, #32
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d008      	beq.n	80069f6 <HAL_UART_IRQHandler+0x14e>
 80069e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069e8:	f003 0320 	and.w	r3, r3, #32
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d002      	beq.n	80069f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 fcb2 	bl	800735a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	695b      	ldr	r3, [r3, #20]
 80069fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a00:	2b40      	cmp	r3, #64	; 0x40
 8006a02:	bf0c      	ite	eq
 8006a04:	2301      	moveq	r3, #1
 8006a06:	2300      	movne	r3, #0
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a12:	f003 0308 	and.w	r3, r3, #8
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d103      	bne.n	8006a22 <HAL_UART_IRQHandler+0x17a>
 8006a1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d04f      	beq.n	8006ac2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f000 fbba 	bl	800719c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	695b      	ldr	r3, [r3, #20]
 8006a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a32:	2b40      	cmp	r3, #64	; 0x40
 8006a34:	d141      	bne.n	8006aba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	3314      	adds	r3, #20
 8006a3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006a44:	e853 3f00 	ldrex	r3, [r3]
 8006a48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006a4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	3314      	adds	r3, #20
 8006a5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006a62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006a66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006a6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006a72:	e841 2300 	strex	r3, r2, [r1]
 8006a76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006a7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1d9      	bne.n	8006a36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d013      	beq.n	8006ab2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a8e:	4a7e      	ldr	r2, [pc, #504]	; (8006c88 <HAL_UART_IRQHandler+0x3e0>)
 8006a90:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a96:	4618      	mov	r0, r3
 8006a98:	f7fd fb52 	bl	8004140 <HAL_DMA_Abort_IT>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d016      	beq.n	8006ad0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aa8:	687a      	ldr	r2, [r7, #4]
 8006aaa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006aac:	4610      	mov	r0, r2
 8006aae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ab0:	e00e      	b.n	8006ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f9a8 	bl	8006e08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ab8:	e00a      	b.n	8006ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 f9a4 	bl	8006e08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ac0:	e006      	b.n	8006ad0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f9a0 	bl	8006e08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006ace:	e175      	b.n	8006dbc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad0:	bf00      	nop
    return;
 8006ad2:	e173      	b.n	8006dbc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	f040 814f 	bne.w	8006d7c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ae2:	f003 0310 	and.w	r3, r3, #16
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f000 8148 	beq.w	8006d7c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006af0:	f003 0310 	and.w	r3, r3, #16
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 8141 	beq.w	8006d7c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006afa:	2300      	movs	r3, #0
 8006afc:	60bb      	str	r3, [r7, #8]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	60bb      	str	r3, [r7, #8]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	60bb      	str	r3, [r7, #8]
 8006b0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b1a:	2b40      	cmp	r3, #64	; 0x40
 8006b1c:	f040 80b6 	bne.w	8006c8c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f000 8145 	beq.w	8006dc0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	f080 813e 	bcs.w	8006dc0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b4a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b50:	69db      	ldr	r3, [r3, #28]
 8006b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b56:	f000 8088 	beq.w	8006c6a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	330c      	adds	r3, #12
 8006b60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b68:	e853 3f00 	ldrex	r3, [r3]
 8006b6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006b70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006b74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	330c      	adds	r3, #12
 8006b82:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006b86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006b92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b96:	e841 2300 	strex	r3, r2, [r1]
 8006b9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006b9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d1d9      	bne.n	8006b5a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	3314      	adds	r3, #20
 8006bac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bb0:	e853 3f00 	ldrex	r3, [r3]
 8006bb4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006bb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006bb8:	f023 0301 	bic.w	r3, r3, #1
 8006bbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	3314      	adds	r3, #20
 8006bc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006bca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006bce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006bd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006bd6:	e841 2300 	strex	r3, r2, [r1]
 8006bda:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006bdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1e1      	bne.n	8006ba6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3314      	adds	r3, #20
 8006be8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006bec:	e853 3f00 	ldrex	r3, [r3]
 8006bf0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006bf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006bf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bf8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	3314      	adds	r3, #20
 8006c02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006c06:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006c08:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006c0c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006c0e:	e841 2300 	strex	r3, r2, [r1]
 8006c12:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006c14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d1e3      	bne.n	8006be2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2220      	movs	r2, #32
 8006c1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	330c      	adds	r3, #12
 8006c2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c32:	e853 3f00 	ldrex	r3, [r3]
 8006c36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006c38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c3a:	f023 0310 	bic.w	r3, r3, #16
 8006c3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	330c      	adds	r3, #12
 8006c48:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006c4c:	65ba      	str	r2, [r7, #88]	; 0x58
 8006c4e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006c52:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c54:	e841 2300 	strex	r3, r2, [r1]
 8006c58:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006c5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1e3      	bne.n	8006c28 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c64:	4618      	mov	r0, r3
 8006c66:	f7fd f9fb 	bl	8004060 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	1ad3      	subs	r3, r2, r3
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	4619      	mov	r1, r3
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f7fa fed7 	bl	8001a34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c86:	e09b      	b.n	8006dc0 <HAL_UART_IRQHandler+0x518>
 8006c88:	08007263 	.word	0x08007263
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 808e 	beq.w	8006dc4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006ca8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f000 8089 	beq.w	8006dc4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	330c      	adds	r3, #12
 8006cb8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cbc:	e853 3f00 	ldrex	r3, [r3]
 8006cc0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006cc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cc4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cc8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	330c      	adds	r3, #12
 8006cd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006cd6:	647a      	str	r2, [r7, #68]	; 0x44
 8006cd8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006cdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e3      	bne.n	8006cb2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	3314      	adds	r3, #20
 8006cf0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	623b      	str	r3, [r7, #32]
   return(result);
 8006cfa:	6a3b      	ldr	r3, [r7, #32]
 8006cfc:	f023 0301 	bic.w	r3, r3, #1
 8006d00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	3314      	adds	r3, #20
 8006d0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006d0e:	633a      	str	r2, [r7, #48]	; 0x30
 8006d10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d16:	e841 2300 	strex	r3, r2, [r1]
 8006d1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1e3      	bne.n	8006cea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2220      	movs	r2, #32
 8006d26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	330c      	adds	r3, #12
 8006d36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	e853 3f00 	ldrex	r3, [r3]
 8006d3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f023 0310 	bic.w	r3, r3, #16
 8006d46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	330c      	adds	r3, #12
 8006d50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006d54:	61fa      	str	r2, [r7, #28]
 8006d56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d58:	69b9      	ldr	r1, [r7, #24]
 8006d5a:	69fa      	ldr	r2, [r7, #28]
 8006d5c:	e841 2300 	strex	r3, r2, [r1]
 8006d60:	617b      	str	r3, [r7, #20]
   return(result);
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1e3      	bne.n	8006d30 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d72:	4619      	mov	r1, r3
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f7fa fe5d 	bl	8001a34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d7a:	e023      	b.n	8006dc4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d009      	beq.n	8006d9c <HAL_UART_IRQHandler+0x4f4>
 8006d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d003      	beq.n	8006d9c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 fa78 	bl	800728a <UART_Transmit_IT>
    return;
 8006d9a:	e014      	b.n	8006dc6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00e      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x51e>
 8006da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 fab8 	bl	800732a <UART_EndTransmit_IT>
    return;
 8006dba:	e004      	b.n	8006dc6 <HAL_UART_IRQHandler+0x51e>
    return;
 8006dbc:	bf00      	nop
 8006dbe:	e002      	b.n	8006dc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8006dc0:	bf00      	nop
 8006dc2:	e000      	b.n	8006dc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8006dc4:	bf00      	nop
  }
}
 8006dc6:	37e8      	adds	r7, #232	; 0xe8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006dfc:	bf00      	nop
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr

08006e08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006e10:	bf00      	nop
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b09c      	sub	sp, #112	; 0x70
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e28:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d172      	bne.n	8006f1e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006e38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	330c      	adds	r3, #12
 8006e44:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e48:	e853 3f00 	ldrex	r3, [r3]
 8006e4c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006e4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e54:	66bb      	str	r3, [r7, #104]	; 0x68
 8006e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	330c      	adds	r3, #12
 8006e5c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006e5e:	65ba      	str	r2, [r7, #88]	; 0x58
 8006e60:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e62:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006e64:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006e66:	e841 2300 	strex	r3, r2, [r1]
 8006e6a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006e6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1e5      	bne.n	8006e3e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	3314      	adds	r3, #20
 8006e78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e7c:	e853 3f00 	ldrex	r3, [r3]
 8006e80:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e84:	f023 0301 	bic.w	r3, r3, #1
 8006e88:	667b      	str	r3, [r7, #100]	; 0x64
 8006e8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	3314      	adds	r3, #20
 8006e90:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006e92:	647a      	str	r2, [r7, #68]	; 0x44
 8006e94:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e9a:	e841 2300 	strex	r3, r2, [r1]
 8006e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1e5      	bne.n	8006e72 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ea6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3314      	adds	r3, #20
 8006eac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb0:	e853 3f00 	ldrex	r3, [r3]
 8006eb4:	623b      	str	r3, [r7, #32]
   return(result);
 8006eb6:	6a3b      	ldr	r3, [r7, #32]
 8006eb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ebc:	663b      	str	r3, [r7, #96]	; 0x60
 8006ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3314      	adds	r3, #20
 8006ec4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006ec6:	633a      	str	r2, [r7, #48]	; 0x30
 8006ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ecc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ece:	e841 2300 	strex	r3, r2, [r1]
 8006ed2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d1e5      	bne.n	8006ea6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006eda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006edc:	2220      	movs	r2, #32
 8006ede:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ee2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d119      	bne.n	8006f1e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	330c      	adds	r3, #12
 8006ef0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	e853 3f00 	ldrex	r3, [r3]
 8006ef8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f023 0310 	bic.w	r3, r3, #16
 8006f00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	330c      	adds	r3, #12
 8006f08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006f0a:	61fa      	str	r2, [r7, #28]
 8006f0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f0e:	69b9      	ldr	r1, [r7, #24]
 8006f10:	69fa      	ldr	r2, [r7, #28]
 8006f12:	e841 2300 	strex	r3, r2, [r1]
 8006f16:	617b      	str	r3, [r7, #20]
   return(result);
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d1e5      	bne.n	8006eea <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f20:	2200      	movs	r2, #0
 8006f22:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d106      	bne.n	8006f3a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f2e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f30:	4619      	mov	r1, r3
 8006f32:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006f34:	f7fa fd7e 	bl	8001a34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f38:	e002      	b.n	8006f40 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006f3a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006f3c:	f7ff ff50 	bl	8006de0 <HAL_UART_RxCpltCallback>
}
 8006f40:	bf00      	nop
 8006f42:	3770      	adds	r7, #112	; 0x70
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f54:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d108      	bne.n	8006f76 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f68:	085b      	lsrs	r3, r3, #1
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	f7fa fd60 	bl	8001a34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f74:	e002      	b.n	8006f7c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f7ff ff3c 	bl	8006df4 <HAL_UART_RxHalfCpltCallback>
}
 8006f7c:	bf00      	nop
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f94:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	695b      	ldr	r3, [r3, #20]
 8006f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fa0:	2b80      	cmp	r3, #128	; 0x80
 8006fa2:	bf0c      	ite	eq
 8006fa4:	2301      	moveq	r3, #1
 8006fa6:	2300      	movne	r3, #0
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	2b21      	cmp	r3, #33	; 0x21
 8006fb6:	d108      	bne.n	8006fca <UART_DMAError+0x46>
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d005      	beq.n	8006fca <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006fc4:	68b8      	ldr	r0, [r7, #8]
 8006fc6:	f000 f8c1 	bl	800714c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	695b      	ldr	r3, [r3, #20]
 8006fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fd4:	2b40      	cmp	r3, #64	; 0x40
 8006fd6:	bf0c      	ite	eq
 8006fd8:	2301      	moveq	r3, #1
 8006fda:	2300      	movne	r3, #0
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b22      	cmp	r3, #34	; 0x22
 8006fea:	d108      	bne.n	8006ffe <UART_DMAError+0x7a>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d005      	beq.n	8006ffe <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006ff8:	68b8      	ldr	r0, [r7, #8]
 8006ffa:	f000 f8cf 	bl	800719c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007002:	f043 0210 	orr.w	r2, r3, #16
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800700a:	68b8      	ldr	r0, [r7, #8]
 800700c:	f7ff fefc 	bl	8006e08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007010:	bf00      	nop
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b098      	sub	sp, #96	; 0x60
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	4613      	mov	r3, r2
 8007024:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007026:	68ba      	ldr	r2, [r7, #8]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	88fa      	ldrh	r2, [r7, #6]
 8007030:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2222      	movs	r2, #34	; 0x22
 800703c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007044:	4a3e      	ldr	r2, [pc, #248]	; (8007140 <UART_Start_Receive_DMA+0x128>)
 8007046:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800704c:	4a3d      	ldr	r2, [pc, #244]	; (8007144 <UART_Start_Receive_DMA+0x12c>)
 800704e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007054:	4a3c      	ldr	r2, [pc, #240]	; (8007148 <UART_Start_Receive_DMA+0x130>)
 8007056:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800705c:	2200      	movs	r2, #0
 800705e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007060:	f107 0308 	add.w	r3, r7, #8
 8007064:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	3304      	adds	r3, #4
 8007070:	4619      	mov	r1, r3
 8007072:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	88fb      	ldrh	r3, [r7, #6]
 8007078:	f7fc ff9a 	bl	8003fb0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800707c:	2300      	movs	r3, #0
 800707e:	613b      	str	r3, [r7, #16]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	613b      	str	r3, [r7, #16]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	613b      	str	r3, [r7, #16]
 8007090:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d019      	beq.n	80070ce <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	330c      	adds	r3, #12
 80070a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070a4:	e853 3f00 	ldrex	r3, [r3]
 80070a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80070aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070b0:	65bb      	str	r3, [r7, #88]	; 0x58
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	330c      	adds	r3, #12
 80070b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80070ba:	64fa      	str	r2, [r7, #76]	; 0x4c
 80070bc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070be:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80070c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070c2:	e841 2300 	strex	r3, r2, [r1]
 80070c6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80070c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1e5      	bne.n	800709a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3314      	adds	r3, #20
 80070d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070d8:	e853 3f00 	ldrex	r3, [r3]
 80070dc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80070de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e0:	f043 0301 	orr.w	r3, r3, #1
 80070e4:	657b      	str	r3, [r7, #84]	; 0x54
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	3314      	adds	r3, #20
 80070ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80070ee:	63ba      	str	r2, [r7, #56]	; 0x38
 80070f0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80070f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070f6:	e841 2300 	strex	r3, r2, [r1]
 80070fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80070fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d1e5      	bne.n	80070ce <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	3314      	adds	r3, #20
 8007108:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	e853 3f00 	ldrex	r3, [r3]
 8007110:	617b      	str	r3, [r7, #20]
   return(result);
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007118:	653b      	str	r3, [r7, #80]	; 0x50
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	3314      	adds	r3, #20
 8007120:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007122:	627a      	str	r2, [r7, #36]	; 0x24
 8007124:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007126:	6a39      	ldr	r1, [r7, #32]
 8007128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800712a:	e841 2300 	strex	r3, r2, [r1]
 800712e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1e5      	bne.n	8007102 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3760      	adds	r7, #96	; 0x60
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	08006e1d 	.word	0x08006e1d
 8007144:	08006f49 	.word	0x08006f49
 8007148:	08006f85 	.word	0x08006f85

0800714c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800714c:	b480      	push	{r7}
 800714e:	b089      	sub	sp, #36	; 0x24
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	330c      	adds	r3, #12
 800715a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	e853 3f00 	ldrex	r3, [r3]
 8007162:	60bb      	str	r3, [r7, #8]
   return(result);
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800716a:	61fb      	str	r3, [r7, #28]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	330c      	adds	r3, #12
 8007172:	69fa      	ldr	r2, [r7, #28]
 8007174:	61ba      	str	r2, [r7, #24]
 8007176:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007178:	6979      	ldr	r1, [r7, #20]
 800717a:	69ba      	ldr	r2, [r7, #24]
 800717c:	e841 2300 	strex	r3, r2, [r1]
 8007180:	613b      	str	r3, [r7, #16]
   return(result);
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1e5      	bne.n	8007154 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2220      	movs	r2, #32
 800718c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8007190:	bf00      	nop
 8007192:	3724      	adds	r7, #36	; 0x24
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800719c:	b480      	push	{r7}
 800719e:	b095      	sub	sp, #84	; 0x54
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	330c      	adds	r3, #12
 80071aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071ae:	e853 3f00 	ldrex	r3, [r3]
 80071b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80071b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80071ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	330c      	adds	r3, #12
 80071c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80071c4:	643a      	str	r2, [r7, #64]	; 0x40
 80071c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80071ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80071cc:	e841 2300 	strex	r3, r2, [r1]
 80071d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80071d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1e5      	bne.n	80071a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	3314      	adds	r3, #20
 80071de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e0:	6a3b      	ldr	r3, [r7, #32]
 80071e2:	e853 3f00 	ldrex	r3, [r3]
 80071e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80071e8:	69fb      	ldr	r3, [r7, #28]
 80071ea:	f023 0301 	bic.w	r3, r3, #1
 80071ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3314      	adds	r3, #20
 80071f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007200:	e841 2300 	strex	r3, r2, [r1]
 8007204:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1e5      	bne.n	80071d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007210:	2b01      	cmp	r3, #1
 8007212:	d119      	bne.n	8007248 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	330c      	adds	r3, #12
 800721a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	e853 3f00 	ldrex	r3, [r3]
 8007222:	60bb      	str	r3, [r7, #8]
   return(result);
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	f023 0310 	bic.w	r3, r3, #16
 800722a:	647b      	str	r3, [r7, #68]	; 0x44
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	330c      	adds	r3, #12
 8007232:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007234:	61ba      	str	r2, [r7, #24]
 8007236:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007238:	6979      	ldr	r1, [r7, #20]
 800723a:	69ba      	ldr	r2, [r7, #24]
 800723c:	e841 2300 	strex	r3, r2, [r1]
 8007240:	613b      	str	r3, [r7, #16]
   return(result);
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1e5      	bne.n	8007214 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2220      	movs	r2, #32
 800724c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2200      	movs	r2, #0
 8007254:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007256:	bf00      	nop
 8007258:	3754      	adds	r7, #84	; 0x54
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr

08007262 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007262:	b580      	push	{r7, lr}
 8007264:	b084      	sub	sp, #16
 8007266:	af00      	add	r7, sp, #0
 8007268:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800726e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800727c:	68f8      	ldr	r0, [r7, #12]
 800727e:	f7ff fdc3 	bl	8006e08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007282:	bf00      	nop
 8007284:	3710      	adds	r7, #16
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}

0800728a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800728a:	b480      	push	{r7}
 800728c:	b085      	sub	sp, #20
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007298:	b2db      	uxtb	r3, r3
 800729a:	2b21      	cmp	r3, #33	; 0x21
 800729c:	d13e      	bne.n	800731c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072a6:	d114      	bne.n	80072d2 <UART_Transmit_IT+0x48>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	691b      	ldr	r3, [r3, #16]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d110      	bne.n	80072d2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a1b      	ldr	r3, [r3, #32]
 80072b4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	881b      	ldrh	r3, [r3, #0]
 80072ba:	461a      	mov	r2, r3
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072c4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a1b      	ldr	r3, [r3, #32]
 80072ca:	1c9a      	adds	r2, r3, #2
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	621a      	str	r2, [r3, #32]
 80072d0:	e008      	b.n	80072e4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6a1b      	ldr	r3, [r3, #32]
 80072d6:	1c59      	adds	r1, r3, #1
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	6211      	str	r1, [r2, #32]
 80072dc:	781a      	ldrb	r2, [r3, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	3b01      	subs	r3, #1
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	4619      	mov	r1, r3
 80072f2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d10f      	bne.n	8007318 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68da      	ldr	r2, [r3, #12]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007306:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68da      	ldr	r2, [r3, #12]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007316:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007318:	2300      	movs	r3, #0
 800731a:	e000      	b.n	800731e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800731c:	2302      	movs	r3, #2
  }
}
 800731e:	4618      	mov	r0, r3
 8007320:	3714      	adds	r7, #20
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b082      	sub	sp, #8
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68da      	ldr	r2, [r3, #12]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007340:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2220      	movs	r2, #32
 8007346:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7ff fd3e 	bl	8006dcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007350:	2300      	movs	r3, #0
}
 8007352:	4618      	mov	r0, r3
 8007354:	3708      	adds	r7, #8
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800735a:	b580      	push	{r7, lr}
 800735c:	b08c      	sub	sp, #48	; 0x30
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b22      	cmp	r3, #34	; 0x22
 800736c:	f040 80ae 	bne.w	80074cc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007378:	d117      	bne.n	80073aa <UART_Receive_IT+0x50>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d113      	bne.n	80073aa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007382:	2300      	movs	r3, #0
 8007384:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800738a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	b29b      	uxth	r3, r3
 8007394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007398:	b29a      	uxth	r2, r3
 800739a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a2:	1c9a      	adds	r2, r3, #2
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	629a      	str	r2, [r3, #40]	; 0x28
 80073a8:	e026      	b.n	80073f8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80073b0:	2300      	movs	r3, #0
 80073b2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073bc:	d007      	beq.n	80073ce <UART_Receive_IT+0x74>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d10a      	bne.n	80073dc <UART_Receive_IT+0x82>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	691b      	ldr	r3, [r3, #16]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d106      	bne.n	80073dc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	b2da      	uxtb	r2, r3
 80073d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d8:	701a      	strb	r2, [r3, #0]
 80073da:	e008      	b.n	80073ee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073e8:	b2da      	uxtb	r2, r3
 80073ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073ec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f2:	1c5a      	adds	r2, r3, #1
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	3b01      	subs	r3, #1
 8007400:	b29b      	uxth	r3, r3
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	4619      	mov	r1, r3
 8007406:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007408:	2b00      	cmp	r3, #0
 800740a:	d15d      	bne.n	80074c8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68da      	ldr	r2, [r3, #12]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f022 0220 	bic.w	r2, r2, #32
 800741a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68da      	ldr	r2, [r3, #12]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800742a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	695a      	ldr	r2, [r3, #20]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f022 0201 	bic.w	r2, r2, #1
 800743a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2220      	movs	r2, #32
 8007440:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800744e:	2b01      	cmp	r3, #1
 8007450:	d135      	bne.n	80074be <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	330c      	adds	r3, #12
 800745e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	e853 3f00 	ldrex	r3, [r3]
 8007466:	613b      	str	r3, [r7, #16]
   return(result);
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	f023 0310 	bic.w	r3, r3, #16
 800746e:	627b      	str	r3, [r7, #36]	; 0x24
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	330c      	adds	r3, #12
 8007476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007478:	623a      	str	r2, [r7, #32]
 800747a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747c:	69f9      	ldr	r1, [r7, #28]
 800747e:	6a3a      	ldr	r2, [r7, #32]
 8007480:	e841 2300 	strex	r3, r2, [r1]
 8007484:	61bb      	str	r3, [r7, #24]
   return(result);
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1e5      	bne.n	8007458 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f003 0310 	and.w	r3, r3, #16
 8007496:	2b10      	cmp	r3, #16
 8007498:	d10a      	bne.n	80074b0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800749a:	2300      	movs	r3, #0
 800749c:	60fb      	str	r3, [r7, #12]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	60fb      	str	r3, [r7, #12]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	60fb      	str	r3, [r7, #12]
 80074ae:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80074b4:	4619      	mov	r1, r3
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7fa fabc 	bl	8001a34 <HAL_UARTEx_RxEventCallback>
 80074bc:	e002      	b.n	80074c4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f7ff fc8e 	bl	8006de0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80074c4:	2300      	movs	r3, #0
 80074c6:	e002      	b.n	80074ce <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80074c8:	2300      	movs	r3, #0
 80074ca:	e000      	b.n	80074ce <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80074cc:	2302      	movs	r3, #2
  }
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3730      	adds	r7, #48	; 0x30
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
	...

080074d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074dc:	b0c0      	sub	sp, #256	; 0x100
 80074de:	af00      	add	r7, sp, #0
 80074e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	691b      	ldr	r3, [r3, #16]
 80074ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80074f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074f4:	68d9      	ldr	r1, [r3, #12]
 80074f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	ea40 0301 	orr.w	r3, r0, r1
 8007500:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007506:	689a      	ldr	r2, [r3, #8]
 8007508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	431a      	orrs	r2, r3
 8007510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	431a      	orrs	r2, r3
 8007518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800751c:	69db      	ldr	r3, [r3, #28]
 800751e:	4313      	orrs	r3, r2
 8007520:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007530:	f021 010c 	bic.w	r1, r1, #12
 8007534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800753e:	430b      	orrs	r3, r1
 8007540:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	695b      	ldr	r3, [r3, #20]
 800754a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800754e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007552:	6999      	ldr	r1, [r3, #24]
 8007554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	ea40 0301 	orr.w	r3, r0, r1
 800755e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	4b8f      	ldr	r3, [pc, #572]	; (80077a4 <UART_SetConfig+0x2cc>)
 8007568:	429a      	cmp	r2, r3
 800756a:	d005      	beq.n	8007578 <UART_SetConfig+0xa0>
 800756c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	4b8d      	ldr	r3, [pc, #564]	; (80077a8 <UART_SetConfig+0x2d0>)
 8007574:	429a      	cmp	r2, r3
 8007576:	d104      	bne.n	8007582 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007578:	f7fd fec0 	bl	80052fc <HAL_RCC_GetPCLK2Freq>
 800757c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007580:	e003      	b.n	800758a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007582:	f7fd fea7 	bl	80052d4 <HAL_RCC_GetPCLK1Freq>
 8007586:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800758a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800758e:	69db      	ldr	r3, [r3, #28]
 8007590:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007594:	f040 810c 	bne.w	80077b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007598:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800759c:	2200      	movs	r2, #0
 800759e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80075a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80075a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80075aa:	4622      	mov	r2, r4
 80075ac:	462b      	mov	r3, r5
 80075ae:	1891      	adds	r1, r2, r2
 80075b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80075b2:	415b      	adcs	r3, r3
 80075b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80075b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80075ba:	4621      	mov	r1, r4
 80075bc:	eb12 0801 	adds.w	r8, r2, r1
 80075c0:	4629      	mov	r1, r5
 80075c2:	eb43 0901 	adc.w	r9, r3, r1
 80075c6:	f04f 0200 	mov.w	r2, #0
 80075ca:	f04f 0300 	mov.w	r3, #0
 80075ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80075d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80075d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80075da:	4690      	mov	r8, r2
 80075dc:	4699      	mov	r9, r3
 80075de:	4623      	mov	r3, r4
 80075e0:	eb18 0303 	adds.w	r3, r8, r3
 80075e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80075e8:	462b      	mov	r3, r5
 80075ea:	eb49 0303 	adc.w	r3, r9, r3
 80075ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80075f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80075fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007602:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007606:	460b      	mov	r3, r1
 8007608:	18db      	adds	r3, r3, r3
 800760a:	653b      	str	r3, [r7, #80]	; 0x50
 800760c:	4613      	mov	r3, r2
 800760e:	eb42 0303 	adc.w	r3, r2, r3
 8007612:	657b      	str	r3, [r7, #84]	; 0x54
 8007614:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007618:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800761c:	f7f9 fb34 	bl	8000c88 <__aeabi_uldivmod>
 8007620:	4602      	mov	r2, r0
 8007622:	460b      	mov	r3, r1
 8007624:	4b61      	ldr	r3, [pc, #388]	; (80077ac <UART_SetConfig+0x2d4>)
 8007626:	fba3 2302 	umull	r2, r3, r3, r2
 800762a:	095b      	lsrs	r3, r3, #5
 800762c:	011c      	lsls	r4, r3, #4
 800762e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007632:	2200      	movs	r2, #0
 8007634:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007638:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800763c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007640:	4642      	mov	r2, r8
 8007642:	464b      	mov	r3, r9
 8007644:	1891      	adds	r1, r2, r2
 8007646:	64b9      	str	r1, [r7, #72]	; 0x48
 8007648:	415b      	adcs	r3, r3
 800764a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800764c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007650:	4641      	mov	r1, r8
 8007652:	eb12 0a01 	adds.w	sl, r2, r1
 8007656:	4649      	mov	r1, r9
 8007658:	eb43 0b01 	adc.w	fp, r3, r1
 800765c:	f04f 0200 	mov.w	r2, #0
 8007660:	f04f 0300 	mov.w	r3, #0
 8007664:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007668:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800766c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007670:	4692      	mov	sl, r2
 8007672:	469b      	mov	fp, r3
 8007674:	4643      	mov	r3, r8
 8007676:	eb1a 0303 	adds.w	r3, sl, r3
 800767a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800767e:	464b      	mov	r3, r9
 8007680:	eb4b 0303 	adc.w	r3, fp, r3
 8007684:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007694:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007698:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800769c:	460b      	mov	r3, r1
 800769e:	18db      	adds	r3, r3, r3
 80076a0:	643b      	str	r3, [r7, #64]	; 0x40
 80076a2:	4613      	mov	r3, r2
 80076a4:	eb42 0303 	adc.w	r3, r2, r3
 80076a8:	647b      	str	r3, [r7, #68]	; 0x44
 80076aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80076ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80076b2:	f7f9 fae9 	bl	8000c88 <__aeabi_uldivmod>
 80076b6:	4602      	mov	r2, r0
 80076b8:	460b      	mov	r3, r1
 80076ba:	4611      	mov	r1, r2
 80076bc:	4b3b      	ldr	r3, [pc, #236]	; (80077ac <UART_SetConfig+0x2d4>)
 80076be:	fba3 2301 	umull	r2, r3, r3, r1
 80076c2:	095b      	lsrs	r3, r3, #5
 80076c4:	2264      	movs	r2, #100	; 0x64
 80076c6:	fb02 f303 	mul.w	r3, r2, r3
 80076ca:	1acb      	subs	r3, r1, r3
 80076cc:	00db      	lsls	r3, r3, #3
 80076ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80076d2:	4b36      	ldr	r3, [pc, #216]	; (80077ac <UART_SetConfig+0x2d4>)
 80076d4:	fba3 2302 	umull	r2, r3, r3, r2
 80076d8:	095b      	lsrs	r3, r3, #5
 80076da:	005b      	lsls	r3, r3, #1
 80076dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80076e0:	441c      	add	r4, r3
 80076e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076e6:	2200      	movs	r2, #0
 80076e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80076ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80076f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80076f4:	4642      	mov	r2, r8
 80076f6:	464b      	mov	r3, r9
 80076f8:	1891      	adds	r1, r2, r2
 80076fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80076fc:	415b      	adcs	r3, r3
 80076fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007700:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007704:	4641      	mov	r1, r8
 8007706:	1851      	adds	r1, r2, r1
 8007708:	6339      	str	r1, [r7, #48]	; 0x30
 800770a:	4649      	mov	r1, r9
 800770c:	414b      	adcs	r3, r1
 800770e:	637b      	str	r3, [r7, #52]	; 0x34
 8007710:	f04f 0200 	mov.w	r2, #0
 8007714:	f04f 0300 	mov.w	r3, #0
 8007718:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800771c:	4659      	mov	r1, fp
 800771e:	00cb      	lsls	r3, r1, #3
 8007720:	4651      	mov	r1, sl
 8007722:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007726:	4651      	mov	r1, sl
 8007728:	00ca      	lsls	r2, r1, #3
 800772a:	4610      	mov	r0, r2
 800772c:	4619      	mov	r1, r3
 800772e:	4603      	mov	r3, r0
 8007730:	4642      	mov	r2, r8
 8007732:	189b      	adds	r3, r3, r2
 8007734:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007738:	464b      	mov	r3, r9
 800773a:	460a      	mov	r2, r1
 800773c:	eb42 0303 	adc.w	r3, r2, r3
 8007740:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	2200      	movs	r2, #0
 800774c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007750:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007754:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007758:	460b      	mov	r3, r1
 800775a:	18db      	adds	r3, r3, r3
 800775c:	62bb      	str	r3, [r7, #40]	; 0x28
 800775e:	4613      	mov	r3, r2
 8007760:	eb42 0303 	adc.w	r3, r2, r3
 8007764:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007766:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800776a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800776e:	f7f9 fa8b 	bl	8000c88 <__aeabi_uldivmod>
 8007772:	4602      	mov	r2, r0
 8007774:	460b      	mov	r3, r1
 8007776:	4b0d      	ldr	r3, [pc, #52]	; (80077ac <UART_SetConfig+0x2d4>)
 8007778:	fba3 1302 	umull	r1, r3, r3, r2
 800777c:	095b      	lsrs	r3, r3, #5
 800777e:	2164      	movs	r1, #100	; 0x64
 8007780:	fb01 f303 	mul.w	r3, r1, r3
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	00db      	lsls	r3, r3, #3
 8007788:	3332      	adds	r3, #50	; 0x32
 800778a:	4a08      	ldr	r2, [pc, #32]	; (80077ac <UART_SetConfig+0x2d4>)
 800778c:	fba2 2303 	umull	r2, r3, r2, r3
 8007790:	095b      	lsrs	r3, r3, #5
 8007792:	f003 0207 	and.w	r2, r3, #7
 8007796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4422      	add	r2, r4
 800779e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80077a0:	e106      	b.n	80079b0 <UART_SetConfig+0x4d8>
 80077a2:	bf00      	nop
 80077a4:	40011000 	.word	0x40011000
 80077a8:	40011400 	.word	0x40011400
 80077ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077b4:	2200      	movs	r2, #0
 80077b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80077ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80077be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80077c2:	4642      	mov	r2, r8
 80077c4:	464b      	mov	r3, r9
 80077c6:	1891      	adds	r1, r2, r2
 80077c8:	6239      	str	r1, [r7, #32]
 80077ca:	415b      	adcs	r3, r3
 80077cc:	627b      	str	r3, [r7, #36]	; 0x24
 80077ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80077d2:	4641      	mov	r1, r8
 80077d4:	1854      	adds	r4, r2, r1
 80077d6:	4649      	mov	r1, r9
 80077d8:	eb43 0501 	adc.w	r5, r3, r1
 80077dc:	f04f 0200 	mov.w	r2, #0
 80077e0:	f04f 0300 	mov.w	r3, #0
 80077e4:	00eb      	lsls	r3, r5, #3
 80077e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80077ea:	00e2      	lsls	r2, r4, #3
 80077ec:	4614      	mov	r4, r2
 80077ee:	461d      	mov	r5, r3
 80077f0:	4643      	mov	r3, r8
 80077f2:	18e3      	adds	r3, r4, r3
 80077f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80077f8:	464b      	mov	r3, r9
 80077fa:	eb45 0303 	adc.w	r3, r5, r3
 80077fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800780e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007812:	f04f 0200 	mov.w	r2, #0
 8007816:	f04f 0300 	mov.w	r3, #0
 800781a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800781e:	4629      	mov	r1, r5
 8007820:	008b      	lsls	r3, r1, #2
 8007822:	4621      	mov	r1, r4
 8007824:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007828:	4621      	mov	r1, r4
 800782a:	008a      	lsls	r2, r1, #2
 800782c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007830:	f7f9 fa2a 	bl	8000c88 <__aeabi_uldivmod>
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	4b60      	ldr	r3, [pc, #384]	; (80079bc <UART_SetConfig+0x4e4>)
 800783a:	fba3 2302 	umull	r2, r3, r3, r2
 800783e:	095b      	lsrs	r3, r3, #5
 8007840:	011c      	lsls	r4, r3, #4
 8007842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007846:	2200      	movs	r2, #0
 8007848:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800784c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007850:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007854:	4642      	mov	r2, r8
 8007856:	464b      	mov	r3, r9
 8007858:	1891      	adds	r1, r2, r2
 800785a:	61b9      	str	r1, [r7, #24]
 800785c:	415b      	adcs	r3, r3
 800785e:	61fb      	str	r3, [r7, #28]
 8007860:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007864:	4641      	mov	r1, r8
 8007866:	1851      	adds	r1, r2, r1
 8007868:	6139      	str	r1, [r7, #16]
 800786a:	4649      	mov	r1, r9
 800786c:	414b      	adcs	r3, r1
 800786e:	617b      	str	r3, [r7, #20]
 8007870:	f04f 0200 	mov.w	r2, #0
 8007874:	f04f 0300 	mov.w	r3, #0
 8007878:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800787c:	4659      	mov	r1, fp
 800787e:	00cb      	lsls	r3, r1, #3
 8007880:	4651      	mov	r1, sl
 8007882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007886:	4651      	mov	r1, sl
 8007888:	00ca      	lsls	r2, r1, #3
 800788a:	4610      	mov	r0, r2
 800788c:	4619      	mov	r1, r3
 800788e:	4603      	mov	r3, r0
 8007890:	4642      	mov	r2, r8
 8007892:	189b      	adds	r3, r3, r2
 8007894:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007898:	464b      	mov	r3, r9
 800789a:	460a      	mov	r2, r1
 800789c:	eb42 0303 	adc.w	r3, r2, r3
 80078a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80078a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80078ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 80078b0:	f04f 0200 	mov.w	r2, #0
 80078b4:	f04f 0300 	mov.w	r3, #0
 80078b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80078bc:	4649      	mov	r1, r9
 80078be:	008b      	lsls	r3, r1, #2
 80078c0:	4641      	mov	r1, r8
 80078c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078c6:	4641      	mov	r1, r8
 80078c8:	008a      	lsls	r2, r1, #2
 80078ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80078ce:	f7f9 f9db 	bl	8000c88 <__aeabi_uldivmod>
 80078d2:	4602      	mov	r2, r0
 80078d4:	460b      	mov	r3, r1
 80078d6:	4611      	mov	r1, r2
 80078d8:	4b38      	ldr	r3, [pc, #224]	; (80079bc <UART_SetConfig+0x4e4>)
 80078da:	fba3 2301 	umull	r2, r3, r3, r1
 80078de:	095b      	lsrs	r3, r3, #5
 80078e0:	2264      	movs	r2, #100	; 0x64
 80078e2:	fb02 f303 	mul.w	r3, r2, r3
 80078e6:	1acb      	subs	r3, r1, r3
 80078e8:	011b      	lsls	r3, r3, #4
 80078ea:	3332      	adds	r3, #50	; 0x32
 80078ec:	4a33      	ldr	r2, [pc, #204]	; (80079bc <UART_SetConfig+0x4e4>)
 80078ee:	fba2 2303 	umull	r2, r3, r2, r3
 80078f2:	095b      	lsrs	r3, r3, #5
 80078f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80078f8:	441c      	add	r4, r3
 80078fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078fe:	2200      	movs	r2, #0
 8007900:	673b      	str	r3, [r7, #112]	; 0x70
 8007902:	677a      	str	r2, [r7, #116]	; 0x74
 8007904:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007908:	4642      	mov	r2, r8
 800790a:	464b      	mov	r3, r9
 800790c:	1891      	adds	r1, r2, r2
 800790e:	60b9      	str	r1, [r7, #8]
 8007910:	415b      	adcs	r3, r3
 8007912:	60fb      	str	r3, [r7, #12]
 8007914:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007918:	4641      	mov	r1, r8
 800791a:	1851      	adds	r1, r2, r1
 800791c:	6039      	str	r1, [r7, #0]
 800791e:	4649      	mov	r1, r9
 8007920:	414b      	adcs	r3, r1
 8007922:	607b      	str	r3, [r7, #4]
 8007924:	f04f 0200 	mov.w	r2, #0
 8007928:	f04f 0300 	mov.w	r3, #0
 800792c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007930:	4659      	mov	r1, fp
 8007932:	00cb      	lsls	r3, r1, #3
 8007934:	4651      	mov	r1, sl
 8007936:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800793a:	4651      	mov	r1, sl
 800793c:	00ca      	lsls	r2, r1, #3
 800793e:	4610      	mov	r0, r2
 8007940:	4619      	mov	r1, r3
 8007942:	4603      	mov	r3, r0
 8007944:	4642      	mov	r2, r8
 8007946:	189b      	adds	r3, r3, r2
 8007948:	66bb      	str	r3, [r7, #104]	; 0x68
 800794a:	464b      	mov	r3, r9
 800794c:	460a      	mov	r2, r1
 800794e:	eb42 0303 	adc.w	r3, r2, r3
 8007952:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	663b      	str	r3, [r7, #96]	; 0x60
 800795e:	667a      	str	r2, [r7, #100]	; 0x64
 8007960:	f04f 0200 	mov.w	r2, #0
 8007964:	f04f 0300 	mov.w	r3, #0
 8007968:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800796c:	4649      	mov	r1, r9
 800796e:	008b      	lsls	r3, r1, #2
 8007970:	4641      	mov	r1, r8
 8007972:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007976:	4641      	mov	r1, r8
 8007978:	008a      	lsls	r2, r1, #2
 800797a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800797e:	f7f9 f983 	bl	8000c88 <__aeabi_uldivmod>
 8007982:	4602      	mov	r2, r0
 8007984:	460b      	mov	r3, r1
 8007986:	4b0d      	ldr	r3, [pc, #52]	; (80079bc <UART_SetConfig+0x4e4>)
 8007988:	fba3 1302 	umull	r1, r3, r3, r2
 800798c:	095b      	lsrs	r3, r3, #5
 800798e:	2164      	movs	r1, #100	; 0x64
 8007990:	fb01 f303 	mul.w	r3, r1, r3
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	011b      	lsls	r3, r3, #4
 8007998:	3332      	adds	r3, #50	; 0x32
 800799a:	4a08      	ldr	r2, [pc, #32]	; (80079bc <UART_SetConfig+0x4e4>)
 800799c:	fba2 2303 	umull	r2, r3, r2, r3
 80079a0:	095b      	lsrs	r3, r3, #5
 80079a2:	f003 020f 	and.w	r2, r3, #15
 80079a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4422      	add	r2, r4
 80079ae:	609a      	str	r2, [r3, #8]
}
 80079b0:	bf00      	nop
 80079b2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80079b6:	46bd      	mov	sp, r7
 80079b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079bc:	51eb851f 	.word	0x51eb851f

080079c0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b085      	sub	sp, #20
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	4603      	mov	r3, r0
 80079c8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80079ca:	2300      	movs	r3, #0
 80079cc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80079ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80079d2:	2b84      	cmp	r3, #132	; 0x84
 80079d4:	d005      	beq.n	80079e2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80079d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	4413      	add	r3, r2
 80079de:	3303      	adds	r3, #3
 80079e0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80079e2:	68fb      	ldr	r3, [r7, #12]
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3714      	adds	r7, #20
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr

080079f0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80079f4:	f000 fade 	bl	8007fb4 <vTaskStartScheduler>
  
  return osOK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	bd80      	pop	{r7, pc}

080079fe <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80079fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a00:	b089      	sub	sp, #36	; 0x24
 8007a02:	af04      	add	r7, sp, #16
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	695b      	ldr	r3, [r3, #20]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d020      	beq.n	8007a52 <osThreadCreate+0x54>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d01c      	beq.n	8007a52 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685c      	ldr	r4, [r3, #4]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	691e      	ldr	r6, [r3, #16]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7ff ffc8 	bl	80079c0 <makeFreeRtosPriority>
 8007a30:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a3a:	9202      	str	r2, [sp, #8]
 8007a3c:	9301      	str	r3, [sp, #4]
 8007a3e:	9100      	str	r1, [sp, #0]
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	4632      	mov	r2, r6
 8007a44:	4629      	mov	r1, r5
 8007a46:	4620      	mov	r0, r4
 8007a48:	f000 f8ed 	bl	8007c26 <xTaskCreateStatic>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	e01c      	b.n	8007a8c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	685c      	ldr	r4, [r3, #4]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a5e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007a66:	4618      	mov	r0, r3
 8007a68:	f7ff ffaa 	bl	80079c0 <makeFreeRtosPriority>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	f107 030c 	add.w	r3, r7, #12
 8007a72:	9301      	str	r3, [sp, #4]
 8007a74:	9200      	str	r2, [sp, #0]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	4632      	mov	r2, r6
 8007a7a:	4629      	mov	r1, r5
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	f000 f92f 	bl	8007ce0 <xTaskCreate>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d001      	beq.n	8007a8c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	e000      	b.n	8007a8e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007a96 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b084      	sub	sp, #16
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d001      	beq.n	8007aac <osDelay+0x16>
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	e000      	b.n	8007aae <osDelay+0x18>
 8007aac:	2301      	movs	r3, #1
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f000 fa4c 	bl	8007f4c <vTaskDelay>
  
  return osOK;
 8007ab4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b083      	sub	sp, #12
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f103 0208 	add.w	r2, r3, #8
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ad6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f103 0208 	add.w	r2, r3, #8
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f103 0208 	add.w	r2, r3, #8
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007af2:	bf00      	nop
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	689a      	ldr	r2, [r3, #8]
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	683a      	ldr	r2, [r7, #0]
 8007b3c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	683a      	ldr	r2, [r7, #0]
 8007b42:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	1c5a      	adds	r2, r3, #1
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	601a      	str	r2, [r3, #0]
}
 8007b54:	bf00      	nop
 8007b56:	3714      	adds	r7, #20
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b76:	d103      	bne.n	8007b80 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	691b      	ldr	r3, [r3, #16]
 8007b7c:	60fb      	str	r3, [r7, #12]
 8007b7e:	e00c      	b.n	8007b9a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	3308      	adds	r3, #8
 8007b84:	60fb      	str	r3, [r7, #12]
 8007b86:	e002      	b.n	8007b8e <vListInsert+0x2e>
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	60fb      	str	r3, [r7, #12]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68ba      	ldr	r2, [r7, #8]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d2f6      	bcs.n	8007b88 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	685a      	ldr	r2, [r3, #4]
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	685b      	ldr	r3, [r3, #4]
 8007ba6:	683a      	ldr	r2, [r7, #0]
 8007ba8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	68fa      	ldr	r2, [r7, #12]
 8007bae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	683a      	ldr	r2, [r7, #0]
 8007bb4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	1c5a      	adds	r2, r3, #1
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	601a      	str	r2, [r3, #0]
}
 8007bc6:	bf00      	nop
 8007bc8:	3714      	adds	r7, #20
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007bd2:	b480      	push	{r7}
 8007bd4:	b085      	sub	sp, #20
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	691b      	ldr	r3, [r3, #16]
 8007bde:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	6892      	ldr	r2, [r2, #8]
 8007be8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	6852      	ldr	r2, [r2, #4]
 8007bf2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d103      	bne.n	8007c06 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689a      	ldr	r2, [r3, #8]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	1e5a      	subs	r2, r3, #1
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3714      	adds	r7, #20
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr

08007c26 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b08e      	sub	sp, #56	; 0x38
 8007c2a:	af04      	add	r7, sp, #16
 8007c2c:	60f8      	str	r0, [r7, #12]
 8007c2e:	60b9      	str	r1, [r7, #8]
 8007c30:	607a      	str	r2, [r7, #4]
 8007c32:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d10a      	bne.n	8007c50 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3e:	f383 8811 	msr	BASEPRI, r3
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	f3bf 8f4f 	dsb	sy
 8007c4a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007c4c:	bf00      	nop
 8007c4e:	e7fe      	b.n	8007c4e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10a      	bne.n	8007c6c <xTaskCreateStatic+0x46>
	__asm volatile
 8007c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	61fb      	str	r3, [r7, #28]
}
 8007c68:	bf00      	nop
 8007c6a:	e7fe      	b.n	8007c6a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007c6c:	2354      	movs	r3, #84	; 0x54
 8007c6e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	2b54      	cmp	r3, #84	; 0x54
 8007c74:	d00a      	beq.n	8007c8c <xTaskCreateStatic+0x66>
	__asm volatile
 8007c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c7a:	f383 8811 	msr	BASEPRI, r3
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	61bb      	str	r3, [r7, #24]
}
 8007c88:	bf00      	nop
 8007c8a:	e7fe      	b.n	8007c8a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007c8c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d01e      	beq.n	8007cd2 <xTaskCreateStatic+0xac>
 8007c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d01b      	beq.n	8007cd2 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c9c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ca2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca6:	2202      	movs	r2, #2
 8007ca8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007cac:	2300      	movs	r3, #0
 8007cae:	9303      	str	r3, [sp, #12]
 8007cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb2:	9302      	str	r3, [sp, #8]
 8007cb4:	f107 0314 	add.w	r3, r7, #20
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cbc:	9300      	str	r3, [sp, #0]
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	68b9      	ldr	r1, [r7, #8]
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f000 f850 	bl	8007d6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007cca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007ccc:	f000 f8d4 	bl	8007e78 <prvAddNewTaskToReadyList>
 8007cd0:	e001      	b.n	8007cd6 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007cd6:	697b      	ldr	r3, [r7, #20]
	}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3728      	adds	r7, #40	; 0x28
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b08c      	sub	sp, #48	; 0x30
 8007ce4:	af04      	add	r7, sp, #16
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	603b      	str	r3, [r7, #0]
 8007cec:	4613      	mov	r3, r2
 8007cee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007cf0:	88fb      	ldrh	r3, [r7, #6]
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f000 fec7 	bl	8008a88 <pvPortMalloc>
 8007cfa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00e      	beq.n	8007d20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007d02:	2054      	movs	r0, #84	; 0x54
 8007d04:	f000 fec0 	bl	8008a88 <pvPortMalloc>
 8007d08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d003      	beq.n	8007d18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007d10:	69fb      	ldr	r3, [r7, #28]
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	631a      	str	r2, [r3, #48]	; 0x30
 8007d16:	e005      	b.n	8007d24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d18:	6978      	ldr	r0, [r7, #20]
 8007d1a:	f000 ff81 	bl	8008c20 <vPortFree>
 8007d1e:	e001      	b.n	8007d24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d20:	2300      	movs	r3, #0
 8007d22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d017      	beq.n	8007d5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007d32:	88fa      	ldrh	r2, [r7, #6]
 8007d34:	2300      	movs	r3, #0
 8007d36:	9303      	str	r3, [sp, #12]
 8007d38:	69fb      	ldr	r3, [r7, #28]
 8007d3a:	9302      	str	r3, [sp, #8]
 8007d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d3e:	9301      	str	r3, [sp, #4]
 8007d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d42:	9300      	str	r3, [sp, #0]
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	68b9      	ldr	r1, [r7, #8]
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f000 f80e 	bl	8007d6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d4e:	69f8      	ldr	r0, [r7, #28]
 8007d50:	f000 f892 	bl	8007e78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007d54:	2301      	movs	r3, #1
 8007d56:	61bb      	str	r3, [r7, #24]
 8007d58:	e002      	b.n	8007d60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8007d5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007d60:	69bb      	ldr	r3, [r7, #24]
	}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3720      	adds	r7, #32
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007d6a:	b580      	push	{r7, lr}
 8007d6c:	b088      	sub	sp, #32
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	60f8      	str	r0, [r7, #12]
 8007d72:	60b9      	str	r1, [r7, #8]
 8007d74:	607a      	str	r2, [r7, #4]
 8007d76:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007d82:	3b01      	subs	r3, #1
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	4413      	add	r3, r2
 8007d88:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	f023 0307 	bic.w	r3, r3, #7
 8007d90:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	f003 0307 	and.w	r3, r3, #7
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00a      	beq.n	8007db2 <prvInitialiseNewTask+0x48>
	__asm volatile
 8007d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da0:	f383 8811 	msr	BASEPRI, r3
 8007da4:	f3bf 8f6f 	isb	sy
 8007da8:	f3bf 8f4f 	dsb	sy
 8007dac:	617b      	str	r3, [r7, #20]
}
 8007dae:	bf00      	nop
 8007db0:	e7fe      	b.n	8007db0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d01f      	beq.n	8007df8 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007db8:	2300      	movs	r3, #0
 8007dba:	61fb      	str	r3, [r7, #28]
 8007dbc:	e012      	b.n	8007de4 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007dbe:	68ba      	ldr	r2, [r7, #8]
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	4413      	add	r3, r2
 8007dc4:	7819      	ldrb	r1, [r3, #0]
 8007dc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007dc8:	69fb      	ldr	r3, [r7, #28]
 8007dca:	4413      	add	r3, r2
 8007dcc:	3334      	adds	r3, #52	; 0x34
 8007dce:	460a      	mov	r2, r1
 8007dd0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007dd2:	68ba      	ldr	r2, [r7, #8]
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d006      	beq.n	8007dec <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	3301      	adds	r3, #1
 8007de2:	61fb      	str	r3, [r7, #28]
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	2b0f      	cmp	r3, #15
 8007de8:	d9e9      	bls.n	8007dbe <prvInitialiseNewTask+0x54>
 8007dea:	e000      	b.n	8007dee <prvInitialiseNewTask+0x84>
			{
				break;
 8007dec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df0:	2200      	movs	r2, #0
 8007df2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007df6:	e003      	b.n	8007e00 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e02:	2b06      	cmp	r3, #6
 8007e04:	d901      	bls.n	8007e0a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007e06:	2306      	movs	r3, #6
 8007e08:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e0e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e14:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e18:	2200      	movs	r2, #0
 8007e1a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e1e:	3304      	adds	r3, #4
 8007e20:	4618      	mov	r0, r3
 8007e22:	f7ff fe6c 	bl	8007afe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e28:	3318      	adds	r3, #24
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7ff fe67 	bl	8007afe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e34:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e38:	f1c3 0207 	rsb	r2, r3, #7
 8007e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e3e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e44:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e48:	2200      	movs	r2, #0
 8007e4a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007e54:	683a      	ldr	r2, [r7, #0]
 8007e56:	68f9      	ldr	r1, [r7, #12]
 8007e58:	69b8      	ldr	r0, [r7, #24]
 8007e5a:	f000 fc05 	bl	8008668 <pxPortInitialiseStack>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e62:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d002      	beq.n	8007e70 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e6e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e70:	bf00      	nop
 8007e72:	3720      	adds	r7, #32
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b082      	sub	sp, #8
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007e80:	f000 fd20 	bl	80088c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007e84:	4b2a      	ldr	r3, [pc, #168]	; (8007f30 <prvAddNewTaskToReadyList+0xb8>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	4a29      	ldr	r2, [pc, #164]	; (8007f30 <prvAddNewTaskToReadyList+0xb8>)
 8007e8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007e8e:	4b29      	ldr	r3, [pc, #164]	; (8007f34 <prvAddNewTaskToReadyList+0xbc>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d109      	bne.n	8007eaa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007e96:	4a27      	ldr	r2, [pc, #156]	; (8007f34 <prvAddNewTaskToReadyList+0xbc>)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e9c:	4b24      	ldr	r3, [pc, #144]	; (8007f30 <prvAddNewTaskToReadyList+0xb8>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d110      	bne.n	8007ec6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ea4:	f000 fabc 	bl	8008420 <prvInitialiseTaskLists>
 8007ea8:	e00d      	b.n	8007ec6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007eaa:	4b23      	ldr	r3, [pc, #140]	; (8007f38 <prvAddNewTaskToReadyList+0xc0>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d109      	bne.n	8007ec6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007eb2:	4b20      	ldr	r3, [pc, #128]	; (8007f34 <prvAddNewTaskToReadyList+0xbc>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d802      	bhi.n	8007ec6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007ec0:	4a1c      	ldr	r2, [pc, #112]	; (8007f34 <prvAddNewTaskToReadyList+0xbc>)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007ec6:	4b1d      	ldr	r3, [pc, #116]	; (8007f3c <prvAddNewTaskToReadyList+0xc4>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	4a1b      	ldr	r2, [pc, #108]	; (8007f3c <prvAddNewTaskToReadyList+0xc4>)
 8007ece:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	409a      	lsls	r2, r3
 8007ed8:	4b19      	ldr	r3, [pc, #100]	; (8007f40 <prvAddNewTaskToReadyList+0xc8>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	4a18      	ldr	r2, [pc, #96]	; (8007f40 <prvAddNewTaskToReadyList+0xc8>)
 8007ee0:	6013      	str	r3, [r2, #0]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	4413      	add	r3, r2
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	4a15      	ldr	r2, [pc, #84]	; (8007f44 <prvAddNewTaskToReadyList+0xcc>)
 8007ef0:	441a      	add	r2, r3
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	3304      	adds	r3, #4
 8007ef6:	4619      	mov	r1, r3
 8007ef8:	4610      	mov	r0, r2
 8007efa:	f7ff fe0d 	bl	8007b18 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007efe:	f000 fd11 	bl	8008924 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007f02:	4b0d      	ldr	r3, [pc, #52]	; (8007f38 <prvAddNewTaskToReadyList+0xc0>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d00e      	beq.n	8007f28 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007f0a:	4b0a      	ldr	r3, [pc, #40]	; (8007f34 <prvAddNewTaskToReadyList+0xbc>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d207      	bcs.n	8007f28 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007f18:	4b0b      	ldr	r3, [pc, #44]	; (8007f48 <prvAddNewTaskToReadyList+0xd0>)
 8007f1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f28:	bf00      	nop
 8007f2a:	3708      	adds	r7, #8
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	20001cc8 	.word	0x20001cc8
 8007f34:	20001bc8 	.word	0x20001bc8
 8007f38:	20001cd4 	.word	0x20001cd4
 8007f3c:	20001ce4 	.word	0x20001ce4
 8007f40:	20001cd0 	.word	0x20001cd0
 8007f44:	20001bcc 	.word	0x20001bcc
 8007f48:	e000ed04 	.word	0xe000ed04

08007f4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007f54:	2300      	movs	r3, #0
 8007f56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d017      	beq.n	8007f8e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007f5e:	4b13      	ldr	r3, [pc, #76]	; (8007fac <vTaskDelay+0x60>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00a      	beq.n	8007f7c <vTaskDelay+0x30>
	__asm volatile
 8007f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6a:	f383 8811 	msr	BASEPRI, r3
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	60bb      	str	r3, [r7, #8]
}
 8007f78:	bf00      	nop
 8007f7a:	e7fe      	b.n	8007f7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007f7c:	f000 f87a 	bl	8008074 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007f80:	2100      	movs	r1, #0
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 fb0a 	bl	800859c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007f88:	f000 f882 	bl	8008090 <xTaskResumeAll>
 8007f8c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d107      	bne.n	8007fa4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007f94:	4b06      	ldr	r3, [pc, #24]	; (8007fb0 <vTaskDelay+0x64>)
 8007f96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f9a:	601a      	str	r2, [r3, #0]
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fa4:	bf00      	nop
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}
 8007fac:	20001cf0 	.word	0x20001cf0
 8007fb0:	e000ed04 	.word	0xe000ed04

08007fb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b08a      	sub	sp, #40	; 0x28
 8007fb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007fc2:	463a      	mov	r2, r7
 8007fc4:	1d39      	adds	r1, r7, #4
 8007fc6:	f107 0308 	add.w	r3, r7, #8
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f7f9 fb20 	bl	8001610 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007fd0:	6839      	ldr	r1, [r7, #0]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	9202      	str	r2, [sp, #8]
 8007fd8:	9301      	str	r3, [sp, #4]
 8007fda:	2300      	movs	r3, #0
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	2300      	movs	r3, #0
 8007fe0:	460a      	mov	r2, r1
 8007fe2:	491e      	ldr	r1, [pc, #120]	; (800805c <vTaskStartScheduler+0xa8>)
 8007fe4:	481e      	ldr	r0, [pc, #120]	; (8008060 <vTaskStartScheduler+0xac>)
 8007fe6:	f7ff fe1e 	bl	8007c26 <xTaskCreateStatic>
 8007fea:	4603      	mov	r3, r0
 8007fec:	4a1d      	ldr	r2, [pc, #116]	; (8008064 <vTaskStartScheduler+0xb0>)
 8007fee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ff0:	4b1c      	ldr	r3, [pc, #112]	; (8008064 <vTaskStartScheduler+0xb0>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d002      	beq.n	8007ffe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	617b      	str	r3, [r7, #20]
 8007ffc:	e001      	b.n	8008002 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ffe:	2300      	movs	r3, #0
 8008000:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	2b01      	cmp	r3, #1
 8008006:	d116      	bne.n	8008036 <vTaskStartScheduler+0x82>
	__asm volatile
 8008008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800800c:	f383 8811 	msr	BASEPRI, r3
 8008010:	f3bf 8f6f 	isb	sy
 8008014:	f3bf 8f4f 	dsb	sy
 8008018:	613b      	str	r3, [r7, #16]
}
 800801a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800801c:	4b12      	ldr	r3, [pc, #72]	; (8008068 <vTaskStartScheduler+0xb4>)
 800801e:	f04f 32ff 	mov.w	r2, #4294967295
 8008022:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008024:	4b11      	ldr	r3, [pc, #68]	; (800806c <vTaskStartScheduler+0xb8>)
 8008026:	2201      	movs	r2, #1
 8008028:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800802a:	4b11      	ldr	r3, [pc, #68]	; (8008070 <vTaskStartScheduler+0xbc>)
 800802c:	2200      	movs	r2, #0
 800802e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008030:	f000 fba6 	bl	8008780 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008034:	e00e      	b.n	8008054 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800803c:	d10a      	bne.n	8008054 <vTaskStartScheduler+0xa0>
	__asm volatile
 800803e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008042:	f383 8811 	msr	BASEPRI, r3
 8008046:	f3bf 8f6f 	isb	sy
 800804a:	f3bf 8f4f 	dsb	sy
 800804e:	60fb      	str	r3, [r7, #12]
}
 8008050:	bf00      	nop
 8008052:	e7fe      	b.n	8008052 <vTaskStartScheduler+0x9e>
}
 8008054:	bf00      	nop
 8008056:	3718      	adds	r7, #24
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}
 800805c:	0800e0f4 	.word	0x0800e0f4
 8008060:	080083f1 	.word	0x080083f1
 8008064:	20001cec 	.word	0x20001cec
 8008068:	20001ce8 	.word	0x20001ce8
 800806c:	20001cd4 	.word	0x20001cd4
 8008070:	20001ccc 	.word	0x20001ccc

08008074 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008074:	b480      	push	{r7}
 8008076:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008078:	4b04      	ldr	r3, [pc, #16]	; (800808c <vTaskSuspendAll+0x18>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	3301      	adds	r3, #1
 800807e:	4a03      	ldr	r2, [pc, #12]	; (800808c <vTaskSuspendAll+0x18>)
 8008080:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008082:	bf00      	nop
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr
 800808c:	20001cf0 	.word	0x20001cf0

08008090 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008096:	2300      	movs	r3, #0
 8008098:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800809a:	2300      	movs	r3, #0
 800809c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800809e:	4b41      	ldr	r3, [pc, #260]	; (80081a4 <xTaskResumeAll+0x114>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10a      	bne.n	80080bc <xTaskResumeAll+0x2c>
	__asm volatile
 80080a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080aa:	f383 8811 	msr	BASEPRI, r3
 80080ae:	f3bf 8f6f 	isb	sy
 80080b2:	f3bf 8f4f 	dsb	sy
 80080b6:	603b      	str	r3, [r7, #0]
}
 80080b8:	bf00      	nop
 80080ba:	e7fe      	b.n	80080ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80080bc:	f000 fc02 	bl	80088c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80080c0:	4b38      	ldr	r3, [pc, #224]	; (80081a4 <xTaskResumeAll+0x114>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	3b01      	subs	r3, #1
 80080c6:	4a37      	ldr	r2, [pc, #220]	; (80081a4 <xTaskResumeAll+0x114>)
 80080c8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080ca:	4b36      	ldr	r3, [pc, #216]	; (80081a4 <xTaskResumeAll+0x114>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d161      	bne.n	8008196 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80080d2:	4b35      	ldr	r3, [pc, #212]	; (80081a8 <xTaskResumeAll+0x118>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d05d      	beq.n	8008196 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080da:	e02e      	b.n	800813a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080dc:	4b33      	ldr	r3, [pc, #204]	; (80081ac <xTaskResumeAll+0x11c>)
 80080de:	68db      	ldr	r3, [r3, #12]
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	3318      	adds	r3, #24
 80080e8:	4618      	mov	r0, r3
 80080ea:	f7ff fd72 	bl	8007bd2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	3304      	adds	r3, #4
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7ff fd6d 	bl	8007bd2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080fc:	2201      	movs	r2, #1
 80080fe:	409a      	lsls	r2, r3
 8008100:	4b2b      	ldr	r3, [pc, #172]	; (80081b0 <xTaskResumeAll+0x120>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4313      	orrs	r3, r2
 8008106:	4a2a      	ldr	r2, [pc, #168]	; (80081b0 <xTaskResumeAll+0x120>)
 8008108:	6013      	str	r3, [r2, #0]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800810e:	4613      	mov	r3, r2
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	4413      	add	r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4a27      	ldr	r2, [pc, #156]	; (80081b4 <xTaskResumeAll+0x124>)
 8008118:	441a      	add	r2, r3
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	3304      	adds	r3, #4
 800811e:	4619      	mov	r1, r3
 8008120:	4610      	mov	r0, r2
 8008122:	f7ff fcf9 	bl	8007b18 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800812a:	4b23      	ldr	r3, [pc, #140]	; (80081b8 <xTaskResumeAll+0x128>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008130:	429a      	cmp	r2, r3
 8008132:	d302      	bcc.n	800813a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008134:	4b21      	ldr	r3, [pc, #132]	; (80081bc <xTaskResumeAll+0x12c>)
 8008136:	2201      	movs	r2, #1
 8008138:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800813a:	4b1c      	ldr	r3, [pc, #112]	; (80081ac <xTaskResumeAll+0x11c>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1cc      	bne.n	80080dc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d001      	beq.n	800814c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008148:	f000 fa08 	bl	800855c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800814c:	4b1c      	ldr	r3, [pc, #112]	; (80081c0 <xTaskResumeAll+0x130>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d010      	beq.n	800817a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008158:	f000 f836 	bl	80081c8 <xTaskIncrementTick>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d002      	beq.n	8008168 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008162:	4b16      	ldr	r3, [pc, #88]	; (80081bc <xTaskResumeAll+0x12c>)
 8008164:	2201      	movs	r2, #1
 8008166:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	3b01      	subs	r3, #1
 800816c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1f1      	bne.n	8008158 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8008174:	4b12      	ldr	r3, [pc, #72]	; (80081c0 <xTaskResumeAll+0x130>)
 8008176:	2200      	movs	r2, #0
 8008178:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800817a:	4b10      	ldr	r3, [pc, #64]	; (80081bc <xTaskResumeAll+0x12c>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d009      	beq.n	8008196 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008182:	2301      	movs	r3, #1
 8008184:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008186:	4b0f      	ldr	r3, [pc, #60]	; (80081c4 <xTaskResumeAll+0x134>)
 8008188:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	f3bf 8f4f 	dsb	sy
 8008192:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008196:	f000 fbc5 	bl	8008924 <vPortExitCritical>

	return xAlreadyYielded;
 800819a:	68bb      	ldr	r3, [r7, #8]
}
 800819c:	4618      	mov	r0, r3
 800819e:	3710      	adds	r7, #16
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	20001cf0 	.word	0x20001cf0
 80081a8:	20001cc8 	.word	0x20001cc8
 80081ac:	20001c88 	.word	0x20001c88
 80081b0:	20001cd0 	.word	0x20001cd0
 80081b4:	20001bcc 	.word	0x20001bcc
 80081b8:	20001bc8 	.word	0x20001bc8
 80081bc:	20001cdc 	.word	0x20001cdc
 80081c0:	20001cd8 	.word	0x20001cd8
 80081c4:	e000ed04 	.word	0xe000ed04

080081c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b086      	sub	sp, #24
 80081cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80081ce:	2300      	movs	r3, #0
 80081d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081d2:	4b4e      	ldr	r3, [pc, #312]	; (800830c <xTaskIncrementTick+0x144>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f040 808e 	bne.w	80082f8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80081dc:	4b4c      	ldr	r3, [pc, #304]	; (8008310 <xTaskIncrementTick+0x148>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	3301      	adds	r3, #1
 80081e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80081e4:	4a4a      	ldr	r2, [pc, #296]	; (8008310 <xTaskIncrementTick+0x148>)
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d120      	bne.n	8008232 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80081f0:	4b48      	ldr	r3, [pc, #288]	; (8008314 <xTaskIncrementTick+0x14c>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d00a      	beq.n	8008210 <xTaskIncrementTick+0x48>
	__asm volatile
 80081fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fe:	f383 8811 	msr	BASEPRI, r3
 8008202:	f3bf 8f6f 	isb	sy
 8008206:	f3bf 8f4f 	dsb	sy
 800820a:	603b      	str	r3, [r7, #0]
}
 800820c:	bf00      	nop
 800820e:	e7fe      	b.n	800820e <xTaskIncrementTick+0x46>
 8008210:	4b40      	ldr	r3, [pc, #256]	; (8008314 <xTaskIncrementTick+0x14c>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	60fb      	str	r3, [r7, #12]
 8008216:	4b40      	ldr	r3, [pc, #256]	; (8008318 <xTaskIncrementTick+0x150>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a3e      	ldr	r2, [pc, #248]	; (8008314 <xTaskIncrementTick+0x14c>)
 800821c:	6013      	str	r3, [r2, #0]
 800821e:	4a3e      	ldr	r2, [pc, #248]	; (8008318 <xTaskIncrementTick+0x150>)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6013      	str	r3, [r2, #0]
 8008224:	4b3d      	ldr	r3, [pc, #244]	; (800831c <xTaskIncrementTick+0x154>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	3301      	adds	r3, #1
 800822a:	4a3c      	ldr	r2, [pc, #240]	; (800831c <xTaskIncrementTick+0x154>)
 800822c:	6013      	str	r3, [r2, #0]
 800822e:	f000 f995 	bl	800855c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008232:	4b3b      	ldr	r3, [pc, #236]	; (8008320 <xTaskIncrementTick+0x158>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	693a      	ldr	r2, [r7, #16]
 8008238:	429a      	cmp	r2, r3
 800823a:	d348      	bcc.n	80082ce <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800823c:	4b35      	ldr	r3, [pc, #212]	; (8008314 <xTaskIncrementTick+0x14c>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d104      	bne.n	8008250 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008246:	4b36      	ldr	r3, [pc, #216]	; (8008320 <xTaskIncrementTick+0x158>)
 8008248:	f04f 32ff 	mov.w	r2, #4294967295
 800824c:	601a      	str	r2, [r3, #0]
					break;
 800824e:	e03e      	b.n	80082ce <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008250:	4b30      	ldr	r3, [pc, #192]	; (8008314 <xTaskIncrementTick+0x14c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	429a      	cmp	r2, r3
 8008266:	d203      	bcs.n	8008270 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008268:	4a2d      	ldr	r2, [pc, #180]	; (8008320 <xTaskIncrementTick+0x158>)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800826e:	e02e      	b.n	80082ce <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	3304      	adds	r3, #4
 8008274:	4618      	mov	r0, r3
 8008276:	f7ff fcac 	bl	8007bd2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800827e:	2b00      	cmp	r3, #0
 8008280:	d004      	beq.n	800828c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	3318      	adds	r3, #24
 8008286:	4618      	mov	r0, r3
 8008288:	f7ff fca3 	bl	8007bd2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008290:	2201      	movs	r2, #1
 8008292:	409a      	lsls	r2, r3
 8008294:	4b23      	ldr	r3, [pc, #140]	; (8008324 <xTaskIncrementTick+0x15c>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4313      	orrs	r3, r2
 800829a:	4a22      	ldr	r2, [pc, #136]	; (8008324 <xTaskIncrementTick+0x15c>)
 800829c:	6013      	str	r3, [r2, #0]
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082a2:	4613      	mov	r3, r2
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	4413      	add	r3, r2
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	4a1f      	ldr	r2, [pc, #124]	; (8008328 <xTaskIncrementTick+0x160>)
 80082ac:	441a      	add	r2, r3
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	3304      	adds	r3, #4
 80082b2:	4619      	mov	r1, r3
 80082b4:	4610      	mov	r0, r2
 80082b6:	f7ff fc2f 	bl	8007b18 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082be:	4b1b      	ldr	r3, [pc, #108]	; (800832c <xTaskIncrementTick+0x164>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d3b9      	bcc.n	800823c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80082c8:	2301      	movs	r3, #1
 80082ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082cc:	e7b6      	b.n	800823c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80082ce:	4b17      	ldr	r3, [pc, #92]	; (800832c <xTaskIncrementTick+0x164>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082d4:	4914      	ldr	r1, [pc, #80]	; (8008328 <xTaskIncrementTick+0x160>)
 80082d6:	4613      	mov	r3, r2
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	4413      	add	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	440b      	add	r3, r1
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d901      	bls.n	80082ea <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80082e6:	2301      	movs	r3, #1
 80082e8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80082ea:	4b11      	ldr	r3, [pc, #68]	; (8008330 <xTaskIncrementTick+0x168>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d007      	beq.n	8008302 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80082f2:	2301      	movs	r3, #1
 80082f4:	617b      	str	r3, [r7, #20]
 80082f6:	e004      	b.n	8008302 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80082f8:	4b0e      	ldr	r3, [pc, #56]	; (8008334 <xTaskIncrementTick+0x16c>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	3301      	adds	r3, #1
 80082fe:	4a0d      	ldr	r2, [pc, #52]	; (8008334 <xTaskIncrementTick+0x16c>)
 8008300:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008302:	697b      	ldr	r3, [r7, #20]
}
 8008304:	4618      	mov	r0, r3
 8008306:	3718      	adds	r7, #24
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	20001cf0 	.word	0x20001cf0
 8008310:	20001ccc 	.word	0x20001ccc
 8008314:	20001c80 	.word	0x20001c80
 8008318:	20001c84 	.word	0x20001c84
 800831c:	20001ce0 	.word	0x20001ce0
 8008320:	20001ce8 	.word	0x20001ce8
 8008324:	20001cd0 	.word	0x20001cd0
 8008328:	20001bcc 	.word	0x20001bcc
 800832c:	20001bc8 	.word	0x20001bc8
 8008330:	20001cdc 	.word	0x20001cdc
 8008334:	20001cd8 	.word	0x20001cd8

08008338 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008338:	b480      	push	{r7}
 800833a:	b087      	sub	sp, #28
 800833c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800833e:	4b27      	ldr	r3, [pc, #156]	; (80083dc <vTaskSwitchContext+0xa4>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d003      	beq.n	800834e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008346:	4b26      	ldr	r3, [pc, #152]	; (80083e0 <vTaskSwitchContext+0xa8>)
 8008348:	2201      	movs	r2, #1
 800834a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800834c:	e03f      	b.n	80083ce <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800834e:	4b24      	ldr	r3, [pc, #144]	; (80083e0 <vTaskSwitchContext+0xa8>)
 8008350:	2200      	movs	r2, #0
 8008352:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008354:	4b23      	ldr	r3, [pc, #140]	; (80083e4 <vTaskSwitchContext+0xac>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	fab3 f383 	clz	r3, r3
 8008360:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008362:	7afb      	ldrb	r3, [r7, #11]
 8008364:	f1c3 031f 	rsb	r3, r3, #31
 8008368:	617b      	str	r3, [r7, #20]
 800836a:	491f      	ldr	r1, [pc, #124]	; (80083e8 <vTaskSwitchContext+0xb0>)
 800836c:	697a      	ldr	r2, [r7, #20]
 800836e:	4613      	mov	r3, r2
 8008370:	009b      	lsls	r3, r3, #2
 8008372:	4413      	add	r3, r2
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	440b      	add	r3, r1
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10a      	bne.n	8008394 <vTaskSwitchContext+0x5c>
	__asm volatile
 800837e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008382:	f383 8811 	msr	BASEPRI, r3
 8008386:	f3bf 8f6f 	isb	sy
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	607b      	str	r3, [r7, #4]
}
 8008390:	bf00      	nop
 8008392:	e7fe      	b.n	8008392 <vTaskSwitchContext+0x5a>
 8008394:	697a      	ldr	r2, [r7, #20]
 8008396:	4613      	mov	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4a12      	ldr	r2, [pc, #72]	; (80083e8 <vTaskSwitchContext+0xb0>)
 80083a0:	4413      	add	r3, r2
 80083a2:	613b      	str	r3, [r7, #16]
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	685a      	ldr	r2, [r3, #4]
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	605a      	str	r2, [r3, #4]
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	685a      	ldr	r2, [r3, #4]
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	3308      	adds	r3, #8
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d104      	bne.n	80083c4 <vTaskSwitchContext+0x8c>
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	685a      	ldr	r2, [r3, #4]
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	605a      	str	r2, [r3, #4]
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	4a08      	ldr	r2, [pc, #32]	; (80083ec <vTaskSwitchContext+0xb4>)
 80083cc:	6013      	str	r3, [r2, #0]
}
 80083ce:	bf00      	nop
 80083d0:	371c      	adds	r7, #28
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	20001cf0 	.word	0x20001cf0
 80083e0:	20001cdc 	.word	0x20001cdc
 80083e4:	20001cd0 	.word	0x20001cd0
 80083e8:	20001bcc 	.word	0x20001bcc
 80083ec:	20001bc8 	.word	0x20001bc8

080083f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b082      	sub	sp, #8
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80083f8:	f000 f852 	bl	80084a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80083fc:	4b06      	ldr	r3, [pc, #24]	; (8008418 <prvIdleTask+0x28>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d9f9      	bls.n	80083f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008404:	4b05      	ldr	r3, [pc, #20]	; (800841c <prvIdleTask+0x2c>)
 8008406:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800840a:	601a      	str	r2, [r3, #0]
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008414:	e7f0      	b.n	80083f8 <prvIdleTask+0x8>
 8008416:	bf00      	nop
 8008418:	20001bcc 	.word	0x20001bcc
 800841c:	e000ed04 	.word	0xe000ed04

08008420 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b082      	sub	sp, #8
 8008424:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008426:	2300      	movs	r3, #0
 8008428:	607b      	str	r3, [r7, #4]
 800842a:	e00c      	b.n	8008446 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	4613      	mov	r3, r2
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	4413      	add	r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	4a12      	ldr	r2, [pc, #72]	; (8008480 <prvInitialiseTaskLists+0x60>)
 8008438:	4413      	add	r3, r2
 800843a:	4618      	mov	r0, r3
 800843c:	f7ff fb3f 	bl	8007abe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	3301      	adds	r3, #1
 8008444:	607b      	str	r3, [r7, #4]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2b06      	cmp	r3, #6
 800844a:	d9ef      	bls.n	800842c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800844c:	480d      	ldr	r0, [pc, #52]	; (8008484 <prvInitialiseTaskLists+0x64>)
 800844e:	f7ff fb36 	bl	8007abe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008452:	480d      	ldr	r0, [pc, #52]	; (8008488 <prvInitialiseTaskLists+0x68>)
 8008454:	f7ff fb33 	bl	8007abe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008458:	480c      	ldr	r0, [pc, #48]	; (800848c <prvInitialiseTaskLists+0x6c>)
 800845a:	f7ff fb30 	bl	8007abe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800845e:	480c      	ldr	r0, [pc, #48]	; (8008490 <prvInitialiseTaskLists+0x70>)
 8008460:	f7ff fb2d 	bl	8007abe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008464:	480b      	ldr	r0, [pc, #44]	; (8008494 <prvInitialiseTaskLists+0x74>)
 8008466:	f7ff fb2a 	bl	8007abe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800846a:	4b0b      	ldr	r3, [pc, #44]	; (8008498 <prvInitialiseTaskLists+0x78>)
 800846c:	4a05      	ldr	r2, [pc, #20]	; (8008484 <prvInitialiseTaskLists+0x64>)
 800846e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008470:	4b0a      	ldr	r3, [pc, #40]	; (800849c <prvInitialiseTaskLists+0x7c>)
 8008472:	4a05      	ldr	r2, [pc, #20]	; (8008488 <prvInitialiseTaskLists+0x68>)
 8008474:	601a      	str	r2, [r3, #0]
}
 8008476:	bf00      	nop
 8008478:	3708      	adds	r7, #8
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	20001bcc 	.word	0x20001bcc
 8008484:	20001c58 	.word	0x20001c58
 8008488:	20001c6c 	.word	0x20001c6c
 800848c:	20001c88 	.word	0x20001c88
 8008490:	20001c9c 	.word	0x20001c9c
 8008494:	20001cb4 	.word	0x20001cb4
 8008498:	20001c80 	.word	0x20001c80
 800849c:	20001c84 	.word	0x20001c84

080084a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084a6:	e019      	b.n	80084dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80084a8:	f000 fa0c 	bl	80088c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084ac:	4b10      	ldr	r3, [pc, #64]	; (80084f0 <prvCheckTasksWaitingTermination+0x50>)
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	3304      	adds	r3, #4
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7ff fb8a 	bl	8007bd2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80084be:	4b0d      	ldr	r3, [pc, #52]	; (80084f4 <prvCheckTasksWaitingTermination+0x54>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	3b01      	subs	r3, #1
 80084c4:	4a0b      	ldr	r2, [pc, #44]	; (80084f4 <prvCheckTasksWaitingTermination+0x54>)
 80084c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80084c8:	4b0b      	ldr	r3, [pc, #44]	; (80084f8 <prvCheckTasksWaitingTermination+0x58>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	3b01      	subs	r3, #1
 80084ce:	4a0a      	ldr	r2, [pc, #40]	; (80084f8 <prvCheckTasksWaitingTermination+0x58>)
 80084d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80084d2:	f000 fa27 	bl	8008924 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f810 	bl	80084fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084dc:	4b06      	ldr	r3, [pc, #24]	; (80084f8 <prvCheckTasksWaitingTermination+0x58>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d1e1      	bne.n	80084a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80084e4:	bf00      	nop
 80084e6:	bf00      	nop
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	20001c9c 	.word	0x20001c9c
 80084f4:	20001cc8 	.word	0x20001cc8
 80084f8:	20001cb0 	.word	0x20001cb0

080084fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b084      	sub	sp, #16
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800850a:	2b00      	cmp	r3, #0
 800850c:	d108      	bne.n	8008520 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008512:	4618      	mov	r0, r3
 8008514:	f000 fb84 	bl	8008c20 <vPortFree>
				vPortFree( pxTCB );
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f000 fb81 	bl	8008c20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800851e:	e018      	b.n	8008552 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008526:	2b01      	cmp	r3, #1
 8008528:	d103      	bne.n	8008532 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 fb78 	bl	8008c20 <vPortFree>
	}
 8008530:	e00f      	b.n	8008552 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008538:	2b02      	cmp	r3, #2
 800853a:	d00a      	beq.n	8008552 <prvDeleteTCB+0x56>
	__asm volatile
 800853c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008540:	f383 8811 	msr	BASEPRI, r3
 8008544:	f3bf 8f6f 	isb	sy
 8008548:	f3bf 8f4f 	dsb	sy
 800854c:	60fb      	str	r3, [r7, #12]
}
 800854e:	bf00      	nop
 8008550:	e7fe      	b.n	8008550 <prvDeleteTCB+0x54>
	}
 8008552:	bf00      	nop
 8008554:	3710      	adds	r7, #16
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
	...

0800855c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008562:	4b0c      	ldr	r3, [pc, #48]	; (8008594 <prvResetNextTaskUnblockTime+0x38>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d104      	bne.n	8008576 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800856c:	4b0a      	ldr	r3, [pc, #40]	; (8008598 <prvResetNextTaskUnblockTime+0x3c>)
 800856e:	f04f 32ff 	mov.w	r2, #4294967295
 8008572:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008574:	e008      	b.n	8008588 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008576:	4b07      	ldr	r3, [pc, #28]	; (8008594 <prvResetNextTaskUnblockTime+0x38>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	68db      	ldr	r3, [r3, #12]
 800857e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	4a04      	ldr	r2, [pc, #16]	; (8008598 <prvResetNextTaskUnblockTime+0x3c>)
 8008586:	6013      	str	r3, [r2, #0]
}
 8008588:	bf00      	nop
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr
 8008594:	20001c80 	.word	0x20001c80
 8008598:	20001ce8 	.word	0x20001ce8

0800859c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80085a6:	4b29      	ldr	r3, [pc, #164]	; (800864c <prvAddCurrentTaskToDelayedList+0xb0>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085ac:	4b28      	ldr	r3, [pc, #160]	; (8008650 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	3304      	adds	r3, #4
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7ff fb0d 	bl	8007bd2 <uxListRemove>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d10b      	bne.n	80085d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80085be:	4b24      	ldr	r3, [pc, #144]	; (8008650 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085c4:	2201      	movs	r2, #1
 80085c6:	fa02 f303 	lsl.w	r3, r2, r3
 80085ca:	43da      	mvns	r2, r3
 80085cc:	4b21      	ldr	r3, [pc, #132]	; (8008654 <prvAddCurrentTaskToDelayedList+0xb8>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4013      	ands	r3, r2
 80085d2:	4a20      	ldr	r2, [pc, #128]	; (8008654 <prvAddCurrentTaskToDelayedList+0xb8>)
 80085d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085dc:	d10a      	bne.n	80085f4 <prvAddCurrentTaskToDelayedList+0x58>
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d007      	beq.n	80085f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085e4:	4b1a      	ldr	r3, [pc, #104]	; (8008650 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	3304      	adds	r3, #4
 80085ea:	4619      	mov	r1, r3
 80085ec:	481a      	ldr	r0, [pc, #104]	; (8008658 <prvAddCurrentTaskToDelayedList+0xbc>)
 80085ee:	f7ff fa93 	bl	8007b18 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80085f2:	e026      	b.n	8008642 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80085f4:	68fa      	ldr	r2, [r7, #12]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4413      	add	r3, r2
 80085fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80085fc:	4b14      	ldr	r3, [pc, #80]	; (8008650 <prvAddCurrentTaskToDelayedList+0xb4>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008604:	68ba      	ldr	r2, [r7, #8]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	429a      	cmp	r2, r3
 800860a:	d209      	bcs.n	8008620 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800860c:	4b13      	ldr	r3, [pc, #76]	; (800865c <prvAddCurrentTaskToDelayedList+0xc0>)
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	4b0f      	ldr	r3, [pc, #60]	; (8008650 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	3304      	adds	r3, #4
 8008616:	4619      	mov	r1, r3
 8008618:	4610      	mov	r0, r2
 800861a:	f7ff faa1 	bl	8007b60 <vListInsert>
}
 800861e:	e010      	b.n	8008642 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008620:	4b0f      	ldr	r3, [pc, #60]	; (8008660 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	4b0a      	ldr	r3, [pc, #40]	; (8008650 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3304      	adds	r3, #4
 800862a:	4619      	mov	r1, r3
 800862c:	4610      	mov	r0, r2
 800862e:	f7ff fa97 	bl	8007b60 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008632:	4b0c      	ldr	r3, [pc, #48]	; (8008664 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	68ba      	ldr	r2, [r7, #8]
 8008638:	429a      	cmp	r2, r3
 800863a:	d202      	bcs.n	8008642 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800863c:	4a09      	ldr	r2, [pc, #36]	; (8008664 <prvAddCurrentTaskToDelayedList+0xc8>)
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	6013      	str	r3, [r2, #0]
}
 8008642:	bf00      	nop
 8008644:	3710      	adds	r7, #16
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	bf00      	nop
 800864c:	20001ccc 	.word	0x20001ccc
 8008650:	20001bc8 	.word	0x20001bc8
 8008654:	20001cd0 	.word	0x20001cd0
 8008658:	20001cb4 	.word	0x20001cb4
 800865c:	20001c84 	.word	0x20001c84
 8008660:	20001c80 	.word	0x20001c80
 8008664:	20001ce8 	.word	0x20001ce8

08008668 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3b04      	subs	r3, #4
 8008678:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008680:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	3b04      	subs	r3, #4
 8008686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	f023 0201 	bic.w	r2, r3, #1
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	3b04      	subs	r3, #4
 8008696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008698:	4a0c      	ldr	r2, [pc, #48]	; (80086cc <pxPortInitialiseStack+0x64>)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	3b14      	subs	r3, #20
 80086a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	3b04      	subs	r3, #4
 80086ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f06f 0202 	mvn.w	r2, #2
 80086b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	3b20      	subs	r3, #32
 80086bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80086be:	68fb      	ldr	r3, [r7, #12]
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3714      	adds	r7, #20
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr
 80086cc:	080086d1 	.word	0x080086d1

080086d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80086d6:	2300      	movs	r3, #0
 80086d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80086da:	4b12      	ldr	r3, [pc, #72]	; (8008724 <prvTaskExitError+0x54>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e2:	d00a      	beq.n	80086fa <prvTaskExitError+0x2a>
	__asm volatile
 80086e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086e8:	f383 8811 	msr	BASEPRI, r3
 80086ec:	f3bf 8f6f 	isb	sy
 80086f0:	f3bf 8f4f 	dsb	sy
 80086f4:	60fb      	str	r3, [r7, #12]
}
 80086f6:	bf00      	nop
 80086f8:	e7fe      	b.n	80086f8 <prvTaskExitError+0x28>
	__asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	60bb      	str	r3, [r7, #8]
}
 800870c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800870e:	bf00      	nop
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d0fc      	beq.n	8008710 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008716:	bf00      	nop
 8008718:	bf00      	nop
 800871a:	3714      	adds	r7, #20
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr
 8008724:	20000010 	.word	0x20000010
	...

08008730 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008730:	4b07      	ldr	r3, [pc, #28]	; (8008750 <pxCurrentTCBConst2>)
 8008732:	6819      	ldr	r1, [r3, #0]
 8008734:	6808      	ldr	r0, [r1, #0]
 8008736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873a:	f380 8809 	msr	PSP, r0
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f04f 0000 	mov.w	r0, #0
 8008746:	f380 8811 	msr	BASEPRI, r0
 800874a:	4770      	bx	lr
 800874c:	f3af 8000 	nop.w

08008750 <pxCurrentTCBConst2>:
 8008750:	20001bc8 	.word	0x20001bc8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop

08008758 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008758:	4808      	ldr	r0, [pc, #32]	; (800877c <prvPortStartFirstTask+0x24>)
 800875a:	6800      	ldr	r0, [r0, #0]
 800875c:	6800      	ldr	r0, [r0, #0]
 800875e:	f380 8808 	msr	MSP, r0
 8008762:	f04f 0000 	mov.w	r0, #0
 8008766:	f380 8814 	msr	CONTROL, r0
 800876a:	b662      	cpsie	i
 800876c:	b661      	cpsie	f
 800876e:	f3bf 8f4f 	dsb	sy
 8008772:	f3bf 8f6f 	isb	sy
 8008776:	df00      	svc	0
 8008778:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800877a:	bf00      	nop
 800877c:	e000ed08 	.word	0xe000ed08

08008780 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b086      	sub	sp, #24
 8008784:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008786:	4b46      	ldr	r3, [pc, #280]	; (80088a0 <xPortStartScheduler+0x120>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a46      	ldr	r2, [pc, #280]	; (80088a4 <xPortStartScheduler+0x124>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d10a      	bne.n	80087a6 <xPortStartScheduler+0x26>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008794:	f383 8811 	msr	BASEPRI, r3
 8008798:	f3bf 8f6f 	isb	sy
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	613b      	str	r3, [r7, #16]
}
 80087a2:	bf00      	nop
 80087a4:	e7fe      	b.n	80087a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80087a6:	4b3e      	ldr	r3, [pc, #248]	; (80088a0 <xPortStartScheduler+0x120>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a3f      	ldr	r2, [pc, #252]	; (80088a8 <xPortStartScheduler+0x128>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d10a      	bne.n	80087c6 <xPortStartScheduler+0x46>
	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	60fb      	str	r3, [r7, #12]
}
 80087c2:	bf00      	nop
 80087c4:	e7fe      	b.n	80087c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80087c6:	4b39      	ldr	r3, [pc, #228]	; (80088ac <xPortStartScheduler+0x12c>)
 80087c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	22ff      	movs	r2, #255	; 0xff
 80087d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80087e0:	78fb      	ldrb	r3, [r7, #3]
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80087e8:	b2da      	uxtb	r2, r3
 80087ea:	4b31      	ldr	r3, [pc, #196]	; (80088b0 <xPortStartScheduler+0x130>)
 80087ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80087ee:	4b31      	ldr	r3, [pc, #196]	; (80088b4 <xPortStartScheduler+0x134>)
 80087f0:	2207      	movs	r2, #7
 80087f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087f4:	e009      	b.n	800880a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80087f6:	4b2f      	ldr	r3, [pc, #188]	; (80088b4 <xPortStartScheduler+0x134>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	3b01      	subs	r3, #1
 80087fc:	4a2d      	ldr	r2, [pc, #180]	; (80088b4 <xPortStartScheduler+0x134>)
 80087fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008800:	78fb      	ldrb	r3, [r7, #3]
 8008802:	b2db      	uxtb	r3, r3
 8008804:	005b      	lsls	r3, r3, #1
 8008806:	b2db      	uxtb	r3, r3
 8008808:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800880a:	78fb      	ldrb	r3, [r7, #3]
 800880c:	b2db      	uxtb	r3, r3
 800880e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008812:	2b80      	cmp	r3, #128	; 0x80
 8008814:	d0ef      	beq.n	80087f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008816:	4b27      	ldr	r3, [pc, #156]	; (80088b4 <xPortStartScheduler+0x134>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f1c3 0307 	rsb	r3, r3, #7
 800881e:	2b04      	cmp	r3, #4
 8008820:	d00a      	beq.n	8008838 <xPortStartScheduler+0xb8>
	__asm volatile
 8008822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008826:	f383 8811 	msr	BASEPRI, r3
 800882a:	f3bf 8f6f 	isb	sy
 800882e:	f3bf 8f4f 	dsb	sy
 8008832:	60bb      	str	r3, [r7, #8]
}
 8008834:	bf00      	nop
 8008836:	e7fe      	b.n	8008836 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008838:	4b1e      	ldr	r3, [pc, #120]	; (80088b4 <xPortStartScheduler+0x134>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	021b      	lsls	r3, r3, #8
 800883e:	4a1d      	ldr	r2, [pc, #116]	; (80088b4 <xPortStartScheduler+0x134>)
 8008840:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008842:	4b1c      	ldr	r3, [pc, #112]	; (80088b4 <xPortStartScheduler+0x134>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800884a:	4a1a      	ldr	r2, [pc, #104]	; (80088b4 <xPortStartScheduler+0x134>)
 800884c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	b2da      	uxtb	r2, r3
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008856:	4b18      	ldr	r3, [pc, #96]	; (80088b8 <xPortStartScheduler+0x138>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a17      	ldr	r2, [pc, #92]	; (80088b8 <xPortStartScheduler+0x138>)
 800885c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008860:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008862:	4b15      	ldr	r3, [pc, #84]	; (80088b8 <xPortStartScheduler+0x138>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4a14      	ldr	r2, [pc, #80]	; (80088b8 <xPortStartScheduler+0x138>)
 8008868:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800886c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800886e:	f000 f8dd 	bl	8008a2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008872:	4b12      	ldr	r3, [pc, #72]	; (80088bc <xPortStartScheduler+0x13c>)
 8008874:	2200      	movs	r2, #0
 8008876:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008878:	f000 f8fc 	bl	8008a74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800887c:	4b10      	ldr	r3, [pc, #64]	; (80088c0 <xPortStartScheduler+0x140>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a0f      	ldr	r2, [pc, #60]	; (80088c0 <xPortStartScheduler+0x140>)
 8008882:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008886:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008888:	f7ff ff66 	bl	8008758 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800888c:	f7ff fd54 	bl	8008338 <vTaskSwitchContext>
	prvTaskExitError();
 8008890:	f7ff ff1e 	bl	80086d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008894:	2300      	movs	r3, #0
}
 8008896:	4618      	mov	r0, r3
 8008898:	3718      	adds	r7, #24
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	e000ed00 	.word	0xe000ed00
 80088a4:	410fc271 	.word	0x410fc271
 80088a8:	410fc270 	.word	0x410fc270
 80088ac:	e000e400 	.word	0xe000e400
 80088b0:	20001cf4 	.word	0x20001cf4
 80088b4:	20001cf8 	.word	0x20001cf8
 80088b8:	e000ed20 	.word	0xe000ed20
 80088bc:	20000010 	.word	0x20000010
 80088c0:	e000ef34 	.word	0xe000ef34

080088c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
	__asm volatile
 80088ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ce:	f383 8811 	msr	BASEPRI, r3
 80088d2:	f3bf 8f6f 	isb	sy
 80088d6:	f3bf 8f4f 	dsb	sy
 80088da:	607b      	str	r3, [r7, #4]
}
 80088dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80088de:	4b0f      	ldr	r3, [pc, #60]	; (800891c <vPortEnterCritical+0x58>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3301      	adds	r3, #1
 80088e4:	4a0d      	ldr	r2, [pc, #52]	; (800891c <vPortEnterCritical+0x58>)
 80088e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80088e8:	4b0c      	ldr	r3, [pc, #48]	; (800891c <vPortEnterCritical+0x58>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d10f      	bne.n	8008910 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80088f0:	4b0b      	ldr	r3, [pc, #44]	; (8008920 <vPortEnterCritical+0x5c>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d00a      	beq.n	8008910 <vPortEnterCritical+0x4c>
	__asm volatile
 80088fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088fe:	f383 8811 	msr	BASEPRI, r3
 8008902:	f3bf 8f6f 	isb	sy
 8008906:	f3bf 8f4f 	dsb	sy
 800890a:	603b      	str	r3, [r7, #0]
}
 800890c:	bf00      	nop
 800890e:	e7fe      	b.n	800890e <vPortEnterCritical+0x4a>
	}
}
 8008910:	bf00      	nop
 8008912:	370c      	adds	r7, #12
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr
 800891c:	20000010 	.word	0x20000010
 8008920:	e000ed04 	.word	0xe000ed04

08008924 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800892a:	4b12      	ldr	r3, [pc, #72]	; (8008974 <vPortExitCritical+0x50>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10a      	bne.n	8008948 <vPortExitCritical+0x24>
	__asm volatile
 8008932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008936:	f383 8811 	msr	BASEPRI, r3
 800893a:	f3bf 8f6f 	isb	sy
 800893e:	f3bf 8f4f 	dsb	sy
 8008942:	607b      	str	r3, [r7, #4]
}
 8008944:	bf00      	nop
 8008946:	e7fe      	b.n	8008946 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008948:	4b0a      	ldr	r3, [pc, #40]	; (8008974 <vPortExitCritical+0x50>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	3b01      	subs	r3, #1
 800894e:	4a09      	ldr	r2, [pc, #36]	; (8008974 <vPortExitCritical+0x50>)
 8008950:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008952:	4b08      	ldr	r3, [pc, #32]	; (8008974 <vPortExitCritical+0x50>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d105      	bne.n	8008966 <vPortExitCritical+0x42>
 800895a:	2300      	movs	r3, #0
 800895c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008964:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008966:	bf00      	nop
 8008968:	370c      	adds	r7, #12
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	20000010 	.word	0x20000010
	...

08008980 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008980:	f3ef 8009 	mrs	r0, PSP
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	4b15      	ldr	r3, [pc, #84]	; (80089e0 <pxCurrentTCBConst>)
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	f01e 0f10 	tst.w	lr, #16
 8008990:	bf08      	it	eq
 8008992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899a:	6010      	str	r0, [r2, #0]
 800899c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80089a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80089a4:	f380 8811 	msr	BASEPRI, r0
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	f3bf 8f6f 	isb	sy
 80089b0:	f7ff fcc2 	bl	8008338 <vTaskSwitchContext>
 80089b4:	f04f 0000 	mov.w	r0, #0
 80089b8:	f380 8811 	msr	BASEPRI, r0
 80089bc:	bc09      	pop	{r0, r3}
 80089be:	6819      	ldr	r1, [r3, #0]
 80089c0:	6808      	ldr	r0, [r1, #0]
 80089c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c6:	f01e 0f10 	tst.w	lr, #16
 80089ca:	bf08      	it	eq
 80089cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80089d0:	f380 8809 	msr	PSP, r0
 80089d4:	f3bf 8f6f 	isb	sy
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	f3af 8000 	nop.w

080089e0 <pxCurrentTCBConst>:
 80089e0:	20001bc8 	.word	0x20001bc8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80089e4:	bf00      	nop
 80089e6:	bf00      	nop

080089e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	607b      	str	r3, [r7, #4]
}
 8008a00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a02:	f7ff fbe1 	bl	80081c8 <xTaskIncrementTick>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d003      	beq.n	8008a14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a0c:	4b06      	ldr	r3, [pc, #24]	; (8008a28 <SysTick_Handler+0x40>)
 8008a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a12:	601a      	str	r2, [r3, #0]
 8008a14:	2300      	movs	r3, #0
 8008a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	f383 8811 	msr	BASEPRI, r3
}
 8008a1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a20:	bf00      	nop
 8008a22:	3708      	adds	r7, #8
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}
 8008a28:	e000ed04 	.word	0xe000ed04

08008a2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a30:	4b0b      	ldr	r3, [pc, #44]	; (8008a60 <vPortSetupTimerInterrupt+0x34>)
 8008a32:	2200      	movs	r2, #0
 8008a34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a36:	4b0b      	ldr	r3, [pc, #44]	; (8008a64 <vPortSetupTimerInterrupt+0x38>)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a3c:	4b0a      	ldr	r3, [pc, #40]	; (8008a68 <vPortSetupTimerInterrupt+0x3c>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a0a      	ldr	r2, [pc, #40]	; (8008a6c <vPortSetupTimerInterrupt+0x40>)
 8008a42:	fba2 2303 	umull	r2, r3, r2, r3
 8008a46:	099b      	lsrs	r3, r3, #6
 8008a48:	4a09      	ldr	r2, [pc, #36]	; (8008a70 <vPortSetupTimerInterrupt+0x44>)
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a4e:	4b04      	ldr	r3, [pc, #16]	; (8008a60 <vPortSetupTimerInterrupt+0x34>)
 8008a50:	2207      	movs	r2, #7
 8008a52:	601a      	str	r2, [r3, #0]
}
 8008a54:	bf00      	nop
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
 8008a5e:	bf00      	nop
 8008a60:	e000e010 	.word	0xe000e010
 8008a64:	e000e018 	.word	0xe000e018
 8008a68:	20000004 	.word	0x20000004
 8008a6c:	10624dd3 	.word	0x10624dd3
 8008a70:	e000e014 	.word	0xe000e014

08008a74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008a84 <vPortEnableVFP+0x10>
 8008a78:	6801      	ldr	r1, [r0, #0]
 8008a7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008a7e:	6001      	str	r1, [r0, #0]
 8008a80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a82:	bf00      	nop
 8008a84:	e000ed88 	.word	0xe000ed88

08008a88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b08a      	sub	sp, #40	; 0x28
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008a90:	2300      	movs	r3, #0
 8008a92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008a94:	f7ff faee 	bl	8008074 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008a98:	4b5b      	ldr	r3, [pc, #364]	; (8008c08 <pvPortMalloc+0x180>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d101      	bne.n	8008aa4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008aa0:	f000 f920 	bl	8008ce4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008aa4:	4b59      	ldr	r3, [pc, #356]	; (8008c0c <pvPortMalloc+0x184>)
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	4013      	ands	r3, r2
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	f040 8093 	bne.w	8008bd8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d01d      	beq.n	8008af4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ab8:	2208      	movs	r2, #8
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4413      	add	r3, r2
 8008abe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f003 0307 	and.w	r3, r3, #7
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d014      	beq.n	8008af4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f023 0307 	bic.w	r3, r3, #7
 8008ad0:	3308      	adds	r3, #8
 8008ad2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f003 0307 	and.w	r3, r3, #7
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d00a      	beq.n	8008af4 <pvPortMalloc+0x6c>
	__asm volatile
 8008ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae2:	f383 8811 	msr	BASEPRI, r3
 8008ae6:	f3bf 8f6f 	isb	sy
 8008aea:	f3bf 8f4f 	dsb	sy
 8008aee:	617b      	str	r3, [r7, #20]
}
 8008af0:	bf00      	nop
 8008af2:	e7fe      	b.n	8008af2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d06e      	beq.n	8008bd8 <pvPortMalloc+0x150>
 8008afa:	4b45      	ldr	r3, [pc, #276]	; (8008c10 <pvPortMalloc+0x188>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d869      	bhi.n	8008bd8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b04:	4b43      	ldr	r3, [pc, #268]	; (8008c14 <pvPortMalloc+0x18c>)
 8008b06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b08:	4b42      	ldr	r3, [pc, #264]	; (8008c14 <pvPortMalloc+0x18c>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b0e:	e004      	b.n	8008b1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d903      	bls.n	8008b2c <pvPortMalloc+0xa4>
 8008b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1f1      	bne.n	8008b10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008b2c:	4b36      	ldr	r3, [pc, #216]	; (8008c08 <pvPortMalloc+0x180>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d050      	beq.n	8008bd8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008b36:	6a3b      	ldr	r3, [r7, #32]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	2208      	movs	r2, #8
 8008b3c:	4413      	add	r3, r2
 8008b3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	6a3b      	ldr	r3, [r7, #32]
 8008b46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b4a:	685a      	ldr	r2, [r3, #4]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	1ad2      	subs	r2, r2, r3
 8008b50:	2308      	movs	r3, #8
 8008b52:	005b      	lsls	r3, r3, #1
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d91f      	bls.n	8008b98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008b58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	4413      	add	r3, r2
 8008b5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	f003 0307 	and.w	r3, r3, #7
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00a      	beq.n	8008b80 <pvPortMalloc+0xf8>
	__asm volatile
 8008b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b6e:	f383 8811 	msr	BASEPRI, r3
 8008b72:	f3bf 8f6f 	isb	sy
 8008b76:	f3bf 8f4f 	dsb	sy
 8008b7a:	613b      	str	r3, [r7, #16]
}
 8008b7c:	bf00      	nop
 8008b7e:	e7fe      	b.n	8008b7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b82:	685a      	ldr	r2, [r3, #4]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	1ad2      	subs	r2, r2, r3
 8008b88:	69bb      	ldr	r3, [r7, #24]
 8008b8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b8e:	687a      	ldr	r2, [r7, #4]
 8008b90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008b92:	69b8      	ldr	r0, [r7, #24]
 8008b94:	f000 f908 	bl	8008da8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008b98:	4b1d      	ldr	r3, [pc, #116]	; (8008c10 <pvPortMalloc+0x188>)
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	1ad3      	subs	r3, r2, r3
 8008ba2:	4a1b      	ldr	r2, [pc, #108]	; (8008c10 <pvPortMalloc+0x188>)
 8008ba4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ba6:	4b1a      	ldr	r3, [pc, #104]	; (8008c10 <pvPortMalloc+0x188>)
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	4b1b      	ldr	r3, [pc, #108]	; (8008c18 <pvPortMalloc+0x190>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d203      	bcs.n	8008bba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008bb2:	4b17      	ldr	r3, [pc, #92]	; (8008c10 <pvPortMalloc+0x188>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a18      	ldr	r2, [pc, #96]	; (8008c18 <pvPortMalloc+0x190>)
 8008bb8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bbc:	685a      	ldr	r2, [r3, #4]
 8008bbe:	4b13      	ldr	r3, [pc, #76]	; (8008c0c <pvPortMalloc+0x184>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	431a      	orrs	r2, r3
 8008bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bca:	2200      	movs	r2, #0
 8008bcc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008bce:	4b13      	ldr	r3, [pc, #76]	; (8008c1c <pvPortMalloc+0x194>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	4a11      	ldr	r2, [pc, #68]	; (8008c1c <pvPortMalloc+0x194>)
 8008bd6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008bd8:	f7ff fa5a 	bl	8008090 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	f003 0307 	and.w	r3, r3, #7
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d00a      	beq.n	8008bfc <pvPortMalloc+0x174>
	__asm volatile
 8008be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bea:	f383 8811 	msr	BASEPRI, r3
 8008bee:	f3bf 8f6f 	isb	sy
 8008bf2:	f3bf 8f4f 	dsb	sy
 8008bf6:	60fb      	str	r3, [r7, #12]
}
 8008bf8:	bf00      	nop
 8008bfa:	e7fe      	b.n	8008bfa <pvPortMalloc+0x172>
	return pvReturn;
 8008bfc:	69fb      	ldr	r3, [r7, #28]
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3728      	adds	r7, #40	; 0x28
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
 8008c06:	bf00      	nop
 8008c08:	20005904 	.word	0x20005904
 8008c0c:	20005918 	.word	0x20005918
 8008c10:	20005908 	.word	0x20005908
 8008c14:	200058fc 	.word	0x200058fc
 8008c18:	2000590c 	.word	0x2000590c
 8008c1c:	20005910 	.word	0x20005910

08008c20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b086      	sub	sp, #24
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d04d      	beq.n	8008cce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008c32:	2308      	movs	r3, #8
 8008c34:	425b      	negs	r3, r3
 8008c36:	697a      	ldr	r2, [r7, #20]
 8008c38:	4413      	add	r3, r2
 8008c3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	685a      	ldr	r2, [r3, #4]
 8008c44:	4b24      	ldr	r3, [pc, #144]	; (8008cd8 <vPortFree+0xb8>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4013      	ands	r3, r2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d10a      	bne.n	8008c64 <vPortFree+0x44>
	__asm volatile
 8008c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c52:	f383 8811 	msr	BASEPRI, r3
 8008c56:	f3bf 8f6f 	isb	sy
 8008c5a:	f3bf 8f4f 	dsb	sy
 8008c5e:	60fb      	str	r3, [r7, #12]
}
 8008c60:	bf00      	nop
 8008c62:	e7fe      	b.n	8008c62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d00a      	beq.n	8008c82 <vPortFree+0x62>
	__asm volatile
 8008c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c70:	f383 8811 	msr	BASEPRI, r3
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	f3bf 8f4f 	dsb	sy
 8008c7c:	60bb      	str	r3, [r7, #8]
}
 8008c7e:	bf00      	nop
 8008c80:	e7fe      	b.n	8008c80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	685a      	ldr	r2, [r3, #4]
 8008c86:	4b14      	ldr	r3, [pc, #80]	; (8008cd8 <vPortFree+0xb8>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4013      	ands	r3, r2
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d01e      	beq.n	8008cce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d11a      	bne.n	8008cce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	685a      	ldr	r2, [r3, #4]
 8008c9c:	4b0e      	ldr	r3, [pc, #56]	; (8008cd8 <vPortFree+0xb8>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	43db      	mvns	r3, r3
 8008ca2:	401a      	ands	r2, r3
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008ca8:	f7ff f9e4 	bl	8008074 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	685a      	ldr	r2, [r3, #4]
 8008cb0:	4b0a      	ldr	r3, [pc, #40]	; (8008cdc <vPortFree+0xbc>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	4a09      	ldr	r2, [pc, #36]	; (8008cdc <vPortFree+0xbc>)
 8008cb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008cba:	6938      	ldr	r0, [r7, #16]
 8008cbc:	f000 f874 	bl	8008da8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008cc0:	4b07      	ldr	r3, [pc, #28]	; (8008ce0 <vPortFree+0xc0>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	4a06      	ldr	r2, [pc, #24]	; (8008ce0 <vPortFree+0xc0>)
 8008cc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008cca:	f7ff f9e1 	bl	8008090 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008cce:	bf00      	nop
 8008cd0:	3718      	adds	r7, #24
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}
 8008cd6:	bf00      	nop
 8008cd8:	20005918 	.word	0x20005918
 8008cdc:	20005908 	.word	0x20005908
 8008ce0:	20005914 	.word	0x20005914

08008ce4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b085      	sub	sp, #20
 8008ce8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008cea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008cee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008cf0:	4b27      	ldr	r3, [pc, #156]	; (8008d90 <prvHeapInit+0xac>)
 8008cf2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	f003 0307 	and.w	r3, r3, #7
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d00c      	beq.n	8008d18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	3307      	adds	r3, #7
 8008d02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f023 0307 	bic.w	r3, r3, #7
 8008d0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	4a1f      	ldr	r2, [pc, #124]	; (8008d90 <prvHeapInit+0xac>)
 8008d14:	4413      	add	r3, r2
 8008d16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008d1c:	4a1d      	ldr	r2, [pc, #116]	; (8008d94 <prvHeapInit+0xb0>)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008d22:	4b1c      	ldr	r3, [pc, #112]	; (8008d94 <prvHeapInit+0xb0>)
 8008d24:	2200      	movs	r2, #0
 8008d26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	68ba      	ldr	r2, [r7, #8]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008d30:	2208      	movs	r2, #8
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	1a9b      	subs	r3, r3, r2
 8008d36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f023 0307 	bic.w	r3, r3, #7
 8008d3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	4a15      	ldr	r2, [pc, #84]	; (8008d98 <prvHeapInit+0xb4>)
 8008d44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008d46:	4b14      	ldr	r3, [pc, #80]	; (8008d98 <prvHeapInit+0xb4>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008d4e:	4b12      	ldr	r3, [pc, #72]	; (8008d98 <prvHeapInit+0xb4>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	2200      	movs	r2, #0
 8008d54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	68fa      	ldr	r2, [r7, #12]
 8008d5e:	1ad2      	subs	r2, r2, r3
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008d64:	4b0c      	ldr	r3, [pc, #48]	; (8008d98 <prvHeapInit+0xb4>)
 8008d66:	681a      	ldr	r2, [r3, #0]
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	4a0a      	ldr	r2, [pc, #40]	; (8008d9c <prvHeapInit+0xb8>)
 8008d72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	4a09      	ldr	r2, [pc, #36]	; (8008da0 <prvHeapInit+0xbc>)
 8008d7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008d7c:	4b09      	ldr	r3, [pc, #36]	; (8008da4 <prvHeapInit+0xc0>)
 8008d7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008d82:	601a      	str	r2, [r3, #0]
}
 8008d84:	bf00      	nop
 8008d86:	3714      	adds	r7, #20
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr
 8008d90:	20001cfc 	.word	0x20001cfc
 8008d94:	200058fc 	.word	0x200058fc
 8008d98:	20005904 	.word	0x20005904
 8008d9c:	2000590c 	.word	0x2000590c
 8008da0:	20005908 	.word	0x20005908
 8008da4:	20005918 	.word	0x20005918

08008da8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008db0:	4b28      	ldr	r3, [pc, #160]	; (8008e54 <prvInsertBlockIntoFreeList+0xac>)
 8008db2:	60fb      	str	r3, [r7, #12]
 8008db4:	e002      	b.n	8008dbc <prvInsertBlockIntoFreeList+0x14>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	60fb      	str	r3, [r7, #12]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	687a      	ldr	r2, [r7, #4]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d8f7      	bhi.n	8008db6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	68ba      	ldr	r2, [r7, #8]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d108      	bne.n	8008dea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	685a      	ldr	r2, [r3, #4]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	441a      	add	r2, r3
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	68ba      	ldr	r2, [r7, #8]
 8008df4:	441a      	add	r2, r3
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d118      	bne.n	8008e30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	4b15      	ldr	r3, [pc, #84]	; (8008e58 <prvInsertBlockIntoFreeList+0xb0>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d00d      	beq.n	8008e26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	685a      	ldr	r2, [r3, #4]
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	441a      	add	r2, r3
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681a      	ldr	r2, [r3, #0]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	601a      	str	r2, [r3, #0]
 8008e24:	e008      	b.n	8008e38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008e26:	4b0c      	ldr	r3, [pc, #48]	; (8008e58 <prvInsertBlockIntoFreeList+0xb0>)
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	601a      	str	r2, [r3, #0]
 8008e2e:	e003      	b.n	8008e38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008e38:	68fa      	ldr	r2, [r7, #12]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d002      	beq.n	8008e46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	687a      	ldr	r2, [r7, #4]
 8008e44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008e46:	bf00      	nop
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr
 8008e52:	bf00      	nop
 8008e54:	200058fc 	.word	0x200058fc
 8008e58:	20005904 	.word	0x20005904

08008e5c <malloc>:
 8008e5c:	4b02      	ldr	r3, [pc, #8]	; (8008e68 <malloc+0xc>)
 8008e5e:	4601      	mov	r1, r0
 8008e60:	6818      	ldr	r0, [r3, #0]
 8008e62:	f000 b823 	b.w	8008eac <_malloc_r>
 8008e66:	bf00      	nop
 8008e68:	200001d8 	.word	0x200001d8

08008e6c <sbrk_aligned>:
 8008e6c:	b570      	push	{r4, r5, r6, lr}
 8008e6e:	4e0e      	ldr	r6, [pc, #56]	; (8008ea8 <sbrk_aligned+0x3c>)
 8008e70:	460c      	mov	r4, r1
 8008e72:	6831      	ldr	r1, [r6, #0]
 8008e74:	4605      	mov	r5, r0
 8008e76:	b911      	cbnz	r1, 8008e7e <sbrk_aligned+0x12>
 8008e78:	f001 ff64 	bl	800ad44 <_sbrk_r>
 8008e7c:	6030      	str	r0, [r6, #0]
 8008e7e:	4621      	mov	r1, r4
 8008e80:	4628      	mov	r0, r5
 8008e82:	f001 ff5f 	bl	800ad44 <_sbrk_r>
 8008e86:	1c43      	adds	r3, r0, #1
 8008e88:	d00a      	beq.n	8008ea0 <sbrk_aligned+0x34>
 8008e8a:	1cc4      	adds	r4, r0, #3
 8008e8c:	f024 0403 	bic.w	r4, r4, #3
 8008e90:	42a0      	cmp	r0, r4
 8008e92:	d007      	beq.n	8008ea4 <sbrk_aligned+0x38>
 8008e94:	1a21      	subs	r1, r4, r0
 8008e96:	4628      	mov	r0, r5
 8008e98:	f001 ff54 	bl	800ad44 <_sbrk_r>
 8008e9c:	3001      	adds	r0, #1
 8008e9e:	d101      	bne.n	8008ea4 <sbrk_aligned+0x38>
 8008ea0:	f04f 34ff 	mov.w	r4, #4294967295
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	bd70      	pop	{r4, r5, r6, pc}
 8008ea8:	20005920 	.word	0x20005920

08008eac <_malloc_r>:
 8008eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008eb0:	1ccd      	adds	r5, r1, #3
 8008eb2:	f025 0503 	bic.w	r5, r5, #3
 8008eb6:	3508      	adds	r5, #8
 8008eb8:	2d0c      	cmp	r5, #12
 8008eba:	bf38      	it	cc
 8008ebc:	250c      	movcc	r5, #12
 8008ebe:	2d00      	cmp	r5, #0
 8008ec0:	4607      	mov	r7, r0
 8008ec2:	db01      	blt.n	8008ec8 <_malloc_r+0x1c>
 8008ec4:	42a9      	cmp	r1, r5
 8008ec6:	d905      	bls.n	8008ed4 <_malloc_r+0x28>
 8008ec8:	230c      	movs	r3, #12
 8008eca:	603b      	str	r3, [r7, #0]
 8008ecc:	2600      	movs	r6, #0
 8008ece:	4630      	mov	r0, r6
 8008ed0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ed4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008fa8 <_malloc_r+0xfc>
 8008ed8:	f000 f868 	bl	8008fac <__malloc_lock>
 8008edc:	f8d8 3000 	ldr.w	r3, [r8]
 8008ee0:	461c      	mov	r4, r3
 8008ee2:	bb5c      	cbnz	r4, 8008f3c <_malloc_r+0x90>
 8008ee4:	4629      	mov	r1, r5
 8008ee6:	4638      	mov	r0, r7
 8008ee8:	f7ff ffc0 	bl	8008e6c <sbrk_aligned>
 8008eec:	1c43      	adds	r3, r0, #1
 8008eee:	4604      	mov	r4, r0
 8008ef0:	d155      	bne.n	8008f9e <_malloc_r+0xf2>
 8008ef2:	f8d8 4000 	ldr.w	r4, [r8]
 8008ef6:	4626      	mov	r6, r4
 8008ef8:	2e00      	cmp	r6, #0
 8008efa:	d145      	bne.n	8008f88 <_malloc_r+0xdc>
 8008efc:	2c00      	cmp	r4, #0
 8008efe:	d048      	beq.n	8008f92 <_malloc_r+0xe6>
 8008f00:	6823      	ldr	r3, [r4, #0]
 8008f02:	4631      	mov	r1, r6
 8008f04:	4638      	mov	r0, r7
 8008f06:	eb04 0903 	add.w	r9, r4, r3
 8008f0a:	f001 ff1b 	bl	800ad44 <_sbrk_r>
 8008f0e:	4581      	cmp	r9, r0
 8008f10:	d13f      	bne.n	8008f92 <_malloc_r+0xe6>
 8008f12:	6821      	ldr	r1, [r4, #0]
 8008f14:	1a6d      	subs	r5, r5, r1
 8008f16:	4629      	mov	r1, r5
 8008f18:	4638      	mov	r0, r7
 8008f1a:	f7ff ffa7 	bl	8008e6c <sbrk_aligned>
 8008f1e:	3001      	adds	r0, #1
 8008f20:	d037      	beq.n	8008f92 <_malloc_r+0xe6>
 8008f22:	6823      	ldr	r3, [r4, #0]
 8008f24:	442b      	add	r3, r5
 8008f26:	6023      	str	r3, [r4, #0]
 8008f28:	f8d8 3000 	ldr.w	r3, [r8]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d038      	beq.n	8008fa2 <_malloc_r+0xf6>
 8008f30:	685a      	ldr	r2, [r3, #4]
 8008f32:	42a2      	cmp	r2, r4
 8008f34:	d12b      	bne.n	8008f8e <_malloc_r+0xe2>
 8008f36:	2200      	movs	r2, #0
 8008f38:	605a      	str	r2, [r3, #4]
 8008f3a:	e00f      	b.n	8008f5c <_malloc_r+0xb0>
 8008f3c:	6822      	ldr	r2, [r4, #0]
 8008f3e:	1b52      	subs	r2, r2, r5
 8008f40:	d41f      	bmi.n	8008f82 <_malloc_r+0xd6>
 8008f42:	2a0b      	cmp	r2, #11
 8008f44:	d917      	bls.n	8008f76 <_malloc_r+0xca>
 8008f46:	1961      	adds	r1, r4, r5
 8008f48:	42a3      	cmp	r3, r4
 8008f4a:	6025      	str	r5, [r4, #0]
 8008f4c:	bf18      	it	ne
 8008f4e:	6059      	strne	r1, [r3, #4]
 8008f50:	6863      	ldr	r3, [r4, #4]
 8008f52:	bf08      	it	eq
 8008f54:	f8c8 1000 	streq.w	r1, [r8]
 8008f58:	5162      	str	r2, [r4, r5]
 8008f5a:	604b      	str	r3, [r1, #4]
 8008f5c:	4638      	mov	r0, r7
 8008f5e:	f104 060b 	add.w	r6, r4, #11
 8008f62:	f000 f829 	bl	8008fb8 <__malloc_unlock>
 8008f66:	f026 0607 	bic.w	r6, r6, #7
 8008f6a:	1d23      	adds	r3, r4, #4
 8008f6c:	1af2      	subs	r2, r6, r3
 8008f6e:	d0ae      	beq.n	8008ece <_malloc_r+0x22>
 8008f70:	1b9b      	subs	r3, r3, r6
 8008f72:	50a3      	str	r3, [r4, r2]
 8008f74:	e7ab      	b.n	8008ece <_malloc_r+0x22>
 8008f76:	42a3      	cmp	r3, r4
 8008f78:	6862      	ldr	r2, [r4, #4]
 8008f7a:	d1dd      	bne.n	8008f38 <_malloc_r+0x8c>
 8008f7c:	f8c8 2000 	str.w	r2, [r8]
 8008f80:	e7ec      	b.n	8008f5c <_malloc_r+0xb0>
 8008f82:	4623      	mov	r3, r4
 8008f84:	6864      	ldr	r4, [r4, #4]
 8008f86:	e7ac      	b.n	8008ee2 <_malloc_r+0x36>
 8008f88:	4634      	mov	r4, r6
 8008f8a:	6876      	ldr	r6, [r6, #4]
 8008f8c:	e7b4      	b.n	8008ef8 <_malloc_r+0x4c>
 8008f8e:	4613      	mov	r3, r2
 8008f90:	e7cc      	b.n	8008f2c <_malloc_r+0x80>
 8008f92:	230c      	movs	r3, #12
 8008f94:	603b      	str	r3, [r7, #0]
 8008f96:	4638      	mov	r0, r7
 8008f98:	f000 f80e 	bl	8008fb8 <__malloc_unlock>
 8008f9c:	e797      	b.n	8008ece <_malloc_r+0x22>
 8008f9e:	6025      	str	r5, [r4, #0]
 8008fa0:	e7dc      	b.n	8008f5c <_malloc_r+0xb0>
 8008fa2:	605b      	str	r3, [r3, #4]
 8008fa4:	deff      	udf	#255	; 0xff
 8008fa6:	bf00      	nop
 8008fa8:	2000591c 	.word	0x2000591c

08008fac <__malloc_lock>:
 8008fac:	4801      	ldr	r0, [pc, #4]	; (8008fb4 <__malloc_lock+0x8>)
 8008fae:	f001 bf16 	b.w	800adde <__retarget_lock_acquire_recursive>
 8008fb2:	bf00      	nop
 8008fb4:	20005a64 	.word	0x20005a64

08008fb8 <__malloc_unlock>:
 8008fb8:	4801      	ldr	r0, [pc, #4]	; (8008fc0 <__malloc_unlock+0x8>)
 8008fba:	f001 bf11 	b.w	800ade0 <__retarget_lock_release_recursive>
 8008fbe:	bf00      	nop
 8008fc0:	20005a64 	.word	0x20005a64

08008fc4 <_realloc_r>:
 8008fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc8:	4680      	mov	r8, r0
 8008fca:	4614      	mov	r4, r2
 8008fcc:	460e      	mov	r6, r1
 8008fce:	b921      	cbnz	r1, 8008fda <_realloc_r+0x16>
 8008fd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd4:	4611      	mov	r1, r2
 8008fd6:	f7ff bf69 	b.w	8008eac <_malloc_r>
 8008fda:	b92a      	cbnz	r2, 8008fe8 <_realloc_r+0x24>
 8008fdc:	f002 fd9a 	bl	800bb14 <_free_r>
 8008fe0:	4625      	mov	r5, r4
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fe8:	f003 fdf7 	bl	800cbda <_malloc_usable_size_r>
 8008fec:	4284      	cmp	r4, r0
 8008fee:	4607      	mov	r7, r0
 8008ff0:	d802      	bhi.n	8008ff8 <_realloc_r+0x34>
 8008ff2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ff6:	d812      	bhi.n	800901e <_realloc_r+0x5a>
 8008ff8:	4621      	mov	r1, r4
 8008ffa:	4640      	mov	r0, r8
 8008ffc:	f7ff ff56 	bl	8008eac <_malloc_r>
 8009000:	4605      	mov	r5, r0
 8009002:	2800      	cmp	r0, #0
 8009004:	d0ed      	beq.n	8008fe2 <_realloc_r+0x1e>
 8009006:	42bc      	cmp	r4, r7
 8009008:	4622      	mov	r2, r4
 800900a:	4631      	mov	r1, r6
 800900c:	bf28      	it	cs
 800900e:	463a      	movcs	r2, r7
 8009010:	f001 fee7 	bl	800ade2 <memcpy>
 8009014:	4631      	mov	r1, r6
 8009016:	4640      	mov	r0, r8
 8009018:	f002 fd7c 	bl	800bb14 <_free_r>
 800901c:	e7e1      	b.n	8008fe2 <_realloc_r+0x1e>
 800901e:	4635      	mov	r5, r6
 8009020:	e7df      	b.n	8008fe2 <_realloc_r+0x1e>

08009022 <sulp>:
 8009022:	b570      	push	{r4, r5, r6, lr}
 8009024:	4604      	mov	r4, r0
 8009026:	460d      	mov	r5, r1
 8009028:	ec45 4b10 	vmov	d0, r4, r5
 800902c:	4616      	mov	r6, r2
 800902e:	f003 fc93 	bl	800c958 <__ulp>
 8009032:	ec51 0b10 	vmov	r0, r1, d0
 8009036:	b17e      	cbz	r6, 8009058 <sulp+0x36>
 8009038:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800903c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009040:	2b00      	cmp	r3, #0
 8009042:	dd09      	ble.n	8009058 <sulp+0x36>
 8009044:	051b      	lsls	r3, r3, #20
 8009046:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800904a:	2400      	movs	r4, #0
 800904c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009050:	4622      	mov	r2, r4
 8009052:	462b      	mov	r3, r5
 8009054:	f7f7 fad0 	bl	80005f8 <__aeabi_dmul>
 8009058:	bd70      	pop	{r4, r5, r6, pc}
 800905a:	0000      	movs	r0, r0
 800905c:	0000      	movs	r0, r0
	...

08009060 <_strtod_l>:
 8009060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009064:	ed2d 8b02 	vpush	{d8}
 8009068:	b09b      	sub	sp, #108	; 0x6c
 800906a:	4604      	mov	r4, r0
 800906c:	9213      	str	r2, [sp, #76]	; 0x4c
 800906e:	2200      	movs	r2, #0
 8009070:	9216      	str	r2, [sp, #88]	; 0x58
 8009072:	460d      	mov	r5, r1
 8009074:	f04f 0800 	mov.w	r8, #0
 8009078:	f04f 0900 	mov.w	r9, #0
 800907c:	460a      	mov	r2, r1
 800907e:	9215      	str	r2, [sp, #84]	; 0x54
 8009080:	7811      	ldrb	r1, [r2, #0]
 8009082:	292b      	cmp	r1, #43	; 0x2b
 8009084:	d04c      	beq.n	8009120 <_strtod_l+0xc0>
 8009086:	d83a      	bhi.n	80090fe <_strtod_l+0x9e>
 8009088:	290d      	cmp	r1, #13
 800908a:	d834      	bhi.n	80090f6 <_strtod_l+0x96>
 800908c:	2908      	cmp	r1, #8
 800908e:	d834      	bhi.n	80090fa <_strtod_l+0x9a>
 8009090:	2900      	cmp	r1, #0
 8009092:	d03d      	beq.n	8009110 <_strtod_l+0xb0>
 8009094:	2200      	movs	r2, #0
 8009096:	920a      	str	r2, [sp, #40]	; 0x28
 8009098:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800909a:	7832      	ldrb	r2, [r6, #0]
 800909c:	2a30      	cmp	r2, #48	; 0x30
 800909e:	f040 80b4 	bne.w	800920a <_strtod_l+0x1aa>
 80090a2:	7872      	ldrb	r2, [r6, #1]
 80090a4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80090a8:	2a58      	cmp	r2, #88	; 0x58
 80090aa:	d170      	bne.n	800918e <_strtod_l+0x12e>
 80090ac:	9302      	str	r3, [sp, #8]
 80090ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090b0:	9301      	str	r3, [sp, #4]
 80090b2:	ab16      	add	r3, sp, #88	; 0x58
 80090b4:	9300      	str	r3, [sp, #0]
 80090b6:	4a8e      	ldr	r2, [pc, #568]	; (80092f0 <_strtod_l+0x290>)
 80090b8:	ab17      	add	r3, sp, #92	; 0x5c
 80090ba:	a915      	add	r1, sp, #84	; 0x54
 80090bc:	4620      	mov	r0, r4
 80090be:	f002 fddd 	bl	800bc7c <__gethex>
 80090c2:	f010 070f 	ands.w	r7, r0, #15
 80090c6:	4605      	mov	r5, r0
 80090c8:	d005      	beq.n	80090d6 <_strtod_l+0x76>
 80090ca:	2f06      	cmp	r7, #6
 80090cc:	d12a      	bne.n	8009124 <_strtod_l+0xc4>
 80090ce:	3601      	adds	r6, #1
 80090d0:	2300      	movs	r3, #0
 80090d2:	9615      	str	r6, [sp, #84]	; 0x54
 80090d4:	930a      	str	r3, [sp, #40]	; 0x28
 80090d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090d8:	2b00      	cmp	r3, #0
 80090da:	f040 857f 	bne.w	8009bdc <_strtod_l+0xb7c>
 80090de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090e0:	b1db      	cbz	r3, 800911a <_strtod_l+0xba>
 80090e2:	4642      	mov	r2, r8
 80090e4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80090e8:	ec43 2b10 	vmov	d0, r2, r3
 80090ec:	b01b      	add	sp, #108	; 0x6c
 80090ee:	ecbd 8b02 	vpop	{d8}
 80090f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090f6:	2920      	cmp	r1, #32
 80090f8:	d1cc      	bne.n	8009094 <_strtod_l+0x34>
 80090fa:	3201      	adds	r2, #1
 80090fc:	e7bf      	b.n	800907e <_strtod_l+0x1e>
 80090fe:	292d      	cmp	r1, #45	; 0x2d
 8009100:	d1c8      	bne.n	8009094 <_strtod_l+0x34>
 8009102:	2101      	movs	r1, #1
 8009104:	910a      	str	r1, [sp, #40]	; 0x28
 8009106:	1c51      	adds	r1, r2, #1
 8009108:	9115      	str	r1, [sp, #84]	; 0x54
 800910a:	7852      	ldrb	r2, [r2, #1]
 800910c:	2a00      	cmp	r2, #0
 800910e:	d1c3      	bne.n	8009098 <_strtod_l+0x38>
 8009110:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009112:	9515      	str	r5, [sp, #84]	; 0x54
 8009114:	2b00      	cmp	r3, #0
 8009116:	f040 855f 	bne.w	8009bd8 <_strtod_l+0xb78>
 800911a:	4642      	mov	r2, r8
 800911c:	464b      	mov	r3, r9
 800911e:	e7e3      	b.n	80090e8 <_strtod_l+0x88>
 8009120:	2100      	movs	r1, #0
 8009122:	e7ef      	b.n	8009104 <_strtod_l+0xa4>
 8009124:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009126:	b13a      	cbz	r2, 8009138 <_strtod_l+0xd8>
 8009128:	2135      	movs	r1, #53	; 0x35
 800912a:	a818      	add	r0, sp, #96	; 0x60
 800912c:	f003 fd11 	bl	800cb52 <__copybits>
 8009130:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009132:	4620      	mov	r0, r4
 8009134:	f003 f8e4 	bl	800c300 <_Bfree>
 8009138:	3f01      	subs	r7, #1
 800913a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800913c:	2f04      	cmp	r7, #4
 800913e:	d806      	bhi.n	800914e <_strtod_l+0xee>
 8009140:	e8df f007 	tbb	[pc, r7]
 8009144:	201d0314 	.word	0x201d0314
 8009148:	14          	.byte	0x14
 8009149:	00          	.byte	0x00
 800914a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800914e:	05e9      	lsls	r1, r5, #23
 8009150:	bf48      	it	mi
 8009152:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8009156:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800915a:	0d1b      	lsrs	r3, r3, #20
 800915c:	051b      	lsls	r3, r3, #20
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1b9      	bne.n	80090d6 <_strtod_l+0x76>
 8009162:	f001 fe11 	bl	800ad88 <__errno>
 8009166:	2322      	movs	r3, #34	; 0x22
 8009168:	6003      	str	r3, [r0, #0]
 800916a:	e7b4      	b.n	80090d6 <_strtod_l+0x76>
 800916c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8009170:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009174:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009178:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800917c:	e7e7      	b.n	800914e <_strtod_l+0xee>
 800917e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80092f8 <_strtod_l+0x298>
 8009182:	e7e4      	b.n	800914e <_strtod_l+0xee>
 8009184:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009188:	f04f 38ff 	mov.w	r8, #4294967295
 800918c:	e7df      	b.n	800914e <_strtod_l+0xee>
 800918e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009190:	1c5a      	adds	r2, r3, #1
 8009192:	9215      	str	r2, [sp, #84]	; 0x54
 8009194:	785b      	ldrb	r3, [r3, #1]
 8009196:	2b30      	cmp	r3, #48	; 0x30
 8009198:	d0f9      	beq.n	800918e <_strtod_l+0x12e>
 800919a:	2b00      	cmp	r3, #0
 800919c:	d09b      	beq.n	80090d6 <_strtod_l+0x76>
 800919e:	2301      	movs	r3, #1
 80091a0:	f04f 0a00 	mov.w	sl, #0
 80091a4:	9304      	str	r3, [sp, #16]
 80091a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80091aa:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80091ae:	46d3      	mov	fp, sl
 80091b0:	220a      	movs	r2, #10
 80091b2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80091b4:	7806      	ldrb	r6, [r0, #0]
 80091b6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80091ba:	b2d9      	uxtb	r1, r3
 80091bc:	2909      	cmp	r1, #9
 80091be:	d926      	bls.n	800920e <_strtod_l+0x1ae>
 80091c0:	494c      	ldr	r1, [pc, #304]	; (80092f4 <_strtod_l+0x294>)
 80091c2:	2201      	movs	r2, #1
 80091c4:	f001 fd33 	bl	800ac2e <strncmp>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d030      	beq.n	800922e <_strtod_l+0x1ce>
 80091cc:	2000      	movs	r0, #0
 80091ce:	4632      	mov	r2, r6
 80091d0:	9005      	str	r0, [sp, #20]
 80091d2:	465e      	mov	r6, fp
 80091d4:	4603      	mov	r3, r0
 80091d6:	2a65      	cmp	r2, #101	; 0x65
 80091d8:	d001      	beq.n	80091de <_strtod_l+0x17e>
 80091da:	2a45      	cmp	r2, #69	; 0x45
 80091dc:	d113      	bne.n	8009206 <_strtod_l+0x1a6>
 80091de:	b91e      	cbnz	r6, 80091e8 <_strtod_l+0x188>
 80091e0:	9a04      	ldr	r2, [sp, #16]
 80091e2:	4302      	orrs	r2, r0
 80091e4:	d094      	beq.n	8009110 <_strtod_l+0xb0>
 80091e6:	2600      	movs	r6, #0
 80091e8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80091ea:	1c6a      	adds	r2, r5, #1
 80091ec:	9215      	str	r2, [sp, #84]	; 0x54
 80091ee:	786a      	ldrb	r2, [r5, #1]
 80091f0:	2a2b      	cmp	r2, #43	; 0x2b
 80091f2:	d074      	beq.n	80092de <_strtod_l+0x27e>
 80091f4:	2a2d      	cmp	r2, #45	; 0x2d
 80091f6:	d078      	beq.n	80092ea <_strtod_l+0x28a>
 80091f8:	f04f 0c00 	mov.w	ip, #0
 80091fc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009200:	2909      	cmp	r1, #9
 8009202:	d97f      	bls.n	8009304 <_strtod_l+0x2a4>
 8009204:	9515      	str	r5, [sp, #84]	; 0x54
 8009206:	2700      	movs	r7, #0
 8009208:	e09e      	b.n	8009348 <_strtod_l+0x2e8>
 800920a:	2300      	movs	r3, #0
 800920c:	e7c8      	b.n	80091a0 <_strtod_l+0x140>
 800920e:	f1bb 0f08 	cmp.w	fp, #8
 8009212:	bfd8      	it	le
 8009214:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8009216:	f100 0001 	add.w	r0, r0, #1
 800921a:	bfda      	itte	le
 800921c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009220:	9309      	strle	r3, [sp, #36]	; 0x24
 8009222:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8009226:	f10b 0b01 	add.w	fp, fp, #1
 800922a:	9015      	str	r0, [sp, #84]	; 0x54
 800922c:	e7c1      	b.n	80091b2 <_strtod_l+0x152>
 800922e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009230:	1c5a      	adds	r2, r3, #1
 8009232:	9215      	str	r2, [sp, #84]	; 0x54
 8009234:	785a      	ldrb	r2, [r3, #1]
 8009236:	f1bb 0f00 	cmp.w	fp, #0
 800923a:	d037      	beq.n	80092ac <_strtod_l+0x24c>
 800923c:	9005      	str	r0, [sp, #20]
 800923e:	465e      	mov	r6, fp
 8009240:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009244:	2b09      	cmp	r3, #9
 8009246:	d912      	bls.n	800926e <_strtod_l+0x20e>
 8009248:	2301      	movs	r3, #1
 800924a:	e7c4      	b.n	80091d6 <_strtod_l+0x176>
 800924c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800924e:	1c5a      	adds	r2, r3, #1
 8009250:	9215      	str	r2, [sp, #84]	; 0x54
 8009252:	785a      	ldrb	r2, [r3, #1]
 8009254:	3001      	adds	r0, #1
 8009256:	2a30      	cmp	r2, #48	; 0x30
 8009258:	d0f8      	beq.n	800924c <_strtod_l+0x1ec>
 800925a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800925e:	2b08      	cmp	r3, #8
 8009260:	f200 84c1 	bhi.w	8009be6 <_strtod_l+0xb86>
 8009264:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009266:	9005      	str	r0, [sp, #20]
 8009268:	2000      	movs	r0, #0
 800926a:	930b      	str	r3, [sp, #44]	; 0x2c
 800926c:	4606      	mov	r6, r0
 800926e:	3a30      	subs	r2, #48	; 0x30
 8009270:	f100 0301 	add.w	r3, r0, #1
 8009274:	d014      	beq.n	80092a0 <_strtod_l+0x240>
 8009276:	9905      	ldr	r1, [sp, #20]
 8009278:	4419      	add	r1, r3
 800927a:	9105      	str	r1, [sp, #20]
 800927c:	4633      	mov	r3, r6
 800927e:	eb00 0c06 	add.w	ip, r0, r6
 8009282:	210a      	movs	r1, #10
 8009284:	4563      	cmp	r3, ip
 8009286:	d113      	bne.n	80092b0 <_strtod_l+0x250>
 8009288:	1833      	adds	r3, r6, r0
 800928a:	2b08      	cmp	r3, #8
 800928c:	f106 0601 	add.w	r6, r6, #1
 8009290:	4406      	add	r6, r0
 8009292:	dc1a      	bgt.n	80092ca <_strtod_l+0x26a>
 8009294:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009296:	230a      	movs	r3, #10
 8009298:	fb03 2301 	mla	r3, r3, r1, r2
 800929c:	9309      	str	r3, [sp, #36]	; 0x24
 800929e:	2300      	movs	r3, #0
 80092a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80092a2:	1c51      	adds	r1, r2, #1
 80092a4:	9115      	str	r1, [sp, #84]	; 0x54
 80092a6:	7852      	ldrb	r2, [r2, #1]
 80092a8:	4618      	mov	r0, r3
 80092aa:	e7c9      	b.n	8009240 <_strtod_l+0x1e0>
 80092ac:	4658      	mov	r0, fp
 80092ae:	e7d2      	b.n	8009256 <_strtod_l+0x1f6>
 80092b0:	2b08      	cmp	r3, #8
 80092b2:	f103 0301 	add.w	r3, r3, #1
 80092b6:	dc03      	bgt.n	80092c0 <_strtod_l+0x260>
 80092b8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80092ba:	434f      	muls	r7, r1
 80092bc:	9709      	str	r7, [sp, #36]	; 0x24
 80092be:	e7e1      	b.n	8009284 <_strtod_l+0x224>
 80092c0:	2b10      	cmp	r3, #16
 80092c2:	bfd8      	it	le
 80092c4:	fb01 fa0a 	mulle.w	sl, r1, sl
 80092c8:	e7dc      	b.n	8009284 <_strtod_l+0x224>
 80092ca:	2e10      	cmp	r6, #16
 80092cc:	bfdc      	itt	le
 80092ce:	230a      	movle	r3, #10
 80092d0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80092d4:	e7e3      	b.n	800929e <_strtod_l+0x23e>
 80092d6:	2300      	movs	r3, #0
 80092d8:	9305      	str	r3, [sp, #20]
 80092da:	2301      	movs	r3, #1
 80092dc:	e780      	b.n	80091e0 <_strtod_l+0x180>
 80092de:	f04f 0c00 	mov.w	ip, #0
 80092e2:	1caa      	adds	r2, r5, #2
 80092e4:	9215      	str	r2, [sp, #84]	; 0x54
 80092e6:	78aa      	ldrb	r2, [r5, #2]
 80092e8:	e788      	b.n	80091fc <_strtod_l+0x19c>
 80092ea:	f04f 0c01 	mov.w	ip, #1
 80092ee:	e7f8      	b.n	80092e2 <_strtod_l+0x282>
 80092f0:	0800e12c 	.word	0x0800e12c
 80092f4:	0800e128 	.word	0x0800e128
 80092f8:	7ff00000 	.word	0x7ff00000
 80092fc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80092fe:	1c51      	adds	r1, r2, #1
 8009300:	9115      	str	r1, [sp, #84]	; 0x54
 8009302:	7852      	ldrb	r2, [r2, #1]
 8009304:	2a30      	cmp	r2, #48	; 0x30
 8009306:	d0f9      	beq.n	80092fc <_strtod_l+0x29c>
 8009308:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800930c:	2908      	cmp	r1, #8
 800930e:	f63f af7a 	bhi.w	8009206 <_strtod_l+0x1a6>
 8009312:	3a30      	subs	r2, #48	; 0x30
 8009314:	9208      	str	r2, [sp, #32]
 8009316:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009318:	920c      	str	r2, [sp, #48]	; 0x30
 800931a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800931c:	1c57      	adds	r7, r2, #1
 800931e:	9715      	str	r7, [sp, #84]	; 0x54
 8009320:	7852      	ldrb	r2, [r2, #1]
 8009322:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009326:	f1be 0f09 	cmp.w	lr, #9
 800932a:	d938      	bls.n	800939e <_strtod_l+0x33e>
 800932c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800932e:	1a7f      	subs	r7, r7, r1
 8009330:	2f08      	cmp	r7, #8
 8009332:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8009336:	dc03      	bgt.n	8009340 <_strtod_l+0x2e0>
 8009338:	9908      	ldr	r1, [sp, #32]
 800933a:	428f      	cmp	r7, r1
 800933c:	bfa8      	it	ge
 800933e:	460f      	movge	r7, r1
 8009340:	f1bc 0f00 	cmp.w	ip, #0
 8009344:	d000      	beq.n	8009348 <_strtod_l+0x2e8>
 8009346:	427f      	negs	r7, r7
 8009348:	2e00      	cmp	r6, #0
 800934a:	d14f      	bne.n	80093ec <_strtod_l+0x38c>
 800934c:	9904      	ldr	r1, [sp, #16]
 800934e:	4301      	orrs	r1, r0
 8009350:	f47f aec1 	bne.w	80090d6 <_strtod_l+0x76>
 8009354:	2b00      	cmp	r3, #0
 8009356:	f47f aedb 	bne.w	8009110 <_strtod_l+0xb0>
 800935a:	2a69      	cmp	r2, #105	; 0x69
 800935c:	d029      	beq.n	80093b2 <_strtod_l+0x352>
 800935e:	dc26      	bgt.n	80093ae <_strtod_l+0x34e>
 8009360:	2a49      	cmp	r2, #73	; 0x49
 8009362:	d026      	beq.n	80093b2 <_strtod_l+0x352>
 8009364:	2a4e      	cmp	r2, #78	; 0x4e
 8009366:	f47f aed3 	bne.w	8009110 <_strtod_l+0xb0>
 800936a:	499b      	ldr	r1, [pc, #620]	; (80095d8 <_strtod_l+0x578>)
 800936c:	a815      	add	r0, sp, #84	; 0x54
 800936e:	f002 fec5 	bl	800c0fc <__match>
 8009372:	2800      	cmp	r0, #0
 8009374:	f43f aecc 	beq.w	8009110 <_strtod_l+0xb0>
 8009378:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	2b28      	cmp	r3, #40	; 0x28
 800937e:	d12f      	bne.n	80093e0 <_strtod_l+0x380>
 8009380:	4996      	ldr	r1, [pc, #600]	; (80095dc <_strtod_l+0x57c>)
 8009382:	aa18      	add	r2, sp, #96	; 0x60
 8009384:	a815      	add	r0, sp, #84	; 0x54
 8009386:	f002 fecd 	bl	800c124 <__hexnan>
 800938a:	2805      	cmp	r0, #5
 800938c:	d128      	bne.n	80093e0 <_strtod_l+0x380>
 800938e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009390:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009394:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009398:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800939c:	e69b      	b.n	80090d6 <_strtod_l+0x76>
 800939e:	9f08      	ldr	r7, [sp, #32]
 80093a0:	210a      	movs	r1, #10
 80093a2:	fb01 2107 	mla	r1, r1, r7, r2
 80093a6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80093aa:	9208      	str	r2, [sp, #32]
 80093ac:	e7b5      	b.n	800931a <_strtod_l+0x2ba>
 80093ae:	2a6e      	cmp	r2, #110	; 0x6e
 80093b0:	e7d9      	b.n	8009366 <_strtod_l+0x306>
 80093b2:	498b      	ldr	r1, [pc, #556]	; (80095e0 <_strtod_l+0x580>)
 80093b4:	a815      	add	r0, sp, #84	; 0x54
 80093b6:	f002 fea1 	bl	800c0fc <__match>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	f43f aea8 	beq.w	8009110 <_strtod_l+0xb0>
 80093c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093c2:	4988      	ldr	r1, [pc, #544]	; (80095e4 <_strtod_l+0x584>)
 80093c4:	3b01      	subs	r3, #1
 80093c6:	a815      	add	r0, sp, #84	; 0x54
 80093c8:	9315      	str	r3, [sp, #84]	; 0x54
 80093ca:	f002 fe97 	bl	800c0fc <__match>
 80093ce:	b910      	cbnz	r0, 80093d6 <_strtod_l+0x376>
 80093d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093d2:	3301      	adds	r3, #1
 80093d4:	9315      	str	r3, [sp, #84]	; 0x54
 80093d6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80095f4 <_strtod_l+0x594>
 80093da:	f04f 0800 	mov.w	r8, #0
 80093de:	e67a      	b.n	80090d6 <_strtod_l+0x76>
 80093e0:	4881      	ldr	r0, [pc, #516]	; (80095e8 <_strtod_l+0x588>)
 80093e2:	f001 fd0d 	bl	800ae00 <nan>
 80093e6:	ec59 8b10 	vmov	r8, r9, d0
 80093ea:	e674      	b.n	80090d6 <_strtod_l+0x76>
 80093ec:	9b05      	ldr	r3, [sp, #20]
 80093ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093f0:	1afb      	subs	r3, r7, r3
 80093f2:	f1bb 0f00 	cmp.w	fp, #0
 80093f6:	bf08      	it	eq
 80093f8:	46b3      	moveq	fp, r6
 80093fa:	2e10      	cmp	r6, #16
 80093fc:	9308      	str	r3, [sp, #32]
 80093fe:	4635      	mov	r5, r6
 8009400:	bfa8      	it	ge
 8009402:	2510      	movge	r5, #16
 8009404:	f7f7 f87e 	bl	8000504 <__aeabi_ui2d>
 8009408:	2e09      	cmp	r6, #9
 800940a:	4680      	mov	r8, r0
 800940c:	4689      	mov	r9, r1
 800940e:	dd13      	ble.n	8009438 <_strtod_l+0x3d8>
 8009410:	4b76      	ldr	r3, [pc, #472]	; (80095ec <_strtod_l+0x58c>)
 8009412:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009416:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800941a:	f7f7 f8ed 	bl	80005f8 <__aeabi_dmul>
 800941e:	4680      	mov	r8, r0
 8009420:	4650      	mov	r0, sl
 8009422:	4689      	mov	r9, r1
 8009424:	f7f7 f86e 	bl	8000504 <__aeabi_ui2d>
 8009428:	4602      	mov	r2, r0
 800942a:	460b      	mov	r3, r1
 800942c:	4640      	mov	r0, r8
 800942e:	4649      	mov	r1, r9
 8009430:	f7f6 ff2c 	bl	800028c <__adddf3>
 8009434:	4680      	mov	r8, r0
 8009436:	4689      	mov	r9, r1
 8009438:	2e0f      	cmp	r6, #15
 800943a:	dc38      	bgt.n	80094ae <_strtod_l+0x44e>
 800943c:	9b08      	ldr	r3, [sp, #32]
 800943e:	2b00      	cmp	r3, #0
 8009440:	f43f ae49 	beq.w	80090d6 <_strtod_l+0x76>
 8009444:	dd24      	ble.n	8009490 <_strtod_l+0x430>
 8009446:	2b16      	cmp	r3, #22
 8009448:	dc0b      	bgt.n	8009462 <_strtod_l+0x402>
 800944a:	4968      	ldr	r1, [pc, #416]	; (80095ec <_strtod_l+0x58c>)
 800944c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009450:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009454:	4642      	mov	r2, r8
 8009456:	464b      	mov	r3, r9
 8009458:	f7f7 f8ce 	bl	80005f8 <__aeabi_dmul>
 800945c:	4680      	mov	r8, r0
 800945e:	4689      	mov	r9, r1
 8009460:	e639      	b.n	80090d6 <_strtod_l+0x76>
 8009462:	9a08      	ldr	r2, [sp, #32]
 8009464:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009468:	4293      	cmp	r3, r2
 800946a:	db20      	blt.n	80094ae <_strtod_l+0x44e>
 800946c:	4c5f      	ldr	r4, [pc, #380]	; (80095ec <_strtod_l+0x58c>)
 800946e:	f1c6 060f 	rsb	r6, r6, #15
 8009472:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8009476:	4642      	mov	r2, r8
 8009478:	464b      	mov	r3, r9
 800947a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800947e:	f7f7 f8bb 	bl	80005f8 <__aeabi_dmul>
 8009482:	9b08      	ldr	r3, [sp, #32]
 8009484:	1b9e      	subs	r6, r3, r6
 8009486:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800948a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800948e:	e7e3      	b.n	8009458 <_strtod_l+0x3f8>
 8009490:	9b08      	ldr	r3, [sp, #32]
 8009492:	3316      	adds	r3, #22
 8009494:	db0b      	blt.n	80094ae <_strtod_l+0x44e>
 8009496:	9b05      	ldr	r3, [sp, #20]
 8009498:	1bdf      	subs	r7, r3, r7
 800949a:	4b54      	ldr	r3, [pc, #336]	; (80095ec <_strtod_l+0x58c>)
 800949c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80094a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094a4:	4640      	mov	r0, r8
 80094a6:	4649      	mov	r1, r9
 80094a8:	f7f7 f9d0 	bl	800084c <__aeabi_ddiv>
 80094ac:	e7d6      	b.n	800945c <_strtod_l+0x3fc>
 80094ae:	9b08      	ldr	r3, [sp, #32]
 80094b0:	1b75      	subs	r5, r6, r5
 80094b2:	441d      	add	r5, r3
 80094b4:	2d00      	cmp	r5, #0
 80094b6:	dd70      	ble.n	800959a <_strtod_l+0x53a>
 80094b8:	f015 030f 	ands.w	r3, r5, #15
 80094bc:	d00a      	beq.n	80094d4 <_strtod_l+0x474>
 80094be:	494b      	ldr	r1, [pc, #300]	; (80095ec <_strtod_l+0x58c>)
 80094c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80094c4:	4642      	mov	r2, r8
 80094c6:	464b      	mov	r3, r9
 80094c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094cc:	f7f7 f894 	bl	80005f8 <__aeabi_dmul>
 80094d0:	4680      	mov	r8, r0
 80094d2:	4689      	mov	r9, r1
 80094d4:	f035 050f 	bics.w	r5, r5, #15
 80094d8:	d04d      	beq.n	8009576 <_strtod_l+0x516>
 80094da:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80094de:	dd22      	ble.n	8009526 <_strtod_l+0x4c6>
 80094e0:	2500      	movs	r5, #0
 80094e2:	46ab      	mov	fp, r5
 80094e4:	9509      	str	r5, [sp, #36]	; 0x24
 80094e6:	9505      	str	r5, [sp, #20]
 80094e8:	2322      	movs	r3, #34	; 0x22
 80094ea:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80095f4 <_strtod_l+0x594>
 80094ee:	6023      	str	r3, [r4, #0]
 80094f0:	f04f 0800 	mov.w	r8, #0
 80094f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f43f aded 	beq.w	80090d6 <_strtod_l+0x76>
 80094fc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80094fe:	4620      	mov	r0, r4
 8009500:	f002 fefe 	bl	800c300 <_Bfree>
 8009504:	9905      	ldr	r1, [sp, #20]
 8009506:	4620      	mov	r0, r4
 8009508:	f002 fefa 	bl	800c300 <_Bfree>
 800950c:	4659      	mov	r1, fp
 800950e:	4620      	mov	r0, r4
 8009510:	f002 fef6 	bl	800c300 <_Bfree>
 8009514:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009516:	4620      	mov	r0, r4
 8009518:	f002 fef2 	bl	800c300 <_Bfree>
 800951c:	4629      	mov	r1, r5
 800951e:	4620      	mov	r0, r4
 8009520:	f002 feee 	bl	800c300 <_Bfree>
 8009524:	e5d7      	b.n	80090d6 <_strtod_l+0x76>
 8009526:	4b32      	ldr	r3, [pc, #200]	; (80095f0 <_strtod_l+0x590>)
 8009528:	9304      	str	r3, [sp, #16]
 800952a:	2300      	movs	r3, #0
 800952c:	112d      	asrs	r5, r5, #4
 800952e:	4640      	mov	r0, r8
 8009530:	4649      	mov	r1, r9
 8009532:	469a      	mov	sl, r3
 8009534:	2d01      	cmp	r5, #1
 8009536:	dc21      	bgt.n	800957c <_strtod_l+0x51c>
 8009538:	b10b      	cbz	r3, 800953e <_strtod_l+0x4de>
 800953a:	4680      	mov	r8, r0
 800953c:	4689      	mov	r9, r1
 800953e:	492c      	ldr	r1, [pc, #176]	; (80095f0 <_strtod_l+0x590>)
 8009540:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009544:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009548:	4642      	mov	r2, r8
 800954a:	464b      	mov	r3, r9
 800954c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009550:	f7f7 f852 	bl	80005f8 <__aeabi_dmul>
 8009554:	4b27      	ldr	r3, [pc, #156]	; (80095f4 <_strtod_l+0x594>)
 8009556:	460a      	mov	r2, r1
 8009558:	400b      	ands	r3, r1
 800955a:	4927      	ldr	r1, [pc, #156]	; (80095f8 <_strtod_l+0x598>)
 800955c:	428b      	cmp	r3, r1
 800955e:	4680      	mov	r8, r0
 8009560:	d8be      	bhi.n	80094e0 <_strtod_l+0x480>
 8009562:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009566:	428b      	cmp	r3, r1
 8009568:	bf86      	itte	hi
 800956a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80095fc <_strtod_l+0x59c>
 800956e:	f04f 38ff 	movhi.w	r8, #4294967295
 8009572:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009576:	2300      	movs	r3, #0
 8009578:	9304      	str	r3, [sp, #16]
 800957a:	e07b      	b.n	8009674 <_strtod_l+0x614>
 800957c:	07ea      	lsls	r2, r5, #31
 800957e:	d505      	bpl.n	800958c <_strtod_l+0x52c>
 8009580:	9b04      	ldr	r3, [sp, #16]
 8009582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009586:	f7f7 f837 	bl	80005f8 <__aeabi_dmul>
 800958a:	2301      	movs	r3, #1
 800958c:	9a04      	ldr	r2, [sp, #16]
 800958e:	3208      	adds	r2, #8
 8009590:	f10a 0a01 	add.w	sl, sl, #1
 8009594:	106d      	asrs	r5, r5, #1
 8009596:	9204      	str	r2, [sp, #16]
 8009598:	e7cc      	b.n	8009534 <_strtod_l+0x4d4>
 800959a:	d0ec      	beq.n	8009576 <_strtod_l+0x516>
 800959c:	426d      	negs	r5, r5
 800959e:	f015 020f 	ands.w	r2, r5, #15
 80095a2:	d00a      	beq.n	80095ba <_strtod_l+0x55a>
 80095a4:	4b11      	ldr	r3, [pc, #68]	; (80095ec <_strtod_l+0x58c>)
 80095a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095aa:	4640      	mov	r0, r8
 80095ac:	4649      	mov	r1, r9
 80095ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b2:	f7f7 f94b 	bl	800084c <__aeabi_ddiv>
 80095b6:	4680      	mov	r8, r0
 80095b8:	4689      	mov	r9, r1
 80095ba:	112d      	asrs	r5, r5, #4
 80095bc:	d0db      	beq.n	8009576 <_strtod_l+0x516>
 80095be:	2d1f      	cmp	r5, #31
 80095c0:	dd1e      	ble.n	8009600 <_strtod_l+0x5a0>
 80095c2:	2500      	movs	r5, #0
 80095c4:	46ab      	mov	fp, r5
 80095c6:	9509      	str	r5, [sp, #36]	; 0x24
 80095c8:	9505      	str	r5, [sp, #20]
 80095ca:	2322      	movs	r3, #34	; 0x22
 80095cc:	f04f 0800 	mov.w	r8, #0
 80095d0:	f04f 0900 	mov.w	r9, #0
 80095d4:	6023      	str	r3, [r4, #0]
 80095d6:	e78d      	b.n	80094f4 <_strtod_l+0x494>
 80095d8:	0800e28e 	.word	0x0800e28e
 80095dc:	0800e140 	.word	0x0800e140
 80095e0:	0800e286 	.word	0x0800e286
 80095e4:	0800e2c3 	.word	0x0800e2c3
 80095e8:	0800e56b 	.word	0x0800e56b
 80095ec:	0800e430 	.word	0x0800e430
 80095f0:	0800e408 	.word	0x0800e408
 80095f4:	7ff00000 	.word	0x7ff00000
 80095f8:	7ca00000 	.word	0x7ca00000
 80095fc:	7fefffff 	.word	0x7fefffff
 8009600:	f015 0310 	ands.w	r3, r5, #16
 8009604:	bf18      	it	ne
 8009606:	236a      	movne	r3, #106	; 0x6a
 8009608:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80099ac <_strtod_l+0x94c>
 800960c:	9304      	str	r3, [sp, #16]
 800960e:	4640      	mov	r0, r8
 8009610:	4649      	mov	r1, r9
 8009612:	2300      	movs	r3, #0
 8009614:	07ea      	lsls	r2, r5, #31
 8009616:	d504      	bpl.n	8009622 <_strtod_l+0x5c2>
 8009618:	e9da 2300 	ldrd	r2, r3, [sl]
 800961c:	f7f6 ffec 	bl	80005f8 <__aeabi_dmul>
 8009620:	2301      	movs	r3, #1
 8009622:	106d      	asrs	r5, r5, #1
 8009624:	f10a 0a08 	add.w	sl, sl, #8
 8009628:	d1f4      	bne.n	8009614 <_strtod_l+0x5b4>
 800962a:	b10b      	cbz	r3, 8009630 <_strtod_l+0x5d0>
 800962c:	4680      	mov	r8, r0
 800962e:	4689      	mov	r9, r1
 8009630:	9b04      	ldr	r3, [sp, #16]
 8009632:	b1bb      	cbz	r3, 8009664 <_strtod_l+0x604>
 8009634:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009638:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800963c:	2b00      	cmp	r3, #0
 800963e:	4649      	mov	r1, r9
 8009640:	dd10      	ble.n	8009664 <_strtod_l+0x604>
 8009642:	2b1f      	cmp	r3, #31
 8009644:	f340 811e 	ble.w	8009884 <_strtod_l+0x824>
 8009648:	2b34      	cmp	r3, #52	; 0x34
 800964a:	bfde      	ittt	le
 800964c:	f04f 33ff 	movle.w	r3, #4294967295
 8009650:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009654:	4093      	lslle	r3, r2
 8009656:	f04f 0800 	mov.w	r8, #0
 800965a:	bfcc      	ite	gt
 800965c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009660:	ea03 0901 	andle.w	r9, r3, r1
 8009664:	2200      	movs	r2, #0
 8009666:	2300      	movs	r3, #0
 8009668:	4640      	mov	r0, r8
 800966a:	4649      	mov	r1, r9
 800966c:	f7f7 fa2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009670:	2800      	cmp	r0, #0
 8009672:	d1a6      	bne.n	80095c2 <_strtod_l+0x562>
 8009674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800967a:	4633      	mov	r3, r6
 800967c:	465a      	mov	r2, fp
 800967e:	4620      	mov	r0, r4
 8009680:	f002 fea6 	bl	800c3d0 <__s2b>
 8009684:	9009      	str	r0, [sp, #36]	; 0x24
 8009686:	2800      	cmp	r0, #0
 8009688:	f43f af2a 	beq.w	80094e0 <_strtod_l+0x480>
 800968c:	9a08      	ldr	r2, [sp, #32]
 800968e:	9b05      	ldr	r3, [sp, #20]
 8009690:	2a00      	cmp	r2, #0
 8009692:	eba3 0307 	sub.w	r3, r3, r7
 8009696:	bfa8      	it	ge
 8009698:	2300      	movge	r3, #0
 800969a:	930c      	str	r3, [sp, #48]	; 0x30
 800969c:	2500      	movs	r5, #0
 800969e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80096a2:	9312      	str	r3, [sp, #72]	; 0x48
 80096a4:	46ab      	mov	fp, r5
 80096a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096a8:	4620      	mov	r0, r4
 80096aa:	6859      	ldr	r1, [r3, #4]
 80096ac:	f002 fde8 	bl	800c280 <_Balloc>
 80096b0:	9005      	str	r0, [sp, #20]
 80096b2:	2800      	cmp	r0, #0
 80096b4:	f43f af18 	beq.w	80094e8 <_strtod_l+0x488>
 80096b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ba:	691a      	ldr	r2, [r3, #16]
 80096bc:	3202      	adds	r2, #2
 80096be:	f103 010c 	add.w	r1, r3, #12
 80096c2:	0092      	lsls	r2, r2, #2
 80096c4:	300c      	adds	r0, #12
 80096c6:	f001 fb8c 	bl	800ade2 <memcpy>
 80096ca:	ec49 8b10 	vmov	d0, r8, r9
 80096ce:	aa18      	add	r2, sp, #96	; 0x60
 80096d0:	a917      	add	r1, sp, #92	; 0x5c
 80096d2:	4620      	mov	r0, r4
 80096d4:	f003 f9b0 	bl	800ca38 <__d2b>
 80096d8:	ec49 8b18 	vmov	d8, r8, r9
 80096dc:	9016      	str	r0, [sp, #88]	; 0x58
 80096de:	2800      	cmp	r0, #0
 80096e0:	f43f af02 	beq.w	80094e8 <_strtod_l+0x488>
 80096e4:	2101      	movs	r1, #1
 80096e6:	4620      	mov	r0, r4
 80096e8:	f002 ff0a 	bl	800c500 <__i2b>
 80096ec:	4683      	mov	fp, r0
 80096ee:	2800      	cmp	r0, #0
 80096f0:	f43f aefa 	beq.w	80094e8 <_strtod_l+0x488>
 80096f4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80096f6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80096f8:	2e00      	cmp	r6, #0
 80096fa:	bfab      	itete	ge
 80096fc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80096fe:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8009700:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009702:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8009706:	bfac      	ite	ge
 8009708:	eb06 0a03 	addge.w	sl, r6, r3
 800970c:	1b9f      	sublt	r7, r3, r6
 800970e:	9b04      	ldr	r3, [sp, #16]
 8009710:	1af6      	subs	r6, r6, r3
 8009712:	4416      	add	r6, r2
 8009714:	4ba0      	ldr	r3, [pc, #640]	; (8009998 <_strtod_l+0x938>)
 8009716:	3e01      	subs	r6, #1
 8009718:	429e      	cmp	r6, r3
 800971a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800971e:	f280 80c4 	bge.w	80098aa <_strtod_l+0x84a>
 8009722:	1b9b      	subs	r3, r3, r6
 8009724:	2b1f      	cmp	r3, #31
 8009726:	eba2 0203 	sub.w	r2, r2, r3
 800972a:	f04f 0101 	mov.w	r1, #1
 800972e:	f300 80b0 	bgt.w	8009892 <_strtod_l+0x832>
 8009732:	fa01 f303 	lsl.w	r3, r1, r3
 8009736:	930e      	str	r3, [sp, #56]	; 0x38
 8009738:	2300      	movs	r3, #0
 800973a:	930d      	str	r3, [sp, #52]	; 0x34
 800973c:	eb0a 0602 	add.w	r6, sl, r2
 8009740:	9b04      	ldr	r3, [sp, #16]
 8009742:	45b2      	cmp	sl, r6
 8009744:	4417      	add	r7, r2
 8009746:	441f      	add	r7, r3
 8009748:	4653      	mov	r3, sl
 800974a:	bfa8      	it	ge
 800974c:	4633      	movge	r3, r6
 800974e:	42bb      	cmp	r3, r7
 8009750:	bfa8      	it	ge
 8009752:	463b      	movge	r3, r7
 8009754:	2b00      	cmp	r3, #0
 8009756:	bfc2      	ittt	gt
 8009758:	1af6      	subgt	r6, r6, r3
 800975a:	1aff      	subgt	r7, r7, r3
 800975c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009760:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009762:	2b00      	cmp	r3, #0
 8009764:	dd17      	ble.n	8009796 <_strtod_l+0x736>
 8009766:	4659      	mov	r1, fp
 8009768:	461a      	mov	r2, r3
 800976a:	4620      	mov	r0, r4
 800976c:	f002 ff88 	bl	800c680 <__pow5mult>
 8009770:	4683      	mov	fp, r0
 8009772:	2800      	cmp	r0, #0
 8009774:	f43f aeb8 	beq.w	80094e8 <_strtod_l+0x488>
 8009778:	4601      	mov	r1, r0
 800977a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800977c:	4620      	mov	r0, r4
 800977e:	f002 fed5 	bl	800c52c <__multiply>
 8009782:	900b      	str	r0, [sp, #44]	; 0x2c
 8009784:	2800      	cmp	r0, #0
 8009786:	f43f aeaf 	beq.w	80094e8 <_strtod_l+0x488>
 800978a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800978c:	4620      	mov	r0, r4
 800978e:	f002 fdb7 	bl	800c300 <_Bfree>
 8009792:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009794:	9316      	str	r3, [sp, #88]	; 0x58
 8009796:	2e00      	cmp	r6, #0
 8009798:	f300 808c 	bgt.w	80098b4 <_strtod_l+0x854>
 800979c:	9b08      	ldr	r3, [sp, #32]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	dd08      	ble.n	80097b4 <_strtod_l+0x754>
 80097a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80097a4:	9905      	ldr	r1, [sp, #20]
 80097a6:	4620      	mov	r0, r4
 80097a8:	f002 ff6a 	bl	800c680 <__pow5mult>
 80097ac:	9005      	str	r0, [sp, #20]
 80097ae:	2800      	cmp	r0, #0
 80097b0:	f43f ae9a 	beq.w	80094e8 <_strtod_l+0x488>
 80097b4:	2f00      	cmp	r7, #0
 80097b6:	dd08      	ble.n	80097ca <_strtod_l+0x76a>
 80097b8:	9905      	ldr	r1, [sp, #20]
 80097ba:	463a      	mov	r2, r7
 80097bc:	4620      	mov	r0, r4
 80097be:	f002 ffb9 	bl	800c734 <__lshift>
 80097c2:	9005      	str	r0, [sp, #20]
 80097c4:	2800      	cmp	r0, #0
 80097c6:	f43f ae8f 	beq.w	80094e8 <_strtod_l+0x488>
 80097ca:	f1ba 0f00 	cmp.w	sl, #0
 80097ce:	dd08      	ble.n	80097e2 <_strtod_l+0x782>
 80097d0:	4659      	mov	r1, fp
 80097d2:	4652      	mov	r2, sl
 80097d4:	4620      	mov	r0, r4
 80097d6:	f002 ffad 	bl	800c734 <__lshift>
 80097da:	4683      	mov	fp, r0
 80097dc:	2800      	cmp	r0, #0
 80097de:	f43f ae83 	beq.w	80094e8 <_strtod_l+0x488>
 80097e2:	9a05      	ldr	r2, [sp, #20]
 80097e4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80097e6:	4620      	mov	r0, r4
 80097e8:	f003 f82c 	bl	800c844 <__mdiff>
 80097ec:	4605      	mov	r5, r0
 80097ee:	2800      	cmp	r0, #0
 80097f0:	f43f ae7a 	beq.w	80094e8 <_strtod_l+0x488>
 80097f4:	68c3      	ldr	r3, [r0, #12]
 80097f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80097f8:	2300      	movs	r3, #0
 80097fa:	60c3      	str	r3, [r0, #12]
 80097fc:	4659      	mov	r1, fp
 80097fe:	f003 f805 	bl	800c80c <__mcmp>
 8009802:	2800      	cmp	r0, #0
 8009804:	da60      	bge.n	80098c8 <_strtod_l+0x868>
 8009806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009808:	ea53 0308 	orrs.w	r3, r3, r8
 800980c:	f040 8084 	bne.w	8009918 <_strtod_l+0x8b8>
 8009810:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009814:	2b00      	cmp	r3, #0
 8009816:	d17f      	bne.n	8009918 <_strtod_l+0x8b8>
 8009818:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800981c:	0d1b      	lsrs	r3, r3, #20
 800981e:	051b      	lsls	r3, r3, #20
 8009820:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009824:	d978      	bls.n	8009918 <_strtod_l+0x8b8>
 8009826:	696b      	ldr	r3, [r5, #20]
 8009828:	b913      	cbnz	r3, 8009830 <_strtod_l+0x7d0>
 800982a:	692b      	ldr	r3, [r5, #16]
 800982c:	2b01      	cmp	r3, #1
 800982e:	dd73      	ble.n	8009918 <_strtod_l+0x8b8>
 8009830:	4629      	mov	r1, r5
 8009832:	2201      	movs	r2, #1
 8009834:	4620      	mov	r0, r4
 8009836:	f002 ff7d 	bl	800c734 <__lshift>
 800983a:	4659      	mov	r1, fp
 800983c:	4605      	mov	r5, r0
 800983e:	f002 ffe5 	bl	800c80c <__mcmp>
 8009842:	2800      	cmp	r0, #0
 8009844:	dd68      	ble.n	8009918 <_strtod_l+0x8b8>
 8009846:	9904      	ldr	r1, [sp, #16]
 8009848:	4a54      	ldr	r2, [pc, #336]	; (800999c <_strtod_l+0x93c>)
 800984a:	464b      	mov	r3, r9
 800984c:	2900      	cmp	r1, #0
 800984e:	f000 8084 	beq.w	800995a <_strtod_l+0x8fa>
 8009852:	ea02 0109 	and.w	r1, r2, r9
 8009856:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800985a:	dc7e      	bgt.n	800995a <_strtod_l+0x8fa>
 800985c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009860:	f77f aeb3 	ble.w	80095ca <_strtod_l+0x56a>
 8009864:	4b4e      	ldr	r3, [pc, #312]	; (80099a0 <_strtod_l+0x940>)
 8009866:	4640      	mov	r0, r8
 8009868:	4649      	mov	r1, r9
 800986a:	2200      	movs	r2, #0
 800986c:	f7f6 fec4 	bl	80005f8 <__aeabi_dmul>
 8009870:	4b4a      	ldr	r3, [pc, #296]	; (800999c <_strtod_l+0x93c>)
 8009872:	400b      	ands	r3, r1
 8009874:	4680      	mov	r8, r0
 8009876:	4689      	mov	r9, r1
 8009878:	2b00      	cmp	r3, #0
 800987a:	f47f ae3f 	bne.w	80094fc <_strtod_l+0x49c>
 800987e:	2322      	movs	r3, #34	; 0x22
 8009880:	6023      	str	r3, [r4, #0]
 8009882:	e63b      	b.n	80094fc <_strtod_l+0x49c>
 8009884:	f04f 32ff 	mov.w	r2, #4294967295
 8009888:	fa02 f303 	lsl.w	r3, r2, r3
 800988c:	ea03 0808 	and.w	r8, r3, r8
 8009890:	e6e8      	b.n	8009664 <_strtod_l+0x604>
 8009892:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009896:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800989a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800989e:	36e2      	adds	r6, #226	; 0xe2
 80098a0:	fa01 f306 	lsl.w	r3, r1, r6
 80098a4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80098a8:	e748      	b.n	800973c <_strtod_l+0x6dc>
 80098aa:	2100      	movs	r1, #0
 80098ac:	2301      	movs	r3, #1
 80098ae:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80098b2:	e743      	b.n	800973c <_strtod_l+0x6dc>
 80098b4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80098b6:	4632      	mov	r2, r6
 80098b8:	4620      	mov	r0, r4
 80098ba:	f002 ff3b 	bl	800c734 <__lshift>
 80098be:	9016      	str	r0, [sp, #88]	; 0x58
 80098c0:	2800      	cmp	r0, #0
 80098c2:	f47f af6b 	bne.w	800979c <_strtod_l+0x73c>
 80098c6:	e60f      	b.n	80094e8 <_strtod_l+0x488>
 80098c8:	46ca      	mov	sl, r9
 80098ca:	d171      	bne.n	80099b0 <_strtod_l+0x950>
 80098cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80098ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80098d2:	b352      	cbz	r2, 800992a <_strtod_l+0x8ca>
 80098d4:	4a33      	ldr	r2, [pc, #204]	; (80099a4 <_strtod_l+0x944>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d12a      	bne.n	8009930 <_strtod_l+0x8d0>
 80098da:	9b04      	ldr	r3, [sp, #16]
 80098dc:	4641      	mov	r1, r8
 80098de:	b1fb      	cbz	r3, 8009920 <_strtod_l+0x8c0>
 80098e0:	4b2e      	ldr	r3, [pc, #184]	; (800999c <_strtod_l+0x93c>)
 80098e2:	ea09 0303 	and.w	r3, r9, r3
 80098e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80098ea:	f04f 32ff 	mov.w	r2, #4294967295
 80098ee:	d81a      	bhi.n	8009926 <_strtod_l+0x8c6>
 80098f0:	0d1b      	lsrs	r3, r3, #20
 80098f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80098f6:	fa02 f303 	lsl.w	r3, r2, r3
 80098fa:	4299      	cmp	r1, r3
 80098fc:	d118      	bne.n	8009930 <_strtod_l+0x8d0>
 80098fe:	4b2a      	ldr	r3, [pc, #168]	; (80099a8 <_strtod_l+0x948>)
 8009900:	459a      	cmp	sl, r3
 8009902:	d102      	bne.n	800990a <_strtod_l+0x8aa>
 8009904:	3101      	adds	r1, #1
 8009906:	f43f adef 	beq.w	80094e8 <_strtod_l+0x488>
 800990a:	4b24      	ldr	r3, [pc, #144]	; (800999c <_strtod_l+0x93c>)
 800990c:	ea0a 0303 	and.w	r3, sl, r3
 8009910:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009914:	f04f 0800 	mov.w	r8, #0
 8009918:	9b04      	ldr	r3, [sp, #16]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1a2      	bne.n	8009864 <_strtod_l+0x804>
 800991e:	e5ed      	b.n	80094fc <_strtod_l+0x49c>
 8009920:	f04f 33ff 	mov.w	r3, #4294967295
 8009924:	e7e9      	b.n	80098fa <_strtod_l+0x89a>
 8009926:	4613      	mov	r3, r2
 8009928:	e7e7      	b.n	80098fa <_strtod_l+0x89a>
 800992a:	ea53 0308 	orrs.w	r3, r3, r8
 800992e:	d08a      	beq.n	8009846 <_strtod_l+0x7e6>
 8009930:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009932:	b1e3      	cbz	r3, 800996e <_strtod_l+0x90e>
 8009934:	ea13 0f0a 	tst.w	r3, sl
 8009938:	d0ee      	beq.n	8009918 <_strtod_l+0x8b8>
 800993a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800993c:	9a04      	ldr	r2, [sp, #16]
 800993e:	4640      	mov	r0, r8
 8009940:	4649      	mov	r1, r9
 8009942:	b1c3      	cbz	r3, 8009976 <_strtod_l+0x916>
 8009944:	f7ff fb6d 	bl	8009022 <sulp>
 8009948:	4602      	mov	r2, r0
 800994a:	460b      	mov	r3, r1
 800994c:	ec51 0b18 	vmov	r0, r1, d8
 8009950:	f7f6 fc9c 	bl	800028c <__adddf3>
 8009954:	4680      	mov	r8, r0
 8009956:	4689      	mov	r9, r1
 8009958:	e7de      	b.n	8009918 <_strtod_l+0x8b8>
 800995a:	4013      	ands	r3, r2
 800995c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009960:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009964:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009968:	f04f 38ff 	mov.w	r8, #4294967295
 800996c:	e7d4      	b.n	8009918 <_strtod_l+0x8b8>
 800996e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009970:	ea13 0f08 	tst.w	r3, r8
 8009974:	e7e0      	b.n	8009938 <_strtod_l+0x8d8>
 8009976:	f7ff fb54 	bl	8009022 <sulp>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	ec51 0b18 	vmov	r0, r1, d8
 8009982:	f7f6 fc81 	bl	8000288 <__aeabi_dsub>
 8009986:	2200      	movs	r2, #0
 8009988:	2300      	movs	r3, #0
 800998a:	4680      	mov	r8, r0
 800998c:	4689      	mov	r9, r1
 800998e:	f7f7 f89b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009992:	2800      	cmp	r0, #0
 8009994:	d0c0      	beq.n	8009918 <_strtod_l+0x8b8>
 8009996:	e618      	b.n	80095ca <_strtod_l+0x56a>
 8009998:	fffffc02 	.word	0xfffffc02
 800999c:	7ff00000 	.word	0x7ff00000
 80099a0:	39500000 	.word	0x39500000
 80099a4:	000fffff 	.word	0x000fffff
 80099a8:	7fefffff 	.word	0x7fefffff
 80099ac:	0800e158 	.word	0x0800e158
 80099b0:	4659      	mov	r1, fp
 80099b2:	4628      	mov	r0, r5
 80099b4:	f003 f89a 	bl	800caec <__ratio>
 80099b8:	ec57 6b10 	vmov	r6, r7, d0
 80099bc:	ee10 0a10 	vmov	r0, s0
 80099c0:	2200      	movs	r2, #0
 80099c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80099c6:	4639      	mov	r1, r7
 80099c8:	f7f7 f892 	bl	8000af0 <__aeabi_dcmple>
 80099cc:	2800      	cmp	r0, #0
 80099ce:	d071      	beq.n	8009ab4 <_strtod_l+0xa54>
 80099d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d17c      	bne.n	8009ad0 <_strtod_l+0xa70>
 80099d6:	f1b8 0f00 	cmp.w	r8, #0
 80099da:	d15a      	bne.n	8009a92 <_strtod_l+0xa32>
 80099dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d15d      	bne.n	8009aa0 <_strtod_l+0xa40>
 80099e4:	4b90      	ldr	r3, [pc, #576]	; (8009c28 <_strtod_l+0xbc8>)
 80099e6:	2200      	movs	r2, #0
 80099e8:	4630      	mov	r0, r6
 80099ea:	4639      	mov	r1, r7
 80099ec:	f7f7 f876 	bl	8000adc <__aeabi_dcmplt>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d15c      	bne.n	8009aae <_strtod_l+0xa4e>
 80099f4:	4630      	mov	r0, r6
 80099f6:	4639      	mov	r1, r7
 80099f8:	4b8c      	ldr	r3, [pc, #560]	; (8009c2c <_strtod_l+0xbcc>)
 80099fa:	2200      	movs	r2, #0
 80099fc:	f7f6 fdfc 	bl	80005f8 <__aeabi_dmul>
 8009a00:	4606      	mov	r6, r0
 8009a02:	460f      	mov	r7, r1
 8009a04:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009a08:	9606      	str	r6, [sp, #24]
 8009a0a:	9307      	str	r3, [sp, #28]
 8009a0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a10:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009a14:	4b86      	ldr	r3, [pc, #536]	; (8009c30 <_strtod_l+0xbd0>)
 8009a16:	ea0a 0303 	and.w	r3, sl, r3
 8009a1a:	930d      	str	r3, [sp, #52]	; 0x34
 8009a1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a1e:	4b85      	ldr	r3, [pc, #532]	; (8009c34 <_strtod_l+0xbd4>)
 8009a20:	429a      	cmp	r2, r3
 8009a22:	f040 8090 	bne.w	8009b46 <_strtod_l+0xae6>
 8009a26:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009a2a:	ec49 8b10 	vmov	d0, r8, r9
 8009a2e:	f002 ff93 	bl	800c958 <__ulp>
 8009a32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a36:	ec51 0b10 	vmov	r0, r1, d0
 8009a3a:	f7f6 fddd 	bl	80005f8 <__aeabi_dmul>
 8009a3e:	4642      	mov	r2, r8
 8009a40:	464b      	mov	r3, r9
 8009a42:	f7f6 fc23 	bl	800028c <__adddf3>
 8009a46:	460b      	mov	r3, r1
 8009a48:	4979      	ldr	r1, [pc, #484]	; (8009c30 <_strtod_l+0xbd0>)
 8009a4a:	4a7b      	ldr	r2, [pc, #492]	; (8009c38 <_strtod_l+0xbd8>)
 8009a4c:	4019      	ands	r1, r3
 8009a4e:	4291      	cmp	r1, r2
 8009a50:	4680      	mov	r8, r0
 8009a52:	d944      	bls.n	8009ade <_strtod_l+0xa7e>
 8009a54:	ee18 2a90 	vmov	r2, s17
 8009a58:	4b78      	ldr	r3, [pc, #480]	; (8009c3c <_strtod_l+0xbdc>)
 8009a5a:	429a      	cmp	r2, r3
 8009a5c:	d104      	bne.n	8009a68 <_strtod_l+0xa08>
 8009a5e:	ee18 3a10 	vmov	r3, s16
 8009a62:	3301      	adds	r3, #1
 8009a64:	f43f ad40 	beq.w	80094e8 <_strtod_l+0x488>
 8009a68:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8009c3c <_strtod_l+0xbdc>
 8009a6c:	f04f 38ff 	mov.w	r8, #4294967295
 8009a70:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009a72:	4620      	mov	r0, r4
 8009a74:	f002 fc44 	bl	800c300 <_Bfree>
 8009a78:	9905      	ldr	r1, [sp, #20]
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f002 fc40 	bl	800c300 <_Bfree>
 8009a80:	4659      	mov	r1, fp
 8009a82:	4620      	mov	r0, r4
 8009a84:	f002 fc3c 	bl	800c300 <_Bfree>
 8009a88:	4629      	mov	r1, r5
 8009a8a:	4620      	mov	r0, r4
 8009a8c:	f002 fc38 	bl	800c300 <_Bfree>
 8009a90:	e609      	b.n	80096a6 <_strtod_l+0x646>
 8009a92:	f1b8 0f01 	cmp.w	r8, #1
 8009a96:	d103      	bne.n	8009aa0 <_strtod_l+0xa40>
 8009a98:	f1b9 0f00 	cmp.w	r9, #0
 8009a9c:	f43f ad95 	beq.w	80095ca <_strtod_l+0x56a>
 8009aa0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009bf8 <_strtod_l+0xb98>
 8009aa4:	4f60      	ldr	r7, [pc, #384]	; (8009c28 <_strtod_l+0xbc8>)
 8009aa6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009aaa:	2600      	movs	r6, #0
 8009aac:	e7ae      	b.n	8009a0c <_strtod_l+0x9ac>
 8009aae:	4f5f      	ldr	r7, [pc, #380]	; (8009c2c <_strtod_l+0xbcc>)
 8009ab0:	2600      	movs	r6, #0
 8009ab2:	e7a7      	b.n	8009a04 <_strtod_l+0x9a4>
 8009ab4:	4b5d      	ldr	r3, [pc, #372]	; (8009c2c <_strtod_l+0xbcc>)
 8009ab6:	4630      	mov	r0, r6
 8009ab8:	4639      	mov	r1, r7
 8009aba:	2200      	movs	r2, #0
 8009abc:	f7f6 fd9c 	bl	80005f8 <__aeabi_dmul>
 8009ac0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ac2:	4606      	mov	r6, r0
 8009ac4:	460f      	mov	r7, r1
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d09c      	beq.n	8009a04 <_strtod_l+0x9a4>
 8009aca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009ace:	e79d      	b.n	8009a0c <_strtod_l+0x9ac>
 8009ad0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009c00 <_strtod_l+0xba0>
 8009ad4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ad8:	ec57 6b17 	vmov	r6, r7, d7
 8009adc:	e796      	b.n	8009a0c <_strtod_l+0x9ac>
 8009ade:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009ae2:	9b04      	ldr	r3, [sp, #16]
 8009ae4:	46ca      	mov	sl, r9
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d1c2      	bne.n	8009a70 <_strtod_l+0xa10>
 8009aea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009aee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009af0:	0d1b      	lsrs	r3, r3, #20
 8009af2:	051b      	lsls	r3, r3, #20
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d1bb      	bne.n	8009a70 <_strtod_l+0xa10>
 8009af8:	4630      	mov	r0, r6
 8009afa:	4639      	mov	r1, r7
 8009afc:	f7f7 f8dc 	bl	8000cb8 <__aeabi_d2lz>
 8009b00:	f7f6 fd4c 	bl	800059c <__aeabi_l2d>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7f6 fbbc 	bl	8000288 <__aeabi_dsub>
 8009b10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009b12:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b16:	ea43 0308 	orr.w	r3, r3, r8
 8009b1a:	4313      	orrs	r3, r2
 8009b1c:	4606      	mov	r6, r0
 8009b1e:	460f      	mov	r7, r1
 8009b20:	d054      	beq.n	8009bcc <_strtod_l+0xb6c>
 8009b22:	a339      	add	r3, pc, #228	; (adr r3, 8009c08 <_strtod_l+0xba8>)
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	f7f6 ffd8 	bl	8000adc <__aeabi_dcmplt>
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	f47f ace5 	bne.w	80094fc <_strtod_l+0x49c>
 8009b32:	a337      	add	r3, pc, #220	; (adr r3, 8009c10 <_strtod_l+0xbb0>)
 8009b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b38:	4630      	mov	r0, r6
 8009b3a:	4639      	mov	r1, r7
 8009b3c:	f7f6 ffec 	bl	8000b18 <__aeabi_dcmpgt>
 8009b40:	2800      	cmp	r0, #0
 8009b42:	d095      	beq.n	8009a70 <_strtod_l+0xa10>
 8009b44:	e4da      	b.n	80094fc <_strtod_l+0x49c>
 8009b46:	9b04      	ldr	r3, [sp, #16]
 8009b48:	b333      	cbz	r3, 8009b98 <_strtod_l+0xb38>
 8009b4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b4c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009b50:	d822      	bhi.n	8009b98 <_strtod_l+0xb38>
 8009b52:	a331      	add	r3, pc, #196	; (adr r3, 8009c18 <_strtod_l+0xbb8>)
 8009b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b58:	4630      	mov	r0, r6
 8009b5a:	4639      	mov	r1, r7
 8009b5c:	f7f6 ffc8 	bl	8000af0 <__aeabi_dcmple>
 8009b60:	b1a0      	cbz	r0, 8009b8c <_strtod_l+0xb2c>
 8009b62:	4639      	mov	r1, r7
 8009b64:	4630      	mov	r0, r6
 8009b66:	f7f7 f81f 	bl	8000ba8 <__aeabi_d2uiz>
 8009b6a:	2801      	cmp	r0, #1
 8009b6c:	bf38      	it	cc
 8009b6e:	2001      	movcc	r0, #1
 8009b70:	f7f6 fcc8 	bl	8000504 <__aeabi_ui2d>
 8009b74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b76:	4606      	mov	r6, r0
 8009b78:	460f      	mov	r7, r1
 8009b7a:	bb23      	cbnz	r3, 8009bc6 <_strtod_l+0xb66>
 8009b7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b80:	9010      	str	r0, [sp, #64]	; 0x40
 8009b82:	9311      	str	r3, [sp, #68]	; 0x44
 8009b84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009b88:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009b8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009b90:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009b94:	1a9b      	subs	r3, r3, r2
 8009b96:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b98:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009b9c:	eeb0 0a48 	vmov.f32	s0, s16
 8009ba0:	eef0 0a68 	vmov.f32	s1, s17
 8009ba4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009ba8:	f002 fed6 	bl	800c958 <__ulp>
 8009bac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009bb0:	ec53 2b10 	vmov	r2, r3, d0
 8009bb4:	f7f6 fd20 	bl	80005f8 <__aeabi_dmul>
 8009bb8:	ec53 2b18 	vmov	r2, r3, d8
 8009bbc:	f7f6 fb66 	bl	800028c <__adddf3>
 8009bc0:	4680      	mov	r8, r0
 8009bc2:	4689      	mov	r9, r1
 8009bc4:	e78d      	b.n	8009ae2 <_strtod_l+0xa82>
 8009bc6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009bca:	e7db      	b.n	8009b84 <_strtod_l+0xb24>
 8009bcc:	a314      	add	r3, pc, #80	; (adr r3, 8009c20 <_strtod_l+0xbc0>)
 8009bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd2:	f7f6 ff83 	bl	8000adc <__aeabi_dcmplt>
 8009bd6:	e7b3      	b.n	8009b40 <_strtod_l+0xae0>
 8009bd8:	2300      	movs	r3, #0
 8009bda:	930a      	str	r3, [sp, #40]	; 0x28
 8009bdc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009bde:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009be0:	6013      	str	r3, [r2, #0]
 8009be2:	f7ff ba7c 	b.w	80090de <_strtod_l+0x7e>
 8009be6:	2a65      	cmp	r2, #101	; 0x65
 8009be8:	f43f ab75 	beq.w	80092d6 <_strtod_l+0x276>
 8009bec:	2a45      	cmp	r2, #69	; 0x45
 8009bee:	f43f ab72 	beq.w	80092d6 <_strtod_l+0x276>
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	f7ff bbaa 	b.w	800934c <_strtod_l+0x2ec>
 8009bf8:	00000000 	.word	0x00000000
 8009bfc:	bff00000 	.word	0xbff00000
 8009c00:	00000000 	.word	0x00000000
 8009c04:	3ff00000 	.word	0x3ff00000
 8009c08:	94a03595 	.word	0x94a03595
 8009c0c:	3fdfffff 	.word	0x3fdfffff
 8009c10:	35afe535 	.word	0x35afe535
 8009c14:	3fe00000 	.word	0x3fe00000
 8009c18:	ffc00000 	.word	0xffc00000
 8009c1c:	41dfffff 	.word	0x41dfffff
 8009c20:	94a03595 	.word	0x94a03595
 8009c24:	3fcfffff 	.word	0x3fcfffff
 8009c28:	3ff00000 	.word	0x3ff00000
 8009c2c:	3fe00000 	.word	0x3fe00000
 8009c30:	7ff00000 	.word	0x7ff00000
 8009c34:	7fe00000 	.word	0x7fe00000
 8009c38:	7c9fffff 	.word	0x7c9fffff
 8009c3c:	7fefffff 	.word	0x7fefffff

08009c40 <_strtod_r>:
 8009c40:	4b01      	ldr	r3, [pc, #4]	; (8009c48 <_strtod_r+0x8>)
 8009c42:	f7ff ba0d 	b.w	8009060 <_strtod_l>
 8009c46:	bf00      	nop
 8009c48:	20000020 	.word	0x20000020

08009c4c <__cvt>:
 8009c4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c50:	ec55 4b10 	vmov	r4, r5, d0
 8009c54:	2d00      	cmp	r5, #0
 8009c56:	460e      	mov	r6, r1
 8009c58:	4619      	mov	r1, r3
 8009c5a:	462b      	mov	r3, r5
 8009c5c:	bfbb      	ittet	lt
 8009c5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009c62:	461d      	movlt	r5, r3
 8009c64:	2300      	movge	r3, #0
 8009c66:	232d      	movlt	r3, #45	; 0x2d
 8009c68:	700b      	strb	r3, [r1, #0]
 8009c6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009c70:	4691      	mov	r9, r2
 8009c72:	f023 0820 	bic.w	r8, r3, #32
 8009c76:	bfbc      	itt	lt
 8009c78:	4622      	movlt	r2, r4
 8009c7a:	4614      	movlt	r4, r2
 8009c7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c80:	d005      	beq.n	8009c8e <__cvt+0x42>
 8009c82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009c86:	d100      	bne.n	8009c8a <__cvt+0x3e>
 8009c88:	3601      	adds	r6, #1
 8009c8a:	2102      	movs	r1, #2
 8009c8c:	e000      	b.n	8009c90 <__cvt+0x44>
 8009c8e:	2103      	movs	r1, #3
 8009c90:	ab03      	add	r3, sp, #12
 8009c92:	9301      	str	r3, [sp, #4]
 8009c94:	ab02      	add	r3, sp, #8
 8009c96:	9300      	str	r3, [sp, #0]
 8009c98:	ec45 4b10 	vmov	d0, r4, r5
 8009c9c:	4653      	mov	r3, sl
 8009c9e:	4632      	mov	r2, r6
 8009ca0:	f001 f946 	bl	800af30 <_dtoa_r>
 8009ca4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009ca8:	4607      	mov	r7, r0
 8009caa:	d102      	bne.n	8009cb2 <__cvt+0x66>
 8009cac:	f019 0f01 	tst.w	r9, #1
 8009cb0:	d022      	beq.n	8009cf8 <__cvt+0xac>
 8009cb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009cb6:	eb07 0906 	add.w	r9, r7, r6
 8009cba:	d110      	bne.n	8009cde <__cvt+0x92>
 8009cbc:	783b      	ldrb	r3, [r7, #0]
 8009cbe:	2b30      	cmp	r3, #48	; 0x30
 8009cc0:	d10a      	bne.n	8009cd8 <__cvt+0x8c>
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	4620      	mov	r0, r4
 8009cc8:	4629      	mov	r1, r5
 8009cca:	f7f6 fefd 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cce:	b918      	cbnz	r0, 8009cd8 <__cvt+0x8c>
 8009cd0:	f1c6 0601 	rsb	r6, r6, #1
 8009cd4:	f8ca 6000 	str.w	r6, [sl]
 8009cd8:	f8da 3000 	ldr.w	r3, [sl]
 8009cdc:	4499      	add	r9, r3
 8009cde:	2200      	movs	r2, #0
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	4629      	mov	r1, r5
 8009ce6:	f7f6 feef 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cea:	b108      	cbz	r0, 8009cf0 <__cvt+0xa4>
 8009cec:	f8cd 900c 	str.w	r9, [sp, #12]
 8009cf0:	2230      	movs	r2, #48	; 0x30
 8009cf2:	9b03      	ldr	r3, [sp, #12]
 8009cf4:	454b      	cmp	r3, r9
 8009cf6:	d307      	bcc.n	8009d08 <__cvt+0xbc>
 8009cf8:	9b03      	ldr	r3, [sp, #12]
 8009cfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009cfc:	1bdb      	subs	r3, r3, r7
 8009cfe:	4638      	mov	r0, r7
 8009d00:	6013      	str	r3, [r2, #0]
 8009d02:	b004      	add	sp, #16
 8009d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d08:	1c59      	adds	r1, r3, #1
 8009d0a:	9103      	str	r1, [sp, #12]
 8009d0c:	701a      	strb	r2, [r3, #0]
 8009d0e:	e7f0      	b.n	8009cf2 <__cvt+0xa6>

08009d10 <__exponent>:
 8009d10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d12:	4603      	mov	r3, r0
 8009d14:	2900      	cmp	r1, #0
 8009d16:	bfb8      	it	lt
 8009d18:	4249      	neglt	r1, r1
 8009d1a:	f803 2b02 	strb.w	r2, [r3], #2
 8009d1e:	bfb4      	ite	lt
 8009d20:	222d      	movlt	r2, #45	; 0x2d
 8009d22:	222b      	movge	r2, #43	; 0x2b
 8009d24:	2909      	cmp	r1, #9
 8009d26:	7042      	strb	r2, [r0, #1]
 8009d28:	dd2a      	ble.n	8009d80 <__exponent+0x70>
 8009d2a:	f10d 0207 	add.w	r2, sp, #7
 8009d2e:	4617      	mov	r7, r2
 8009d30:	260a      	movs	r6, #10
 8009d32:	4694      	mov	ip, r2
 8009d34:	fb91 f5f6 	sdiv	r5, r1, r6
 8009d38:	fb06 1415 	mls	r4, r6, r5, r1
 8009d3c:	3430      	adds	r4, #48	; 0x30
 8009d3e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009d42:	460c      	mov	r4, r1
 8009d44:	2c63      	cmp	r4, #99	; 0x63
 8009d46:	f102 32ff 	add.w	r2, r2, #4294967295
 8009d4a:	4629      	mov	r1, r5
 8009d4c:	dcf1      	bgt.n	8009d32 <__exponent+0x22>
 8009d4e:	3130      	adds	r1, #48	; 0x30
 8009d50:	f1ac 0402 	sub.w	r4, ip, #2
 8009d54:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009d58:	1c41      	adds	r1, r0, #1
 8009d5a:	4622      	mov	r2, r4
 8009d5c:	42ba      	cmp	r2, r7
 8009d5e:	d30a      	bcc.n	8009d76 <__exponent+0x66>
 8009d60:	f10d 0209 	add.w	r2, sp, #9
 8009d64:	eba2 020c 	sub.w	r2, r2, ip
 8009d68:	42bc      	cmp	r4, r7
 8009d6a:	bf88      	it	hi
 8009d6c:	2200      	movhi	r2, #0
 8009d6e:	4413      	add	r3, r2
 8009d70:	1a18      	subs	r0, r3, r0
 8009d72:	b003      	add	sp, #12
 8009d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d76:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009d7a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009d7e:	e7ed      	b.n	8009d5c <__exponent+0x4c>
 8009d80:	2330      	movs	r3, #48	; 0x30
 8009d82:	3130      	adds	r1, #48	; 0x30
 8009d84:	7083      	strb	r3, [r0, #2]
 8009d86:	70c1      	strb	r1, [r0, #3]
 8009d88:	1d03      	adds	r3, r0, #4
 8009d8a:	e7f1      	b.n	8009d70 <__exponent+0x60>

08009d8c <_printf_float>:
 8009d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d90:	ed2d 8b02 	vpush	{d8}
 8009d94:	b08d      	sub	sp, #52	; 0x34
 8009d96:	460c      	mov	r4, r1
 8009d98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009d9c:	4616      	mov	r6, r2
 8009d9e:	461f      	mov	r7, r3
 8009da0:	4605      	mov	r5, r0
 8009da2:	f000 ff97 	bl	800acd4 <_localeconv_r>
 8009da6:	f8d0 a000 	ldr.w	sl, [r0]
 8009daa:	4650      	mov	r0, sl
 8009dac:	f7f6 fa60 	bl	8000270 <strlen>
 8009db0:	2300      	movs	r3, #0
 8009db2:	930a      	str	r3, [sp, #40]	; 0x28
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	9305      	str	r3, [sp, #20]
 8009db8:	f8d8 3000 	ldr.w	r3, [r8]
 8009dbc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009dc0:	3307      	adds	r3, #7
 8009dc2:	f023 0307 	bic.w	r3, r3, #7
 8009dc6:	f103 0208 	add.w	r2, r3, #8
 8009dca:	f8c8 2000 	str.w	r2, [r8]
 8009dce:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009dd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009dd6:	9307      	str	r3, [sp, #28]
 8009dd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8009ddc:	ee08 0a10 	vmov	s16, r0
 8009de0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009de4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009de8:	4b9e      	ldr	r3, [pc, #632]	; (800a064 <_printf_float+0x2d8>)
 8009dea:	f04f 32ff 	mov.w	r2, #4294967295
 8009dee:	f7f6 fe9d 	bl	8000b2c <__aeabi_dcmpun>
 8009df2:	bb88      	cbnz	r0, 8009e58 <_printf_float+0xcc>
 8009df4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009df8:	4b9a      	ldr	r3, [pc, #616]	; (800a064 <_printf_float+0x2d8>)
 8009dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8009dfe:	f7f6 fe77 	bl	8000af0 <__aeabi_dcmple>
 8009e02:	bb48      	cbnz	r0, 8009e58 <_printf_float+0xcc>
 8009e04:	2200      	movs	r2, #0
 8009e06:	2300      	movs	r3, #0
 8009e08:	4640      	mov	r0, r8
 8009e0a:	4649      	mov	r1, r9
 8009e0c:	f7f6 fe66 	bl	8000adc <__aeabi_dcmplt>
 8009e10:	b110      	cbz	r0, 8009e18 <_printf_float+0x8c>
 8009e12:	232d      	movs	r3, #45	; 0x2d
 8009e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e18:	4a93      	ldr	r2, [pc, #588]	; (800a068 <_printf_float+0x2dc>)
 8009e1a:	4b94      	ldr	r3, [pc, #592]	; (800a06c <_printf_float+0x2e0>)
 8009e1c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009e20:	bf94      	ite	ls
 8009e22:	4690      	movls	r8, r2
 8009e24:	4698      	movhi	r8, r3
 8009e26:	2303      	movs	r3, #3
 8009e28:	6123      	str	r3, [r4, #16]
 8009e2a:	9b05      	ldr	r3, [sp, #20]
 8009e2c:	f023 0304 	bic.w	r3, r3, #4
 8009e30:	6023      	str	r3, [r4, #0]
 8009e32:	f04f 0900 	mov.w	r9, #0
 8009e36:	9700      	str	r7, [sp, #0]
 8009e38:	4633      	mov	r3, r6
 8009e3a:	aa0b      	add	r2, sp, #44	; 0x2c
 8009e3c:	4621      	mov	r1, r4
 8009e3e:	4628      	mov	r0, r5
 8009e40:	f000 f9da 	bl	800a1f8 <_printf_common>
 8009e44:	3001      	adds	r0, #1
 8009e46:	f040 8090 	bne.w	8009f6a <_printf_float+0x1de>
 8009e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4e:	b00d      	add	sp, #52	; 0x34
 8009e50:	ecbd 8b02 	vpop	{d8}
 8009e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e58:	4642      	mov	r2, r8
 8009e5a:	464b      	mov	r3, r9
 8009e5c:	4640      	mov	r0, r8
 8009e5e:	4649      	mov	r1, r9
 8009e60:	f7f6 fe64 	bl	8000b2c <__aeabi_dcmpun>
 8009e64:	b140      	cbz	r0, 8009e78 <_printf_float+0xec>
 8009e66:	464b      	mov	r3, r9
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	bfbc      	itt	lt
 8009e6c:	232d      	movlt	r3, #45	; 0x2d
 8009e6e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009e72:	4a7f      	ldr	r2, [pc, #508]	; (800a070 <_printf_float+0x2e4>)
 8009e74:	4b7f      	ldr	r3, [pc, #508]	; (800a074 <_printf_float+0x2e8>)
 8009e76:	e7d1      	b.n	8009e1c <_printf_float+0x90>
 8009e78:	6863      	ldr	r3, [r4, #4]
 8009e7a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009e7e:	9206      	str	r2, [sp, #24]
 8009e80:	1c5a      	adds	r2, r3, #1
 8009e82:	d13f      	bne.n	8009f04 <_printf_float+0x178>
 8009e84:	2306      	movs	r3, #6
 8009e86:	6063      	str	r3, [r4, #4]
 8009e88:	9b05      	ldr	r3, [sp, #20]
 8009e8a:	6861      	ldr	r1, [r4, #4]
 8009e8c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009e90:	2300      	movs	r3, #0
 8009e92:	9303      	str	r3, [sp, #12]
 8009e94:	ab0a      	add	r3, sp, #40	; 0x28
 8009e96:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009e9a:	ab09      	add	r3, sp, #36	; 0x24
 8009e9c:	ec49 8b10 	vmov	d0, r8, r9
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	6022      	str	r2, [r4, #0]
 8009ea4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	f7ff fecf 	bl	8009c4c <__cvt>
 8009eae:	9b06      	ldr	r3, [sp, #24]
 8009eb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009eb2:	2b47      	cmp	r3, #71	; 0x47
 8009eb4:	4680      	mov	r8, r0
 8009eb6:	d108      	bne.n	8009eca <_printf_float+0x13e>
 8009eb8:	1cc8      	adds	r0, r1, #3
 8009eba:	db02      	blt.n	8009ec2 <_printf_float+0x136>
 8009ebc:	6863      	ldr	r3, [r4, #4]
 8009ebe:	4299      	cmp	r1, r3
 8009ec0:	dd41      	ble.n	8009f46 <_printf_float+0x1ba>
 8009ec2:	f1ab 0302 	sub.w	r3, fp, #2
 8009ec6:	fa5f fb83 	uxtb.w	fp, r3
 8009eca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ece:	d820      	bhi.n	8009f12 <_printf_float+0x186>
 8009ed0:	3901      	subs	r1, #1
 8009ed2:	465a      	mov	r2, fp
 8009ed4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009ed8:	9109      	str	r1, [sp, #36]	; 0x24
 8009eda:	f7ff ff19 	bl	8009d10 <__exponent>
 8009ede:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ee0:	1813      	adds	r3, r2, r0
 8009ee2:	2a01      	cmp	r2, #1
 8009ee4:	4681      	mov	r9, r0
 8009ee6:	6123      	str	r3, [r4, #16]
 8009ee8:	dc02      	bgt.n	8009ef0 <_printf_float+0x164>
 8009eea:	6822      	ldr	r2, [r4, #0]
 8009eec:	07d2      	lsls	r2, r2, #31
 8009eee:	d501      	bpl.n	8009ef4 <_printf_float+0x168>
 8009ef0:	3301      	adds	r3, #1
 8009ef2:	6123      	str	r3, [r4, #16]
 8009ef4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d09c      	beq.n	8009e36 <_printf_float+0xaa>
 8009efc:	232d      	movs	r3, #45	; 0x2d
 8009efe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f02:	e798      	b.n	8009e36 <_printf_float+0xaa>
 8009f04:	9a06      	ldr	r2, [sp, #24]
 8009f06:	2a47      	cmp	r2, #71	; 0x47
 8009f08:	d1be      	bne.n	8009e88 <_printf_float+0xfc>
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d1bc      	bne.n	8009e88 <_printf_float+0xfc>
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e7b9      	b.n	8009e86 <_printf_float+0xfa>
 8009f12:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009f16:	d118      	bne.n	8009f4a <_printf_float+0x1be>
 8009f18:	2900      	cmp	r1, #0
 8009f1a:	6863      	ldr	r3, [r4, #4]
 8009f1c:	dd0b      	ble.n	8009f36 <_printf_float+0x1aa>
 8009f1e:	6121      	str	r1, [r4, #16]
 8009f20:	b913      	cbnz	r3, 8009f28 <_printf_float+0x19c>
 8009f22:	6822      	ldr	r2, [r4, #0]
 8009f24:	07d0      	lsls	r0, r2, #31
 8009f26:	d502      	bpl.n	8009f2e <_printf_float+0x1a2>
 8009f28:	3301      	adds	r3, #1
 8009f2a:	440b      	add	r3, r1
 8009f2c:	6123      	str	r3, [r4, #16]
 8009f2e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009f30:	f04f 0900 	mov.w	r9, #0
 8009f34:	e7de      	b.n	8009ef4 <_printf_float+0x168>
 8009f36:	b913      	cbnz	r3, 8009f3e <_printf_float+0x1b2>
 8009f38:	6822      	ldr	r2, [r4, #0]
 8009f3a:	07d2      	lsls	r2, r2, #31
 8009f3c:	d501      	bpl.n	8009f42 <_printf_float+0x1b6>
 8009f3e:	3302      	adds	r3, #2
 8009f40:	e7f4      	b.n	8009f2c <_printf_float+0x1a0>
 8009f42:	2301      	movs	r3, #1
 8009f44:	e7f2      	b.n	8009f2c <_printf_float+0x1a0>
 8009f46:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009f4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f4c:	4299      	cmp	r1, r3
 8009f4e:	db05      	blt.n	8009f5c <_printf_float+0x1d0>
 8009f50:	6823      	ldr	r3, [r4, #0]
 8009f52:	6121      	str	r1, [r4, #16]
 8009f54:	07d8      	lsls	r0, r3, #31
 8009f56:	d5ea      	bpl.n	8009f2e <_printf_float+0x1a2>
 8009f58:	1c4b      	adds	r3, r1, #1
 8009f5a:	e7e7      	b.n	8009f2c <_printf_float+0x1a0>
 8009f5c:	2900      	cmp	r1, #0
 8009f5e:	bfd4      	ite	le
 8009f60:	f1c1 0202 	rsble	r2, r1, #2
 8009f64:	2201      	movgt	r2, #1
 8009f66:	4413      	add	r3, r2
 8009f68:	e7e0      	b.n	8009f2c <_printf_float+0x1a0>
 8009f6a:	6823      	ldr	r3, [r4, #0]
 8009f6c:	055a      	lsls	r2, r3, #21
 8009f6e:	d407      	bmi.n	8009f80 <_printf_float+0x1f4>
 8009f70:	6923      	ldr	r3, [r4, #16]
 8009f72:	4642      	mov	r2, r8
 8009f74:	4631      	mov	r1, r6
 8009f76:	4628      	mov	r0, r5
 8009f78:	47b8      	blx	r7
 8009f7a:	3001      	adds	r0, #1
 8009f7c:	d12c      	bne.n	8009fd8 <_printf_float+0x24c>
 8009f7e:	e764      	b.n	8009e4a <_printf_float+0xbe>
 8009f80:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009f84:	f240 80e0 	bls.w	800a148 <_printf_float+0x3bc>
 8009f88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	2300      	movs	r3, #0
 8009f90:	f7f6 fd9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f94:	2800      	cmp	r0, #0
 8009f96:	d034      	beq.n	800a002 <_printf_float+0x276>
 8009f98:	4a37      	ldr	r2, [pc, #220]	; (800a078 <_printf_float+0x2ec>)
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	4631      	mov	r1, r6
 8009f9e:	4628      	mov	r0, r5
 8009fa0:	47b8      	blx	r7
 8009fa2:	3001      	adds	r0, #1
 8009fa4:	f43f af51 	beq.w	8009e4a <_printf_float+0xbe>
 8009fa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fac:	429a      	cmp	r2, r3
 8009fae:	db02      	blt.n	8009fb6 <_printf_float+0x22a>
 8009fb0:	6823      	ldr	r3, [r4, #0]
 8009fb2:	07d8      	lsls	r0, r3, #31
 8009fb4:	d510      	bpl.n	8009fd8 <_printf_float+0x24c>
 8009fb6:	ee18 3a10 	vmov	r3, s16
 8009fba:	4652      	mov	r2, sl
 8009fbc:	4631      	mov	r1, r6
 8009fbe:	4628      	mov	r0, r5
 8009fc0:	47b8      	blx	r7
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	f43f af41 	beq.w	8009e4a <_printf_float+0xbe>
 8009fc8:	f04f 0800 	mov.w	r8, #0
 8009fcc:	f104 091a 	add.w	r9, r4, #26
 8009fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	4543      	cmp	r3, r8
 8009fd6:	dc09      	bgt.n	8009fec <_printf_float+0x260>
 8009fd8:	6823      	ldr	r3, [r4, #0]
 8009fda:	079b      	lsls	r3, r3, #30
 8009fdc:	f100 8107 	bmi.w	800a1ee <_printf_float+0x462>
 8009fe0:	68e0      	ldr	r0, [r4, #12]
 8009fe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fe4:	4298      	cmp	r0, r3
 8009fe6:	bfb8      	it	lt
 8009fe8:	4618      	movlt	r0, r3
 8009fea:	e730      	b.n	8009e4e <_printf_float+0xc2>
 8009fec:	2301      	movs	r3, #1
 8009fee:	464a      	mov	r2, r9
 8009ff0:	4631      	mov	r1, r6
 8009ff2:	4628      	mov	r0, r5
 8009ff4:	47b8      	blx	r7
 8009ff6:	3001      	adds	r0, #1
 8009ff8:	f43f af27 	beq.w	8009e4a <_printf_float+0xbe>
 8009ffc:	f108 0801 	add.w	r8, r8, #1
 800a000:	e7e6      	b.n	8009fd0 <_printf_float+0x244>
 800a002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a004:	2b00      	cmp	r3, #0
 800a006:	dc39      	bgt.n	800a07c <_printf_float+0x2f0>
 800a008:	4a1b      	ldr	r2, [pc, #108]	; (800a078 <_printf_float+0x2ec>)
 800a00a:	2301      	movs	r3, #1
 800a00c:	4631      	mov	r1, r6
 800a00e:	4628      	mov	r0, r5
 800a010:	47b8      	blx	r7
 800a012:	3001      	adds	r0, #1
 800a014:	f43f af19 	beq.w	8009e4a <_printf_float+0xbe>
 800a018:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a01c:	4313      	orrs	r3, r2
 800a01e:	d102      	bne.n	800a026 <_printf_float+0x29a>
 800a020:	6823      	ldr	r3, [r4, #0]
 800a022:	07d9      	lsls	r1, r3, #31
 800a024:	d5d8      	bpl.n	8009fd8 <_printf_float+0x24c>
 800a026:	ee18 3a10 	vmov	r3, s16
 800a02a:	4652      	mov	r2, sl
 800a02c:	4631      	mov	r1, r6
 800a02e:	4628      	mov	r0, r5
 800a030:	47b8      	blx	r7
 800a032:	3001      	adds	r0, #1
 800a034:	f43f af09 	beq.w	8009e4a <_printf_float+0xbe>
 800a038:	f04f 0900 	mov.w	r9, #0
 800a03c:	f104 0a1a 	add.w	sl, r4, #26
 800a040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a042:	425b      	negs	r3, r3
 800a044:	454b      	cmp	r3, r9
 800a046:	dc01      	bgt.n	800a04c <_printf_float+0x2c0>
 800a048:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a04a:	e792      	b.n	8009f72 <_printf_float+0x1e6>
 800a04c:	2301      	movs	r3, #1
 800a04e:	4652      	mov	r2, sl
 800a050:	4631      	mov	r1, r6
 800a052:	4628      	mov	r0, r5
 800a054:	47b8      	blx	r7
 800a056:	3001      	adds	r0, #1
 800a058:	f43f aef7 	beq.w	8009e4a <_printf_float+0xbe>
 800a05c:	f109 0901 	add.w	r9, r9, #1
 800a060:	e7ee      	b.n	800a040 <_printf_float+0x2b4>
 800a062:	bf00      	nop
 800a064:	7fefffff 	.word	0x7fefffff
 800a068:	0800e281 	.word	0x0800e281
 800a06c:	0800e285 	.word	0x0800e285
 800a070:	0800e289 	.word	0x0800e289
 800a074:	0800e28d 	.word	0x0800e28d
 800a078:	0800e52b 	.word	0x0800e52b
 800a07c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a07e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a080:	429a      	cmp	r2, r3
 800a082:	bfa8      	it	ge
 800a084:	461a      	movge	r2, r3
 800a086:	2a00      	cmp	r2, #0
 800a088:	4691      	mov	r9, r2
 800a08a:	dc37      	bgt.n	800a0fc <_printf_float+0x370>
 800a08c:	f04f 0b00 	mov.w	fp, #0
 800a090:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a094:	f104 021a 	add.w	r2, r4, #26
 800a098:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a09a:	9305      	str	r3, [sp, #20]
 800a09c:	eba3 0309 	sub.w	r3, r3, r9
 800a0a0:	455b      	cmp	r3, fp
 800a0a2:	dc33      	bgt.n	800a10c <_printf_float+0x380>
 800a0a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	db3b      	blt.n	800a124 <_printf_float+0x398>
 800a0ac:	6823      	ldr	r3, [r4, #0]
 800a0ae:	07da      	lsls	r2, r3, #31
 800a0b0:	d438      	bmi.n	800a124 <_printf_float+0x398>
 800a0b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a0b6:	eba2 0903 	sub.w	r9, r2, r3
 800a0ba:	9b05      	ldr	r3, [sp, #20]
 800a0bc:	1ad2      	subs	r2, r2, r3
 800a0be:	4591      	cmp	r9, r2
 800a0c0:	bfa8      	it	ge
 800a0c2:	4691      	movge	r9, r2
 800a0c4:	f1b9 0f00 	cmp.w	r9, #0
 800a0c8:	dc35      	bgt.n	800a136 <_printf_float+0x3aa>
 800a0ca:	f04f 0800 	mov.w	r8, #0
 800a0ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0d2:	f104 0a1a 	add.w	sl, r4, #26
 800a0d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0da:	1a9b      	subs	r3, r3, r2
 800a0dc:	eba3 0309 	sub.w	r3, r3, r9
 800a0e0:	4543      	cmp	r3, r8
 800a0e2:	f77f af79 	ble.w	8009fd8 <_printf_float+0x24c>
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	4652      	mov	r2, sl
 800a0ea:	4631      	mov	r1, r6
 800a0ec:	4628      	mov	r0, r5
 800a0ee:	47b8      	blx	r7
 800a0f0:	3001      	adds	r0, #1
 800a0f2:	f43f aeaa 	beq.w	8009e4a <_printf_float+0xbe>
 800a0f6:	f108 0801 	add.w	r8, r8, #1
 800a0fa:	e7ec      	b.n	800a0d6 <_printf_float+0x34a>
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	4631      	mov	r1, r6
 800a100:	4642      	mov	r2, r8
 800a102:	4628      	mov	r0, r5
 800a104:	47b8      	blx	r7
 800a106:	3001      	adds	r0, #1
 800a108:	d1c0      	bne.n	800a08c <_printf_float+0x300>
 800a10a:	e69e      	b.n	8009e4a <_printf_float+0xbe>
 800a10c:	2301      	movs	r3, #1
 800a10e:	4631      	mov	r1, r6
 800a110:	4628      	mov	r0, r5
 800a112:	9205      	str	r2, [sp, #20]
 800a114:	47b8      	blx	r7
 800a116:	3001      	adds	r0, #1
 800a118:	f43f ae97 	beq.w	8009e4a <_printf_float+0xbe>
 800a11c:	9a05      	ldr	r2, [sp, #20]
 800a11e:	f10b 0b01 	add.w	fp, fp, #1
 800a122:	e7b9      	b.n	800a098 <_printf_float+0x30c>
 800a124:	ee18 3a10 	vmov	r3, s16
 800a128:	4652      	mov	r2, sl
 800a12a:	4631      	mov	r1, r6
 800a12c:	4628      	mov	r0, r5
 800a12e:	47b8      	blx	r7
 800a130:	3001      	adds	r0, #1
 800a132:	d1be      	bne.n	800a0b2 <_printf_float+0x326>
 800a134:	e689      	b.n	8009e4a <_printf_float+0xbe>
 800a136:	9a05      	ldr	r2, [sp, #20]
 800a138:	464b      	mov	r3, r9
 800a13a:	4442      	add	r2, r8
 800a13c:	4631      	mov	r1, r6
 800a13e:	4628      	mov	r0, r5
 800a140:	47b8      	blx	r7
 800a142:	3001      	adds	r0, #1
 800a144:	d1c1      	bne.n	800a0ca <_printf_float+0x33e>
 800a146:	e680      	b.n	8009e4a <_printf_float+0xbe>
 800a148:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a14a:	2a01      	cmp	r2, #1
 800a14c:	dc01      	bgt.n	800a152 <_printf_float+0x3c6>
 800a14e:	07db      	lsls	r3, r3, #31
 800a150:	d53a      	bpl.n	800a1c8 <_printf_float+0x43c>
 800a152:	2301      	movs	r3, #1
 800a154:	4642      	mov	r2, r8
 800a156:	4631      	mov	r1, r6
 800a158:	4628      	mov	r0, r5
 800a15a:	47b8      	blx	r7
 800a15c:	3001      	adds	r0, #1
 800a15e:	f43f ae74 	beq.w	8009e4a <_printf_float+0xbe>
 800a162:	ee18 3a10 	vmov	r3, s16
 800a166:	4652      	mov	r2, sl
 800a168:	4631      	mov	r1, r6
 800a16a:	4628      	mov	r0, r5
 800a16c:	47b8      	blx	r7
 800a16e:	3001      	adds	r0, #1
 800a170:	f43f ae6b 	beq.w	8009e4a <_printf_float+0xbe>
 800a174:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a178:	2200      	movs	r2, #0
 800a17a:	2300      	movs	r3, #0
 800a17c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a180:	f7f6 fca2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a184:	b9d8      	cbnz	r0, 800a1be <_printf_float+0x432>
 800a186:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a18a:	f108 0201 	add.w	r2, r8, #1
 800a18e:	4631      	mov	r1, r6
 800a190:	4628      	mov	r0, r5
 800a192:	47b8      	blx	r7
 800a194:	3001      	adds	r0, #1
 800a196:	d10e      	bne.n	800a1b6 <_printf_float+0x42a>
 800a198:	e657      	b.n	8009e4a <_printf_float+0xbe>
 800a19a:	2301      	movs	r3, #1
 800a19c:	4652      	mov	r2, sl
 800a19e:	4631      	mov	r1, r6
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	47b8      	blx	r7
 800a1a4:	3001      	adds	r0, #1
 800a1a6:	f43f ae50 	beq.w	8009e4a <_printf_float+0xbe>
 800a1aa:	f108 0801 	add.w	r8, r8, #1
 800a1ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1b0:	3b01      	subs	r3, #1
 800a1b2:	4543      	cmp	r3, r8
 800a1b4:	dcf1      	bgt.n	800a19a <_printf_float+0x40e>
 800a1b6:	464b      	mov	r3, r9
 800a1b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a1bc:	e6da      	b.n	8009f74 <_printf_float+0x1e8>
 800a1be:	f04f 0800 	mov.w	r8, #0
 800a1c2:	f104 0a1a 	add.w	sl, r4, #26
 800a1c6:	e7f2      	b.n	800a1ae <_printf_float+0x422>
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	4642      	mov	r2, r8
 800a1cc:	e7df      	b.n	800a18e <_printf_float+0x402>
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	464a      	mov	r2, r9
 800a1d2:	4631      	mov	r1, r6
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	47b8      	blx	r7
 800a1d8:	3001      	adds	r0, #1
 800a1da:	f43f ae36 	beq.w	8009e4a <_printf_float+0xbe>
 800a1de:	f108 0801 	add.w	r8, r8, #1
 800a1e2:	68e3      	ldr	r3, [r4, #12]
 800a1e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a1e6:	1a5b      	subs	r3, r3, r1
 800a1e8:	4543      	cmp	r3, r8
 800a1ea:	dcf0      	bgt.n	800a1ce <_printf_float+0x442>
 800a1ec:	e6f8      	b.n	8009fe0 <_printf_float+0x254>
 800a1ee:	f04f 0800 	mov.w	r8, #0
 800a1f2:	f104 0919 	add.w	r9, r4, #25
 800a1f6:	e7f4      	b.n	800a1e2 <_printf_float+0x456>

0800a1f8 <_printf_common>:
 800a1f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1fc:	4616      	mov	r6, r2
 800a1fe:	4699      	mov	r9, r3
 800a200:	688a      	ldr	r2, [r1, #8]
 800a202:	690b      	ldr	r3, [r1, #16]
 800a204:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a208:	4293      	cmp	r3, r2
 800a20a:	bfb8      	it	lt
 800a20c:	4613      	movlt	r3, r2
 800a20e:	6033      	str	r3, [r6, #0]
 800a210:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a214:	4607      	mov	r7, r0
 800a216:	460c      	mov	r4, r1
 800a218:	b10a      	cbz	r2, 800a21e <_printf_common+0x26>
 800a21a:	3301      	adds	r3, #1
 800a21c:	6033      	str	r3, [r6, #0]
 800a21e:	6823      	ldr	r3, [r4, #0]
 800a220:	0699      	lsls	r1, r3, #26
 800a222:	bf42      	ittt	mi
 800a224:	6833      	ldrmi	r3, [r6, #0]
 800a226:	3302      	addmi	r3, #2
 800a228:	6033      	strmi	r3, [r6, #0]
 800a22a:	6825      	ldr	r5, [r4, #0]
 800a22c:	f015 0506 	ands.w	r5, r5, #6
 800a230:	d106      	bne.n	800a240 <_printf_common+0x48>
 800a232:	f104 0a19 	add.w	sl, r4, #25
 800a236:	68e3      	ldr	r3, [r4, #12]
 800a238:	6832      	ldr	r2, [r6, #0]
 800a23a:	1a9b      	subs	r3, r3, r2
 800a23c:	42ab      	cmp	r3, r5
 800a23e:	dc26      	bgt.n	800a28e <_printf_common+0x96>
 800a240:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a244:	1e13      	subs	r3, r2, #0
 800a246:	6822      	ldr	r2, [r4, #0]
 800a248:	bf18      	it	ne
 800a24a:	2301      	movne	r3, #1
 800a24c:	0692      	lsls	r2, r2, #26
 800a24e:	d42b      	bmi.n	800a2a8 <_printf_common+0xb0>
 800a250:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a254:	4649      	mov	r1, r9
 800a256:	4638      	mov	r0, r7
 800a258:	47c0      	blx	r8
 800a25a:	3001      	adds	r0, #1
 800a25c:	d01e      	beq.n	800a29c <_printf_common+0xa4>
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	6922      	ldr	r2, [r4, #16]
 800a262:	f003 0306 	and.w	r3, r3, #6
 800a266:	2b04      	cmp	r3, #4
 800a268:	bf02      	ittt	eq
 800a26a:	68e5      	ldreq	r5, [r4, #12]
 800a26c:	6833      	ldreq	r3, [r6, #0]
 800a26e:	1aed      	subeq	r5, r5, r3
 800a270:	68a3      	ldr	r3, [r4, #8]
 800a272:	bf0c      	ite	eq
 800a274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a278:	2500      	movne	r5, #0
 800a27a:	4293      	cmp	r3, r2
 800a27c:	bfc4      	itt	gt
 800a27e:	1a9b      	subgt	r3, r3, r2
 800a280:	18ed      	addgt	r5, r5, r3
 800a282:	2600      	movs	r6, #0
 800a284:	341a      	adds	r4, #26
 800a286:	42b5      	cmp	r5, r6
 800a288:	d11a      	bne.n	800a2c0 <_printf_common+0xc8>
 800a28a:	2000      	movs	r0, #0
 800a28c:	e008      	b.n	800a2a0 <_printf_common+0xa8>
 800a28e:	2301      	movs	r3, #1
 800a290:	4652      	mov	r2, sl
 800a292:	4649      	mov	r1, r9
 800a294:	4638      	mov	r0, r7
 800a296:	47c0      	blx	r8
 800a298:	3001      	adds	r0, #1
 800a29a:	d103      	bne.n	800a2a4 <_printf_common+0xac>
 800a29c:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a4:	3501      	adds	r5, #1
 800a2a6:	e7c6      	b.n	800a236 <_printf_common+0x3e>
 800a2a8:	18e1      	adds	r1, r4, r3
 800a2aa:	1c5a      	adds	r2, r3, #1
 800a2ac:	2030      	movs	r0, #48	; 0x30
 800a2ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a2b2:	4422      	add	r2, r4
 800a2b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a2b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a2bc:	3302      	adds	r3, #2
 800a2be:	e7c7      	b.n	800a250 <_printf_common+0x58>
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	4622      	mov	r2, r4
 800a2c4:	4649      	mov	r1, r9
 800a2c6:	4638      	mov	r0, r7
 800a2c8:	47c0      	blx	r8
 800a2ca:	3001      	adds	r0, #1
 800a2cc:	d0e6      	beq.n	800a29c <_printf_common+0xa4>
 800a2ce:	3601      	adds	r6, #1
 800a2d0:	e7d9      	b.n	800a286 <_printf_common+0x8e>
	...

0800a2d4 <_printf_i>:
 800a2d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2d8:	7e0f      	ldrb	r7, [r1, #24]
 800a2da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a2dc:	2f78      	cmp	r7, #120	; 0x78
 800a2de:	4691      	mov	r9, r2
 800a2e0:	4680      	mov	r8, r0
 800a2e2:	460c      	mov	r4, r1
 800a2e4:	469a      	mov	sl, r3
 800a2e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a2ea:	d807      	bhi.n	800a2fc <_printf_i+0x28>
 800a2ec:	2f62      	cmp	r7, #98	; 0x62
 800a2ee:	d80a      	bhi.n	800a306 <_printf_i+0x32>
 800a2f0:	2f00      	cmp	r7, #0
 800a2f2:	f000 80d4 	beq.w	800a49e <_printf_i+0x1ca>
 800a2f6:	2f58      	cmp	r7, #88	; 0x58
 800a2f8:	f000 80c0 	beq.w	800a47c <_printf_i+0x1a8>
 800a2fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a300:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a304:	e03a      	b.n	800a37c <_printf_i+0xa8>
 800a306:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a30a:	2b15      	cmp	r3, #21
 800a30c:	d8f6      	bhi.n	800a2fc <_printf_i+0x28>
 800a30e:	a101      	add	r1, pc, #4	; (adr r1, 800a314 <_printf_i+0x40>)
 800a310:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a314:	0800a36d 	.word	0x0800a36d
 800a318:	0800a381 	.word	0x0800a381
 800a31c:	0800a2fd 	.word	0x0800a2fd
 800a320:	0800a2fd 	.word	0x0800a2fd
 800a324:	0800a2fd 	.word	0x0800a2fd
 800a328:	0800a2fd 	.word	0x0800a2fd
 800a32c:	0800a381 	.word	0x0800a381
 800a330:	0800a2fd 	.word	0x0800a2fd
 800a334:	0800a2fd 	.word	0x0800a2fd
 800a338:	0800a2fd 	.word	0x0800a2fd
 800a33c:	0800a2fd 	.word	0x0800a2fd
 800a340:	0800a485 	.word	0x0800a485
 800a344:	0800a3ad 	.word	0x0800a3ad
 800a348:	0800a43f 	.word	0x0800a43f
 800a34c:	0800a2fd 	.word	0x0800a2fd
 800a350:	0800a2fd 	.word	0x0800a2fd
 800a354:	0800a4a7 	.word	0x0800a4a7
 800a358:	0800a2fd 	.word	0x0800a2fd
 800a35c:	0800a3ad 	.word	0x0800a3ad
 800a360:	0800a2fd 	.word	0x0800a2fd
 800a364:	0800a2fd 	.word	0x0800a2fd
 800a368:	0800a447 	.word	0x0800a447
 800a36c:	682b      	ldr	r3, [r5, #0]
 800a36e:	1d1a      	adds	r2, r3, #4
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	602a      	str	r2, [r5, #0]
 800a374:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a378:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a37c:	2301      	movs	r3, #1
 800a37e:	e09f      	b.n	800a4c0 <_printf_i+0x1ec>
 800a380:	6820      	ldr	r0, [r4, #0]
 800a382:	682b      	ldr	r3, [r5, #0]
 800a384:	0607      	lsls	r7, r0, #24
 800a386:	f103 0104 	add.w	r1, r3, #4
 800a38a:	6029      	str	r1, [r5, #0]
 800a38c:	d501      	bpl.n	800a392 <_printf_i+0xbe>
 800a38e:	681e      	ldr	r6, [r3, #0]
 800a390:	e003      	b.n	800a39a <_printf_i+0xc6>
 800a392:	0646      	lsls	r6, r0, #25
 800a394:	d5fb      	bpl.n	800a38e <_printf_i+0xba>
 800a396:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a39a:	2e00      	cmp	r6, #0
 800a39c:	da03      	bge.n	800a3a6 <_printf_i+0xd2>
 800a39e:	232d      	movs	r3, #45	; 0x2d
 800a3a0:	4276      	negs	r6, r6
 800a3a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3a6:	485a      	ldr	r0, [pc, #360]	; (800a510 <_printf_i+0x23c>)
 800a3a8:	230a      	movs	r3, #10
 800a3aa:	e012      	b.n	800a3d2 <_printf_i+0xfe>
 800a3ac:	682b      	ldr	r3, [r5, #0]
 800a3ae:	6820      	ldr	r0, [r4, #0]
 800a3b0:	1d19      	adds	r1, r3, #4
 800a3b2:	6029      	str	r1, [r5, #0]
 800a3b4:	0605      	lsls	r5, r0, #24
 800a3b6:	d501      	bpl.n	800a3bc <_printf_i+0xe8>
 800a3b8:	681e      	ldr	r6, [r3, #0]
 800a3ba:	e002      	b.n	800a3c2 <_printf_i+0xee>
 800a3bc:	0641      	lsls	r1, r0, #25
 800a3be:	d5fb      	bpl.n	800a3b8 <_printf_i+0xe4>
 800a3c0:	881e      	ldrh	r6, [r3, #0]
 800a3c2:	4853      	ldr	r0, [pc, #332]	; (800a510 <_printf_i+0x23c>)
 800a3c4:	2f6f      	cmp	r7, #111	; 0x6f
 800a3c6:	bf0c      	ite	eq
 800a3c8:	2308      	moveq	r3, #8
 800a3ca:	230a      	movne	r3, #10
 800a3cc:	2100      	movs	r1, #0
 800a3ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a3d2:	6865      	ldr	r5, [r4, #4]
 800a3d4:	60a5      	str	r5, [r4, #8]
 800a3d6:	2d00      	cmp	r5, #0
 800a3d8:	bfa2      	ittt	ge
 800a3da:	6821      	ldrge	r1, [r4, #0]
 800a3dc:	f021 0104 	bicge.w	r1, r1, #4
 800a3e0:	6021      	strge	r1, [r4, #0]
 800a3e2:	b90e      	cbnz	r6, 800a3e8 <_printf_i+0x114>
 800a3e4:	2d00      	cmp	r5, #0
 800a3e6:	d04b      	beq.n	800a480 <_printf_i+0x1ac>
 800a3e8:	4615      	mov	r5, r2
 800a3ea:	fbb6 f1f3 	udiv	r1, r6, r3
 800a3ee:	fb03 6711 	mls	r7, r3, r1, r6
 800a3f2:	5dc7      	ldrb	r7, [r0, r7]
 800a3f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a3f8:	4637      	mov	r7, r6
 800a3fa:	42bb      	cmp	r3, r7
 800a3fc:	460e      	mov	r6, r1
 800a3fe:	d9f4      	bls.n	800a3ea <_printf_i+0x116>
 800a400:	2b08      	cmp	r3, #8
 800a402:	d10b      	bne.n	800a41c <_printf_i+0x148>
 800a404:	6823      	ldr	r3, [r4, #0]
 800a406:	07de      	lsls	r6, r3, #31
 800a408:	d508      	bpl.n	800a41c <_printf_i+0x148>
 800a40a:	6923      	ldr	r3, [r4, #16]
 800a40c:	6861      	ldr	r1, [r4, #4]
 800a40e:	4299      	cmp	r1, r3
 800a410:	bfde      	ittt	le
 800a412:	2330      	movle	r3, #48	; 0x30
 800a414:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a418:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a41c:	1b52      	subs	r2, r2, r5
 800a41e:	6122      	str	r2, [r4, #16]
 800a420:	f8cd a000 	str.w	sl, [sp]
 800a424:	464b      	mov	r3, r9
 800a426:	aa03      	add	r2, sp, #12
 800a428:	4621      	mov	r1, r4
 800a42a:	4640      	mov	r0, r8
 800a42c:	f7ff fee4 	bl	800a1f8 <_printf_common>
 800a430:	3001      	adds	r0, #1
 800a432:	d14a      	bne.n	800a4ca <_printf_i+0x1f6>
 800a434:	f04f 30ff 	mov.w	r0, #4294967295
 800a438:	b004      	add	sp, #16
 800a43a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	f043 0320 	orr.w	r3, r3, #32
 800a444:	6023      	str	r3, [r4, #0]
 800a446:	4833      	ldr	r0, [pc, #204]	; (800a514 <_printf_i+0x240>)
 800a448:	2778      	movs	r7, #120	; 0x78
 800a44a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	6829      	ldr	r1, [r5, #0]
 800a452:	061f      	lsls	r7, r3, #24
 800a454:	f851 6b04 	ldr.w	r6, [r1], #4
 800a458:	d402      	bmi.n	800a460 <_printf_i+0x18c>
 800a45a:	065f      	lsls	r7, r3, #25
 800a45c:	bf48      	it	mi
 800a45e:	b2b6      	uxthmi	r6, r6
 800a460:	07df      	lsls	r7, r3, #31
 800a462:	bf48      	it	mi
 800a464:	f043 0320 	orrmi.w	r3, r3, #32
 800a468:	6029      	str	r1, [r5, #0]
 800a46a:	bf48      	it	mi
 800a46c:	6023      	strmi	r3, [r4, #0]
 800a46e:	b91e      	cbnz	r6, 800a478 <_printf_i+0x1a4>
 800a470:	6823      	ldr	r3, [r4, #0]
 800a472:	f023 0320 	bic.w	r3, r3, #32
 800a476:	6023      	str	r3, [r4, #0]
 800a478:	2310      	movs	r3, #16
 800a47a:	e7a7      	b.n	800a3cc <_printf_i+0xf8>
 800a47c:	4824      	ldr	r0, [pc, #144]	; (800a510 <_printf_i+0x23c>)
 800a47e:	e7e4      	b.n	800a44a <_printf_i+0x176>
 800a480:	4615      	mov	r5, r2
 800a482:	e7bd      	b.n	800a400 <_printf_i+0x12c>
 800a484:	682b      	ldr	r3, [r5, #0]
 800a486:	6826      	ldr	r6, [r4, #0]
 800a488:	6961      	ldr	r1, [r4, #20]
 800a48a:	1d18      	adds	r0, r3, #4
 800a48c:	6028      	str	r0, [r5, #0]
 800a48e:	0635      	lsls	r5, r6, #24
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	d501      	bpl.n	800a498 <_printf_i+0x1c4>
 800a494:	6019      	str	r1, [r3, #0]
 800a496:	e002      	b.n	800a49e <_printf_i+0x1ca>
 800a498:	0670      	lsls	r0, r6, #25
 800a49a:	d5fb      	bpl.n	800a494 <_printf_i+0x1c0>
 800a49c:	8019      	strh	r1, [r3, #0]
 800a49e:	2300      	movs	r3, #0
 800a4a0:	6123      	str	r3, [r4, #16]
 800a4a2:	4615      	mov	r5, r2
 800a4a4:	e7bc      	b.n	800a420 <_printf_i+0x14c>
 800a4a6:	682b      	ldr	r3, [r5, #0]
 800a4a8:	1d1a      	adds	r2, r3, #4
 800a4aa:	602a      	str	r2, [r5, #0]
 800a4ac:	681d      	ldr	r5, [r3, #0]
 800a4ae:	6862      	ldr	r2, [r4, #4]
 800a4b0:	2100      	movs	r1, #0
 800a4b2:	4628      	mov	r0, r5
 800a4b4:	f7f5 fe8c 	bl	80001d0 <memchr>
 800a4b8:	b108      	cbz	r0, 800a4be <_printf_i+0x1ea>
 800a4ba:	1b40      	subs	r0, r0, r5
 800a4bc:	6060      	str	r0, [r4, #4]
 800a4be:	6863      	ldr	r3, [r4, #4]
 800a4c0:	6123      	str	r3, [r4, #16]
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4c8:	e7aa      	b.n	800a420 <_printf_i+0x14c>
 800a4ca:	6923      	ldr	r3, [r4, #16]
 800a4cc:	462a      	mov	r2, r5
 800a4ce:	4649      	mov	r1, r9
 800a4d0:	4640      	mov	r0, r8
 800a4d2:	47d0      	blx	sl
 800a4d4:	3001      	adds	r0, #1
 800a4d6:	d0ad      	beq.n	800a434 <_printf_i+0x160>
 800a4d8:	6823      	ldr	r3, [r4, #0]
 800a4da:	079b      	lsls	r3, r3, #30
 800a4dc:	d413      	bmi.n	800a506 <_printf_i+0x232>
 800a4de:	68e0      	ldr	r0, [r4, #12]
 800a4e0:	9b03      	ldr	r3, [sp, #12]
 800a4e2:	4298      	cmp	r0, r3
 800a4e4:	bfb8      	it	lt
 800a4e6:	4618      	movlt	r0, r3
 800a4e8:	e7a6      	b.n	800a438 <_printf_i+0x164>
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	4632      	mov	r2, r6
 800a4ee:	4649      	mov	r1, r9
 800a4f0:	4640      	mov	r0, r8
 800a4f2:	47d0      	blx	sl
 800a4f4:	3001      	adds	r0, #1
 800a4f6:	d09d      	beq.n	800a434 <_printf_i+0x160>
 800a4f8:	3501      	adds	r5, #1
 800a4fa:	68e3      	ldr	r3, [r4, #12]
 800a4fc:	9903      	ldr	r1, [sp, #12]
 800a4fe:	1a5b      	subs	r3, r3, r1
 800a500:	42ab      	cmp	r3, r5
 800a502:	dcf2      	bgt.n	800a4ea <_printf_i+0x216>
 800a504:	e7eb      	b.n	800a4de <_printf_i+0x20a>
 800a506:	2500      	movs	r5, #0
 800a508:	f104 0619 	add.w	r6, r4, #25
 800a50c:	e7f5      	b.n	800a4fa <_printf_i+0x226>
 800a50e:	bf00      	nop
 800a510:	0800e291 	.word	0x0800e291
 800a514:	0800e2a2 	.word	0x0800e2a2

0800a518 <_scanf_float>:
 800a518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a51c:	b087      	sub	sp, #28
 800a51e:	4617      	mov	r7, r2
 800a520:	9303      	str	r3, [sp, #12]
 800a522:	688b      	ldr	r3, [r1, #8]
 800a524:	1e5a      	subs	r2, r3, #1
 800a526:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a52a:	bf83      	ittte	hi
 800a52c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a530:	195b      	addhi	r3, r3, r5
 800a532:	9302      	strhi	r3, [sp, #8]
 800a534:	2300      	movls	r3, #0
 800a536:	bf86      	itte	hi
 800a538:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a53c:	608b      	strhi	r3, [r1, #8]
 800a53e:	9302      	strls	r3, [sp, #8]
 800a540:	680b      	ldr	r3, [r1, #0]
 800a542:	468b      	mov	fp, r1
 800a544:	2500      	movs	r5, #0
 800a546:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a54a:	f84b 3b1c 	str.w	r3, [fp], #28
 800a54e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a552:	4680      	mov	r8, r0
 800a554:	460c      	mov	r4, r1
 800a556:	465e      	mov	r6, fp
 800a558:	46aa      	mov	sl, r5
 800a55a:	46a9      	mov	r9, r5
 800a55c:	9501      	str	r5, [sp, #4]
 800a55e:	68a2      	ldr	r2, [r4, #8]
 800a560:	b152      	cbz	r2, 800a578 <_scanf_float+0x60>
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	2b4e      	cmp	r3, #78	; 0x4e
 800a568:	d864      	bhi.n	800a634 <_scanf_float+0x11c>
 800a56a:	2b40      	cmp	r3, #64	; 0x40
 800a56c:	d83c      	bhi.n	800a5e8 <_scanf_float+0xd0>
 800a56e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a572:	b2c8      	uxtb	r0, r1
 800a574:	280e      	cmp	r0, #14
 800a576:	d93a      	bls.n	800a5ee <_scanf_float+0xd6>
 800a578:	f1b9 0f00 	cmp.w	r9, #0
 800a57c:	d003      	beq.n	800a586 <_scanf_float+0x6e>
 800a57e:	6823      	ldr	r3, [r4, #0]
 800a580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a584:	6023      	str	r3, [r4, #0]
 800a586:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a58a:	f1ba 0f01 	cmp.w	sl, #1
 800a58e:	f200 8113 	bhi.w	800a7b8 <_scanf_float+0x2a0>
 800a592:	455e      	cmp	r6, fp
 800a594:	f200 8105 	bhi.w	800a7a2 <_scanf_float+0x28a>
 800a598:	2501      	movs	r5, #1
 800a59a:	4628      	mov	r0, r5
 800a59c:	b007      	add	sp, #28
 800a59e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a5a6:	2a0d      	cmp	r2, #13
 800a5a8:	d8e6      	bhi.n	800a578 <_scanf_float+0x60>
 800a5aa:	a101      	add	r1, pc, #4	; (adr r1, 800a5b0 <_scanf_float+0x98>)
 800a5ac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a5b0:	0800a6ef 	.word	0x0800a6ef
 800a5b4:	0800a579 	.word	0x0800a579
 800a5b8:	0800a579 	.word	0x0800a579
 800a5bc:	0800a579 	.word	0x0800a579
 800a5c0:	0800a74f 	.word	0x0800a74f
 800a5c4:	0800a727 	.word	0x0800a727
 800a5c8:	0800a579 	.word	0x0800a579
 800a5cc:	0800a579 	.word	0x0800a579
 800a5d0:	0800a6fd 	.word	0x0800a6fd
 800a5d4:	0800a579 	.word	0x0800a579
 800a5d8:	0800a579 	.word	0x0800a579
 800a5dc:	0800a579 	.word	0x0800a579
 800a5e0:	0800a579 	.word	0x0800a579
 800a5e4:	0800a6b5 	.word	0x0800a6b5
 800a5e8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a5ec:	e7db      	b.n	800a5a6 <_scanf_float+0x8e>
 800a5ee:	290e      	cmp	r1, #14
 800a5f0:	d8c2      	bhi.n	800a578 <_scanf_float+0x60>
 800a5f2:	a001      	add	r0, pc, #4	; (adr r0, 800a5f8 <_scanf_float+0xe0>)
 800a5f4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a5f8:	0800a6a7 	.word	0x0800a6a7
 800a5fc:	0800a579 	.word	0x0800a579
 800a600:	0800a6a7 	.word	0x0800a6a7
 800a604:	0800a73b 	.word	0x0800a73b
 800a608:	0800a579 	.word	0x0800a579
 800a60c:	0800a655 	.word	0x0800a655
 800a610:	0800a691 	.word	0x0800a691
 800a614:	0800a691 	.word	0x0800a691
 800a618:	0800a691 	.word	0x0800a691
 800a61c:	0800a691 	.word	0x0800a691
 800a620:	0800a691 	.word	0x0800a691
 800a624:	0800a691 	.word	0x0800a691
 800a628:	0800a691 	.word	0x0800a691
 800a62c:	0800a691 	.word	0x0800a691
 800a630:	0800a691 	.word	0x0800a691
 800a634:	2b6e      	cmp	r3, #110	; 0x6e
 800a636:	d809      	bhi.n	800a64c <_scanf_float+0x134>
 800a638:	2b60      	cmp	r3, #96	; 0x60
 800a63a:	d8b2      	bhi.n	800a5a2 <_scanf_float+0x8a>
 800a63c:	2b54      	cmp	r3, #84	; 0x54
 800a63e:	d077      	beq.n	800a730 <_scanf_float+0x218>
 800a640:	2b59      	cmp	r3, #89	; 0x59
 800a642:	d199      	bne.n	800a578 <_scanf_float+0x60>
 800a644:	2d07      	cmp	r5, #7
 800a646:	d197      	bne.n	800a578 <_scanf_float+0x60>
 800a648:	2508      	movs	r5, #8
 800a64a:	e029      	b.n	800a6a0 <_scanf_float+0x188>
 800a64c:	2b74      	cmp	r3, #116	; 0x74
 800a64e:	d06f      	beq.n	800a730 <_scanf_float+0x218>
 800a650:	2b79      	cmp	r3, #121	; 0x79
 800a652:	e7f6      	b.n	800a642 <_scanf_float+0x12a>
 800a654:	6821      	ldr	r1, [r4, #0]
 800a656:	05c8      	lsls	r0, r1, #23
 800a658:	d51a      	bpl.n	800a690 <_scanf_float+0x178>
 800a65a:	9b02      	ldr	r3, [sp, #8]
 800a65c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a660:	6021      	str	r1, [r4, #0]
 800a662:	f109 0901 	add.w	r9, r9, #1
 800a666:	b11b      	cbz	r3, 800a670 <_scanf_float+0x158>
 800a668:	3b01      	subs	r3, #1
 800a66a:	3201      	adds	r2, #1
 800a66c:	9302      	str	r3, [sp, #8]
 800a66e:	60a2      	str	r2, [r4, #8]
 800a670:	68a3      	ldr	r3, [r4, #8]
 800a672:	3b01      	subs	r3, #1
 800a674:	60a3      	str	r3, [r4, #8]
 800a676:	6923      	ldr	r3, [r4, #16]
 800a678:	3301      	adds	r3, #1
 800a67a:	6123      	str	r3, [r4, #16]
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	3b01      	subs	r3, #1
 800a680:	2b00      	cmp	r3, #0
 800a682:	607b      	str	r3, [r7, #4]
 800a684:	f340 8084 	ble.w	800a790 <_scanf_float+0x278>
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	3301      	adds	r3, #1
 800a68c:	603b      	str	r3, [r7, #0]
 800a68e:	e766      	b.n	800a55e <_scanf_float+0x46>
 800a690:	eb1a 0f05 	cmn.w	sl, r5
 800a694:	f47f af70 	bne.w	800a578 <_scanf_float+0x60>
 800a698:	6822      	ldr	r2, [r4, #0]
 800a69a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a69e:	6022      	str	r2, [r4, #0]
 800a6a0:	f806 3b01 	strb.w	r3, [r6], #1
 800a6a4:	e7e4      	b.n	800a670 <_scanf_float+0x158>
 800a6a6:	6822      	ldr	r2, [r4, #0]
 800a6a8:	0610      	lsls	r0, r2, #24
 800a6aa:	f57f af65 	bpl.w	800a578 <_scanf_float+0x60>
 800a6ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a6b2:	e7f4      	b.n	800a69e <_scanf_float+0x186>
 800a6b4:	f1ba 0f00 	cmp.w	sl, #0
 800a6b8:	d10e      	bne.n	800a6d8 <_scanf_float+0x1c0>
 800a6ba:	f1b9 0f00 	cmp.w	r9, #0
 800a6be:	d10e      	bne.n	800a6de <_scanf_float+0x1c6>
 800a6c0:	6822      	ldr	r2, [r4, #0]
 800a6c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a6c6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a6ca:	d108      	bne.n	800a6de <_scanf_float+0x1c6>
 800a6cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a6d0:	6022      	str	r2, [r4, #0]
 800a6d2:	f04f 0a01 	mov.w	sl, #1
 800a6d6:	e7e3      	b.n	800a6a0 <_scanf_float+0x188>
 800a6d8:	f1ba 0f02 	cmp.w	sl, #2
 800a6dc:	d055      	beq.n	800a78a <_scanf_float+0x272>
 800a6de:	2d01      	cmp	r5, #1
 800a6e0:	d002      	beq.n	800a6e8 <_scanf_float+0x1d0>
 800a6e2:	2d04      	cmp	r5, #4
 800a6e4:	f47f af48 	bne.w	800a578 <_scanf_float+0x60>
 800a6e8:	3501      	adds	r5, #1
 800a6ea:	b2ed      	uxtb	r5, r5
 800a6ec:	e7d8      	b.n	800a6a0 <_scanf_float+0x188>
 800a6ee:	f1ba 0f01 	cmp.w	sl, #1
 800a6f2:	f47f af41 	bne.w	800a578 <_scanf_float+0x60>
 800a6f6:	f04f 0a02 	mov.w	sl, #2
 800a6fa:	e7d1      	b.n	800a6a0 <_scanf_float+0x188>
 800a6fc:	b97d      	cbnz	r5, 800a71e <_scanf_float+0x206>
 800a6fe:	f1b9 0f00 	cmp.w	r9, #0
 800a702:	f47f af3c 	bne.w	800a57e <_scanf_float+0x66>
 800a706:	6822      	ldr	r2, [r4, #0]
 800a708:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a70c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a710:	f47f af39 	bne.w	800a586 <_scanf_float+0x6e>
 800a714:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a718:	6022      	str	r2, [r4, #0]
 800a71a:	2501      	movs	r5, #1
 800a71c:	e7c0      	b.n	800a6a0 <_scanf_float+0x188>
 800a71e:	2d03      	cmp	r5, #3
 800a720:	d0e2      	beq.n	800a6e8 <_scanf_float+0x1d0>
 800a722:	2d05      	cmp	r5, #5
 800a724:	e7de      	b.n	800a6e4 <_scanf_float+0x1cc>
 800a726:	2d02      	cmp	r5, #2
 800a728:	f47f af26 	bne.w	800a578 <_scanf_float+0x60>
 800a72c:	2503      	movs	r5, #3
 800a72e:	e7b7      	b.n	800a6a0 <_scanf_float+0x188>
 800a730:	2d06      	cmp	r5, #6
 800a732:	f47f af21 	bne.w	800a578 <_scanf_float+0x60>
 800a736:	2507      	movs	r5, #7
 800a738:	e7b2      	b.n	800a6a0 <_scanf_float+0x188>
 800a73a:	6822      	ldr	r2, [r4, #0]
 800a73c:	0591      	lsls	r1, r2, #22
 800a73e:	f57f af1b 	bpl.w	800a578 <_scanf_float+0x60>
 800a742:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a746:	6022      	str	r2, [r4, #0]
 800a748:	f8cd 9004 	str.w	r9, [sp, #4]
 800a74c:	e7a8      	b.n	800a6a0 <_scanf_float+0x188>
 800a74e:	6822      	ldr	r2, [r4, #0]
 800a750:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a754:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a758:	d006      	beq.n	800a768 <_scanf_float+0x250>
 800a75a:	0550      	lsls	r0, r2, #21
 800a75c:	f57f af0c 	bpl.w	800a578 <_scanf_float+0x60>
 800a760:	f1b9 0f00 	cmp.w	r9, #0
 800a764:	f43f af0f 	beq.w	800a586 <_scanf_float+0x6e>
 800a768:	0591      	lsls	r1, r2, #22
 800a76a:	bf58      	it	pl
 800a76c:	9901      	ldrpl	r1, [sp, #4]
 800a76e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a772:	bf58      	it	pl
 800a774:	eba9 0101 	subpl.w	r1, r9, r1
 800a778:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a77c:	bf58      	it	pl
 800a77e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a782:	6022      	str	r2, [r4, #0]
 800a784:	f04f 0900 	mov.w	r9, #0
 800a788:	e78a      	b.n	800a6a0 <_scanf_float+0x188>
 800a78a:	f04f 0a03 	mov.w	sl, #3
 800a78e:	e787      	b.n	800a6a0 <_scanf_float+0x188>
 800a790:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a794:	4639      	mov	r1, r7
 800a796:	4640      	mov	r0, r8
 800a798:	4798      	blx	r3
 800a79a:	2800      	cmp	r0, #0
 800a79c:	f43f aedf 	beq.w	800a55e <_scanf_float+0x46>
 800a7a0:	e6ea      	b.n	800a578 <_scanf_float+0x60>
 800a7a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7aa:	463a      	mov	r2, r7
 800a7ac:	4640      	mov	r0, r8
 800a7ae:	4798      	blx	r3
 800a7b0:	6923      	ldr	r3, [r4, #16]
 800a7b2:	3b01      	subs	r3, #1
 800a7b4:	6123      	str	r3, [r4, #16]
 800a7b6:	e6ec      	b.n	800a592 <_scanf_float+0x7a>
 800a7b8:	1e6b      	subs	r3, r5, #1
 800a7ba:	2b06      	cmp	r3, #6
 800a7bc:	d825      	bhi.n	800a80a <_scanf_float+0x2f2>
 800a7be:	2d02      	cmp	r5, #2
 800a7c0:	d836      	bhi.n	800a830 <_scanf_float+0x318>
 800a7c2:	455e      	cmp	r6, fp
 800a7c4:	f67f aee8 	bls.w	800a598 <_scanf_float+0x80>
 800a7c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7cc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7d0:	463a      	mov	r2, r7
 800a7d2:	4640      	mov	r0, r8
 800a7d4:	4798      	blx	r3
 800a7d6:	6923      	ldr	r3, [r4, #16]
 800a7d8:	3b01      	subs	r3, #1
 800a7da:	6123      	str	r3, [r4, #16]
 800a7dc:	e7f1      	b.n	800a7c2 <_scanf_float+0x2aa>
 800a7de:	9802      	ldr	r0, [sp, #8]
 800a7e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7e4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a7e8:	9002      	str	r0, [sp, #8]
 800a7ea:	463a      	mov	r2, r7
 800a7ec:	4640      	mov	r0, r8
 800a7ee:	4798      	blx	r3
 800a7f0:	6923      	ldr	r3, [r4, #16]
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	6123      	str	r3, [r4, #16]
 800a7f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7fa:	fa5f fa8a 	uxtb.w	sl, sl
 800a7fe:	f1ba 0f02 	cmp.w	sl, #2
 800a802:	d1ec      	bne.n	800a7de <_scanf_float+0x2c6>
 800a804:	3d03      	subs	r5, #3
 800a806:	b2ed      	uxtb	r5, r5
 800a808:	1b76      	subs	r6, r6, r5
 800a80a:	6823      	ldr	r3, [r4, #0]
 800a80c:	05da      	lsls	r2, r3, #23
 800a80e:	d52f      	bpl.n	800a870 <_scanf_float+0x358>
 800a810:	055b      	lsls	r3, r3, #21
 800a812:	d510      	bpl.n	800a836 <_scanf_float+0x31e>
 800a814:	455e      	cmp	r6, fp
 800a816:	f67f aebf 	bls.w	800a598 <_scanf_float+0x80>
 800a81a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a81e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a822:	463a      	mov	r2, r7
 800a824:	4640      	mov	r0, r8
 800a826:	4798      	blx	r3
 800a828:	6923      	ldr	r3, [r4, #16]
 800a82a:	3b01      	subs	r3, #1
 800a82c:	6123      	str	r3, [r4, #16]
 800a82e:	e7f1      	b.n	800a814 <_scanf_float+0x2fc>
 800a830:	46aa      	mov	sl, r5
 800a832:	9602      	str	r6, [sp, #8]
 800a834:	e7df      	b.n	800a7f6 <_scanf_float+0x2de>
 800a836:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a83a:	6923      	ldr	r3, [r4, #16]
 800a83c:	2965      	cmp	r1, #101	; 0x65
 800a83e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a842:	f106 35ff 	add.w	r5, r6, #4294967295
 800a846:	6123      	str	r3, [r4, #16]
 800a848:	d00c      	beq.n	800a864 <_scanf_float+0x34c>
 800a84a:	2945      	cmp	r1, #69	; 0x45
 800a84c:	d00a      	beq.n	800a864 <_scanf_float+0x34c>
 800a84e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a852:	463a      	mov	r2, r7
 800a854:	4640      	mov	r0, r8
 800a856:	4798      	blx	r3
 800a858:	6923      	ldr	r3, [r4, #16]
 800a85a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a85e:	3b01      	subs	r3, #1
 800a860:	1eb5      	subs	r5, r6, #2
 800a862:	6123      	str	r3, [r4, #16]
 800a864:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a868:	463a      	mov	r2, r7
 800a86a:	4640      	mov	r0, r8
 800a86c:	4798      	blx	r3
 800a86e:	462e      	mov	r6, r5
 800a870:	6825      	ldr	r5, [r4, #0]
 800a872:	f015 0510 	ands.w	r5, r5, #16
 800a876:	d158      	bne.n	800a92a <_scanf_float+0x412>
 800a878:	7035      	strb	r5, [r6, #0]
 800a87a:	6823      	ldr	r3, [r4, #0]
 800a87c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a880:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a884:	d11c      	bne.n	800a8c0 <_scanf_float+0x3a8>
 800a886:	9b01      	ldr	r3, [sp, #4]
 800a888:	454b      	cmp	r3, r9
 800a88a:	eba3 0209 	sub.w	r2, r3, r9
 800a88e:	d124      	bne.n	800a8da <_scanf_float+0x3c2>
 800a890:	2200      	movs	r2, #0
 800a892:	4659      	mov	r1, fp
 800a894:	4640      	mov	r0, r8
 800a896:	f7ff f9d3 	bl	8009c40 <_strtod_r>
 800a89a:	9b03      	ldr	r3, [sp, #12]
 800a89c:	6821      	ldr	r1, [r4, #0]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f011 0f02 	tst.w	r1, #2
 800a8a4:	ec57 6b10 	vmov	r6, r7, d0
 800a8a8:	f103 0204 	add.w	r2, r3, #4
 800a8ac:	d020      	beq.n	800a8f0 <_scanf_float+0x3d8>
 800a8ae:	9903      	ldr	r1, [sp, #12]
 800a8b0:	600a      	str	r2, [r1, #0]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	e9c3 6700 	strd	r6, r7, [r3]
 800a8b8:	68e3      	ldr	r3, [r4, #12]
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	60e3      	str	r3, [r4, #12]
 800a8be:	e66c      	b.n	800a59a <_scanf_float+0x82>
 800a8c0:	9b04      	ldr	r3, [sp, #16]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d0e4      	beq.n	800a890 <_scanf_float+0x378>
 800a8c6:	9905      	ldr	r1, [sp, #20]
 800a8c8:	230a      	movs	r3, #10
 800a8ca:	462a      	mov	r2, r5
 800a8cc:	3101      	adds	r1, #1
 800a8ce:	4640      	mov	r0, r8
 800a8d0:	f002 fa0e 	bl	800ccf0 <_strtol_r>
 800a8d4:	9b04      	ldr	r3, [sp, #16]
 800a8d6:	9e05      	ldr	r6, [sp, #20]
 800a8d8:	1ac2      	subs	r2, r0, r3
 800a8da:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a8de:	429e      	cmp	r6, r3
 800a8e0:	bf28      	it	cs
 800a8e2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a8e6:	4912      	ldr	r1, [pc, #72]	; (800a930 <_scanf_float+0x418>)
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	f000 f8e7 	bl	800aabc <siprintf>
 800a8ee:	e7cf      	b.n	800a890 <_scanf_float+0x378>
 800a8f0:	f011 0f04 	tst.w	r1, #4
 800a8f4:	9903      	ldr	r1, [sp, #12]
 800a8f6:	600a      	str	r2, [r1, #0]
 800a8f8:	d1db      	bne.n	800a8b2 <_scanf_float+0x39a>
 800a8fa:	f8d3 8000 	ldr.w	r8, [r3]
 800a8fe:	ee10 2a10 	vmov	r2, s0
 800a902:	ee10 0a10 	vmov	r0, s0
 800a906:	463b      	mov	r3, r7
 800a908:	4639      	mov	r1, r7
 800a90a:	f7f6 f90f 	bl	8000b2c <__aeabi_dcmpun>
 800a90e:	b128      	cbz	r0, 800a91c <_scanf_float+0x404>
 800a910:	4808      	ldr	r0, [pc, #32]	; (800a934 <_scanf_float+0x41c>)
 800a912:	f000 fa7d 	bl	800ae10 <nanf>
 800a916:	ed88 0a00 	vstr	s0, [r8]
 800a91a:	e7cd      	b.n	800a8b8 <_scanf_float+0x3a0>
 800a91c:	4630      	mov	r0, r6
 800a91e:	4639      	mov	r1, r7
 800a920:	f7f6 f962 	bl	8000be8 <__aeabi_d2f>
 800a924:	f8c8 0000 	str.w	r0, [r8]
 800a928:	e7c6      	b.n	800a8b8 <_scanf_float+0x3a0>
 800a92a:	2500      	movs	r5, #0
 800a92c:	e635      	b.n	800a59a <_scanf_float+0x82>
 800a92e:	bf00      	nop
 800a930:	0800e2b3 	.word	0x0800e2b3
 800a934:	0800e56b 	.word	0x0800e56b

0800a938 <std>:
 800a938:	2300      	movs	r3, #0
 800a93a:	b510      	push	{r4, lr}
 800a93c:	4604      	mov	r4, r0
 800a93e:	e9c0 3300 	strd	r3, r3, [r0]
 800a942:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a946:	6083      	str	r3, [r0, #8]
 800a948:	8181      	strh	r1, [r0, #12]
 800a94a:	6643      	str	r3, [r0, #100]	; 0x64
 800a94c:	81c2      	strh	r2, [r0, #14]
 800a94e:	6183      	str	r3, [r0, #24]
 800a950:	4619      	mov	r1, r3
 800a952:	2208      	movs	r2, #8
 800a954:	305c      	adds	r0, #92	; 0x5c
 800a956:	f000 f942 	bl	800abde <memset>
 800a95a:	4b0d      	ldr	r3, [pc, #52]	; (800a990 <std+0x58>)
 800a95c:	6263      	str	r3, [r4, #36]	; 0x24
 800a95e:	4b0d      	ldr	r3, [pc, #52]	; (800a994 <std+0x5c>)
 800a960:	62a3      	str	r3, [r4, #40]	; 0x28
 800a962:	4b0d      	ldr	r3, [pc, #52]	; (800a998 <std+0x60>)
 800a964:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a966:	4b0d      	ldr	r3, [pc, #52]	; (800a99c <std+0x64>)
 800a968:	6323      	str	r3, [r4, #48]	; 0x30
 800a96a:	4b0d      	ldr	r3, [pc, #52]	; (800a9a0 <std+0x68>)
 800a96c:	6224      	str	r4, [r4, #32]
 800a96e:	429c      	cmp	r4, r3
 800a970:	d006      	beq.n	800a980 <std+0x48>
 800a972:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a976:	4294      	cmp	r4, r2
 800a978:	d002      	beq.n	800a980 <std+0x48>
 800a97a:	33d0      	adds	r3, #208	; 0xd0
 800a97c:	429c      	cmp	r4, r3
 800a97e:	d105      	bne.n	800a98c <std+0x54>
 800a980:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a988:	f000 ba28 	b.w	800addc <__retarget_lock_init_recursive>
 800a98c:	bd10      	pop	{r4, pc}
 800a98e:	bf00      	nop
 800a990:	0800ab55 	.word	0x0800ab55
 800a994:	0800ab7b 	.word	0x0800ab7b
 800a998:	0800abb3 	.word	0x0800abb3
 800a99c:	0800abd7 	.word	0x0800abd7
 800a9a0:	20005924 	.word	0x20005924

0800a9a4 <stdio_exit_handler>:
 800a9a4:	4a02      	ldr	r2, [pc, #8]	; (800a9b0 <stdio_exit_handler+0xc>)
 800a9a6:	4903      	ldr	r1, [pc, #12]	; (800a9b4 <stdio_exit_handler+0x10>)
 800a9a8:	4803      	ldr	r0, [pc, #12]	; (800a9b8 <stdio_exit_handler+0x14>)
 800a9aa:	f000 b869 	b.w	800aa80 <_fwalk_sglue>
 800a9ae:	bf00      	nop
 800a9b0:	20000014 	.word	0x20000014
 800a9b4:	0800d70d 	.word	0x0800d70d
 800a9b8:	2000018c 	.word	0x2000018c

0800a9bc <cleanup_stdio>:
 800a9bc:	6841      	ldr	r1, [r0, #4]
 800a9be:	4b0c      	ldr	r3, [pc, #48]	; (800a9f0 <cleanup_stdio+0x34>)
 800a9c0:	4299      	cmp	r1, r3
 800a9c2:	b510      	push	{r4, lr}
 800a9c4:	4604      	mov	r4, r0
 800a9c6:	d001      	beq.n	800a9cc <cleanup_stdio+0x10>
 800a9c8:	f002 fea0 	bl	800d70c <_fflush_r>
 800a9cc:	68a1      	ldr	r1, [r4, #8]
 800a9ce:	4b09      	ldr	r3, [pc, #36]	; (800a9f4 <cleanup_stdio+0x38>)
 800a9d0:	4299      	cmp	r1, r3
 800a9d2:	d002      	beq.n	800a9da <cleanup_stdio+0x1e>
 800a9d4:	4620      	mov	r0, r4
 800a9d6:	f002 fe99 	bl	800d70c <_fflush_r>
 800a9da:	68e1      	ldr	r1, [r4, #12]
 800a9dc:	4b06      	ldr	r3, [pc, #24]	; (800a9f8 <cleanup_stdio+0x3c>)
 800a9de:	4299      	cmp	r1, r3
 800a9e0:	d004      	beq.n	800a9ec <cleanup_stdio+0x30>
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9e8:	f002 be90 	b.w	800d70c <_fflush_r>
 800a9ec:	bd10      	pop	{r4, pc}
 800a9ee:	bf00      	nop
 800a9f0:	20005924 	.word	0x20005924
 800a9f4:	2000598c 	.word	0x2000598c
 800a9f8:	200059f4 	.word	0x200059f4

0800a9fc <global_stdio_init.part.0>:
 800a9fc:	b510      	push	{r4, lr}
 800a9fe:	4b0b      	ldr	r3, [pc, #44]	; (800aa2c <global_stdio_init.part.0+0x30>)
 800aa00:	4c0b      	ldr	r4, [pc, #44]	; (800aa30 <global_stdio_init.part.0+0x34>)
 800aa02:	4a0c      	ldr	r2, [pc, #48]	; (800aa34 <global_stdio_init.part.0+0x38>)
 800aa04:	601a      	str	r2, [r3, #0]
 800aa06:	4620      	mov	r0, r4
 800aa08:	2200      	movs	r2, #0
 800aa0a:	2104      	movs	r1, #4
 800aa0c:	f7ff ff94 	bl	800a938 <std>
 800aa10:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800aa14:	2201      	movs	r2, #1
 800aa16:	2109      	movs	r1, #9
 800aa18:	f7ff ff8e 	bl	800a938 <std>
 800aa1c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800aa20:	2202      	movs	r2, #2
 800aa22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa26:	2112      	movs	r1, #18
 800aa28:	f7ff bf86 	b.w	800a938 <std>
 800aa2c:	20005a5c 	.word	0x20005a5c
 800aa30:	20005924 	.word	0x20005924
 800aa34:	0800a9a5 	.word	0x0800a9a5

0800aa38 <__sfp_lock_acquire>:
 800aa38:	4801      	ldr	r0, [pc, #4]	; (800aa40 <__sfp_lock_acquire+0x8>)
 800aa3a:	f000 b9d0 	b.w	800adde <__retarget_lock_acquire_recursive>
 800aa3e:	bf00      	nop
 800aa40:	20005a65 	.word	0x20005a65

0800aa44 <__sfp_lock_release>:
 800aa44:	4801      	ldr	r0, [pc, #4]	; (800aa4c <__sfp_lock_release+0x8>)
 800aa46:	f000 b9cb 	b.w	800ade0 <__retarget_lock_release_recursive>
 800aa4a:	bf00      	nop
 800aa4c:	20005a65 	.word	0x20005a65

0800aa50 <__sinit>:
 800aa50:	b510      	push	{r4, lr}
 800aa52:	4604      	mov	r4, r0
 800aa54:	f7ff fff0 	bl	800aa38 <__sfp_lock_acquire>
 800aa58:	6a23      	ldr	r3, [r4, #32]
 800aa5a:	b11b      	cbz	r3, 800aa64 <__sinit+0x14>
 800aa5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa60:	f7ff bff0 	b.w	800aa44 <__sfp_lock_release>
 800aa64:	4b04      	ldr	r3, [pc, #16]	; (800aa78 <__sinit+0x28>)
 800aa66:	6223      	str	r3, [r4, #32]
 800aa68:	4b04      	ldr	r3, [pc, #16]	; (800aa7c <__sinit+0x2c>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d1f5      	bne.n	800aa5c <__sinit+0xc>
 800aa70:	f7ff ffc4 	bl	800a9fc <global_stdio_init.part.0>
 800aa74:	e7f2      	b.n	800aa5c <__sinit+0xc>
 800aa76:	bf00      	nop
 800aa78:	0800a9bd 	.word	0x0800a9bd
 800aa7c:	20005a5c 	.word	0x20005a5c

0800aa80 <_fwalk_sglue>:
 800aa80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa84:	4607      	mov	r7, r0
 800aa86:	4688      	mov	r8, r1
 800aa88:	4614      	mov	r4, r2
 800aa8a:	2600      	movs	r6, #0
 800aa8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa90:	f1b9 0901 	subs.w	r9, r9, #1
 800aa94:	d505      	bpl.n	800aaa2 <_fwalk_sglue+0x22>
 800aa96:	6824      	ldr	r4, [r4, #0]
 800aa98:	2c00      	cmp	r4, #0
 800aa9a:	d1f7      	bne.n	800aa8c <_fwalk_sglue+0xc>
 800aa9c:	4630      	mov	r0, r6
 800aa9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaa2:	89ab      	ldrh	r3, [r5, #12]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d907      	bls.n	800aab8 <_fwalk_sglue+0x38>
 800aaa8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aaac:	3301      	adds	r3, #1
 800aaae:	d003      	beq.n	800aab8 <_fwalk_sglue+0x38>
 800aab0:	4629      	mov	r1, r5
 800aab2:	4638      	mov	r0, r7
 800aab4:	47c0      	blx	r8
 800aab6:	4306      	orrs	r6, r0
 800aab8:	3568      	adds	r5, #104	; 0x68
 800aaba:	e7e9      	b.n	800aa90 <_fwalk_sglue+0x10>

0800aabc <siprintf>:
 800aabc:	b40e      	push	{r1, r2, r3}
 800aabe:	b500      	push	{lr}
 800aac0:	b09c      	sub	sp, #112	; 0x70
 800aac2:	ab1d      	add	r3, sp, #116	; 0x74
 800aac4:	9002      	str	r0, [sp, #8]
 800aac6:	9006      	str	r0, [sp, #24]
 800aac8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aacc:	4809      	ldr	r0, [pc, #36]	; (800aaf4 <siprintf+0x38>)
 800aace:	9107      	str	r1, [sp, #28]
 800aad0:	9104      	str	r1, [sp, #16]
 800aad2:	4909      	ldr	r1, [pc, #36]	; (800aaf8 <siprintf+0x3c>)
 800aad4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aad8:	9105      	str	r1, [sp, #20]
 800aada:	6800      	ldr	r0, [r0, #0]
 800aadc:	9301      	str	r3, [sp, #4]
 800aade:	a902      	add	r1, sp, #8
 800aae0:	f002 f970 	bl	800cdc4 <_svfiprintf_r>
 800aae4:	9b02      	ldr	r3, [sp, #8]
 800aae6:	2200      	movs	r2, #0
 800aae8:	701a      	strb	r2, [r3, #0]
 800aaea:	b01c      	add	sp, #112	; 0x70
 800aaec:	f85d eb04 	ldr.w	lr, [sp], #4
 800aaf0:	b003      	add	sp, #12
 800aaf2:	4770      	bx	lr
 800aaf4:	200001d8 	.word	0x200001d8
 800aaf8:	ffff0208 	.word	0xffff0208

0800aafc <siscanf>:
 800aafc:	b40e      	push	{r1, r2, r3}
 800aafe:	b510      	push	{r4, lr}
 800ab00:	b09f      	sub	sp, #124	; 0x7c
 800ab02:	ac21      	add	r4, sp, #132	; 0x84
 800ab04:	f44f 7101 	mov.w	r1, #516	; 0x204
 800ab08:	f854 2b04 	ldr.w	r2, [r4], #4
 800ab0c:	9201      	str	r2, [sp, #4]
 800ab0e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800ab12:	9004      	str	r0, [sp, #16]
 800ab14:	9008      	str	r0, [sp, #32]
 800ab16:	f7f5 fbab 	bl	8000270 <strlen>
 800ab1a:	4b0c      	ldr	r3, [pc, #48]	; (800ab4c <siscanf+0x50>)
 800ab1c:	9005      	str	r0, [sp, #20]
 800ab1e:	9009      	str	r0, [sp, #36]	; 0x24
 800ab20:	930d      	str	r3, [sp, #52]	; 0x34
 800ab22:	480b      	ldr	r0, [pc, #44]	; (800ab50 <siscanf+0x54>)
 800ab24:	9a01      	ldr	r2, [sp, #4]
 800ab26:	6800      	ldr	r0, [r0, #0]
 800ab28:	9403      	str	r4, [sp, #12]
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	9311      	str	r3, [sp, #68]	; 0x44
 800ab2e:	9316      	str	r3, [sp, #88]	; 0x58
 800ab30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ab34:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ab38:	a904      	add	r1, sp, #16
 800ab3a:	4623      	mov	r3, r4
 800ab3c:	f002 fa9a 	bl	800d074 <__ssvfiscanf_r>
 800ab40:	b01f      	add	sp, #124	; 0x7c
 800ab42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab46:	b003      	add	sp, #12
 800ab48:	4770      	bx	lr
 800ab4a:	bf00      	nop
 800ab4c:	0800ab77 	.word	0x0800ab77
 800ab50:	200001d8 	.word	0x200001d8

0800ab54 <__sread>:
 800ab54:	b510      	push	{r4, lr}
 800ab56:	460c      	mov	r4, r1
 800ab58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab5c:	f000 f8e0 	bl	800ad20 <_read_r>
 800ab60:	2800      	cmp	r0, #0
 800ab62:	bfab      	itete	ge
 800ab64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ab66:	89a3      	ldrhlt	r3, [r4, #12]
 800ab68:	181b      	addge	r3, r3, r0
 800ab6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ab6e:	bfac      	ite	ge
 800ab70:	6563      	strge	r3, [r4, #84]	; 0x54
 800ab72:	81a3      	strhlt	r3, [r4, #12]
 800ab74:	bd10      	pop	{r4, pc}

0800ab76 <__seofread>:
 800ab76:	2000      	movs	r0, #0
 800ab78:	4770      	bx	lr

0800ab7a <__swrite>:
 800ab7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab7e:	461f      	mov	r7, r3
 800ab80:	898b      	ldrh	r3, [r1, #12]
 800ab82:	05db      	lsls	r3, r3, #23
 800ab84:	4605      	mov	r5, r0
 800ab86:	460c      	mov	r4, r1
 800ab88:	4616      	mov	r6, r2
 800ab8a:	d505      	bpl.n	800ab98 <__swrite+0x1e>
 800ab8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab90:	2302      	movs	r3, #2
 800ab92:	2200      	movs	r2, #0
 800ab94:	f000 f8b2 	bl	800acfc <_lseek_r>
 800ab98:	89a3      	ldrh	r3, [r4, #12]
 800ab9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aba2:	81a3      	strh	r3, [r4, #12]
 800aba4:	4632      	mov	r2, r6
 800aba6:	463b      	mov	r3, r7
 800aba8:	4628      	mov	r0, r5
 800abaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abae:	f000 b8d9 	b.w	800ad64 <_write_r>

0800abb2 <__sseek>:
 800abb2:	b510      	push	{r4, lr}
 800abb4:	460c      	mov	r4, r1
 800abb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abba:	f000 f89f 	bl	800acfc <_lseek_r>
 800abbe:	1c43      	adds	r3, r0, #1
 800abc0:	89a3      	ldrh	r3, [r4, #12]
 800abc2:	bf15      	itete	ne
 800abc4:	6560      	strne	r0, [r4, #84]	; 0x54
 800abc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800abca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800abce:	81a3      	strheq	r3, [r4, #12]
 800abd0:	bf18      	it	ne
 800abd2:	81a3      	strhne	r3, [r4, #12]
 800abd4:	bd10      	pop	{r4, pc}

0800abd6 <__sclose>:
 800abd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abda:	f000 b87f 	b.w	800acdc <_close_r>

0800abde <memset>:
 800abde:	4402      	add	r2, r0
 800abe0:	4603      	mov	r3, r0
 800abe2:	4293      	cmp	r3, r2
 800abe4:	d100      	bne.n	800abe8 <memset+0xa>
 800abe6:	4770      	bx	lr
 800abe8:	f803 1b01 	strb.w	r1, [r3], #1
 800abec:	e7f9      	b.n	800abe2 <memset+0x4>

0800abee <strchr>:
 800abee:	b2c9      	uxtb	r1, r1
 800abf0:	4603      	mov	r3, r0
 800abf2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abf6:	b11a      	cbz	r2, 800ac00 <strchr+0x12>
 800abf8:	428a      	cmp	r2, r1
 800abfa:	d1f9      	bne.n	800abf0 <strchr+0x2>
 800abfc:	4618      	mov	r0, r3
 800abfe:	4770      	bx	lr
 800ac00:	2900      	cmp	r1, #0
 800ac02:	bf18      	it	ne
 800ac04:	2300      	movne	r3, #0
 800ac06:	e7f9      	b.n	800abfc <strchr+0xe>

0800ac08 <strncat>:
 800ac08:	b530      	push	{r4, r5, lr}
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	7825      	ldrb	r5, [r4, #0]
 800ac0e:	4623      	mov	r3, r4
 800ac10:	3401      	adds	r4, #1
 800ac12:	2d00      	cmp	r5, #0
 800ac14:	d1fa      	bne.n	800ac0c <strncat+0x4>
 800ac16:	3a01      	subs	r2, #1
 800ac18:	d304      	bcc.n	800ac24 <strncat+0x1c>
 800ac1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac1e:	f803 4b01 	strb.w	r4, [r3], #1
 800ac22:	b904      	cbnz	r4, 800ac26 <strncat+0x1e>
 800ac24:	bd30      	pop	{r4, r5, pc}
 800ac26:	2a00      	cmp	r2, #0
 800ac28:	d1f5      	bne.n	800ac16 <strncat+0xe>
 800ac2a:	701a      	strb	r2, [r3, #0]
 800ac2c:	e7f3      	b.n	800ac16 <strncat+0xe>

0800ac2e <strncmp>:
 800ac2e:	b510      	push	{r4, lr}
 800ac30:	b16a      	cbz	r2, 800ac4e <strncmp+0x20>
 800ac32:	3901      	subs	r1, #1
 800ac34:	1884      	adds	r4, r0, r2
 800ac36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac3a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ac3e:	429a      	cmp	r2, r3
 800ac40:	d103      	bne.n	800ac4a <strncmp+0x1c>
 800ac42:	42a0      	cmp	r0, r4
 800ac44:	d001      	beq.n	800ac4a <strncmp+0x1c>
 800ac46:	2a00      	cmp	r2, #0
 800ac48:	d1f5      	bne.n	800ac36 <strncmp+0x8>
 800ac4a:	1ad0      	subs	r0, r2, r3
 800ac4c:	bd10      	pop	{r4, pc}
 800ac4e:	4610      	mov	r0, r2
 800ac50:	e7fc      	b.n	800ac4c <strncmp+0x1e>

0800ac52 <__strtok_r>:
 800ac52:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac54:	b908      	cbnz	r0, 800ac5a <__strtok_r+0x8>
 800ac56:	6810      	ldr	r0, [r2, #0]
 800ac58:	b188      	cbz	r0, 800ac7e <__strtok_r+0x2c>
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ac62:	460f      	mov	r7, r1
 800ac64:	f817 6b01 	ldrb.w	r6, [r7], #1
 800ac68:	b91e      	cbnz	r6, 800ac72 <__strtok_r+0x20>
 800ac6a:	b965      	cbnz	r5, 800ac86 <__strtok_r+0x34>
 800ac6c:	6015      	str	r5, [r2, #0]
 800ac6e:	4628      	mov	r0, r5
 800ac70:	e005      	b.n	800ac7e <__strtok_r+0x2c>
 800ac72:	42b5      	cmp	r5, r6
 800ac74:	d1f6      	bne.n	800ac64 <__strtok_r+0x12>
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d1f0      	bne.n	800ac5c <__strtok_r+0xa>
 800ac7a:	6014      	str	r4, [r2, #0]
 800ac7c:	7003      	strb	r3, [r0, #0]
 800ac7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac80:	461c      	mov	r4, r3
 800ac82:	e00c      	b.n	800ac9e <__strtok_r+0x4c>
 800ac84:	b915      	cbnz	r5, 800ac8c <__strtok_r+0x3a>
 800ac86:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ac8a:	460e      	mov	r6, r1
 800ac8c:	f816 5b01 	ldrb.w	r5, [r6], #1
 800ac90:	42ab      	cmp	r3, r5
 800ac92:	d1f7      	bne.n	800ac84 <__strtok_r+0x32>
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d0f3      	beq.n	800ac80 <__strtok_r+0x2e>
 800ac98:	2300      	movs	r3, #0
 800ac9a:	f804 3c01 	strb.w	r3, [r4, #-1]
 800ac9e:	6014      	str	r4, [r2, #0]
 800aca0:	e7ed      	b.n	800ac7e <__strtok_r+0x2c>

0800aca2 <strtok_r>:
 800aca2:	2301      	movs	r3, #1
 800aca4:	f7ff bfd5 	b.w	800ac52 <__strtok_r>

0800aca8 <strstr>:
 800aca8:	780a      	ldrb	r2, [r1, #0]
 800acaa:	b570      	push	{r4, r5, r6, lr}
 800acac:	b96a      	cbnz	r2, 800acca <strstr+0x22>
 800acae:	bd70      	pop	{r4, r5, r6, pc}
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d109      	bne.n	800acc8 <strstr+0x20>
 800acb4:	460c      	mov	r4, r1
 800acb6:	4605      	mov	r5, r0
 800acb8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d0f6      	beq.n	800acae <strstr+0x6>
 800acc0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800acc4:	429e      	cmp	r6, r3
 800acc6:	d0f7      	beq.n	800acb8 <strstr+0x10>
 800acc8:	3001      	adds	r0, #1
 800acca:	7803      	ldrb	r3, [r0, #0]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d1ef      	bne.n	800acb0 <strstr+0x8>
 800acd0:	4618      	mov	r0, r3
 800acd2:	e7ec      	b.n	800acae <strstr+0x6>

0800acd4 <_localeconv_r>:
 800acd4:	4800      	ldr	r0, [pc, #0]	; (800acd8 <_localeconv_r+0x4>)
 800acd6:	4770      	bx	lr
 800acd8:	20000110 	.word	0x20000110

0800acdc <_close_r>:
 800acdc:	b538      	push	{r3, r4, r5, lr}
 800acde:	4d06      	ldr	r5, [pc, #24]	; (800acf8 <_close_r+0x1c>)
 800ace0:	2300      	movs	r3, #0
 800ace2:	4604      	mov	r4, r0
 800ace4:	4608      	mov	r0, r1
 800ace6:	602b      	str	r3, [r5, #0]
 800ace8:	f7f8 fecd 	bl	8003a86 <_close>
 800acec:	1c43      	adds	r3, r0, #1
 800acee:	d102      	bne.n	800acf6 <_close_r+0x1a>
 800acf0:	682b      	ldr	r3, [r5, #0]
 800acf2:	b103      	cbz	r3, 800acf6 <_close_r+0x1a>
 800acf4:	6023      	str	r3, [r4, #0]
 800acf6:	bd38      	pop	{r3, r4, r5, pc}
 800acf8:	20005a60 	.word	0x20005a60

0800acfc <_lseek_r>:
 800acfc:	b538      	push	{r3, r4, r5, lr}
 800acfe:	4d07      	ldr	r5, [pc, #28]	; (800ad1c <_lseek_r+0x20>)
 800ad00:	4604      	mov	r4, r0
 800ad02:	4608      	mov	r0, r1
 800ad04:	4611      	mov	r1, r2
 800ad06:	2200      	movs	r2, #0
 800ad08:	602a      	str	r2, [r5, #0]
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	f7f8 fee2 	bl	8003ad4 <_lseek>
 800ad10:	1c43      	adds	r3, r0, #1
 800ad12:	d102      	bne.n	800ad1a <_lseek_r+0x1e>
 800ad14:	682b      	ldr	r3, [r5, #0]
 800ad16:	b103      	cbz	r3, 800ad1a <_lseek_r+0x1e>
 800ad18:	6023      	str	r3, [r4, #0]
 800ad1a:	bd38      	pop	{r3, r4, r5, pc}
 800ad1c:	20005a60 	.word	0x20005a60

0800ad20 <_read_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	4d07      	ldr	r5, [pc, #28]	; (800ad40 <_read_r+0x20>)
 800ad24:	4604      	mov	r4, r0
 800ad26:	4608      	mov	r0, r1
 800ad28:	4611      	mov	r1, r2
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	602a      	str	r2, [r5, #0]
 800ad2e:	461a      	mov	r2, r3
 800ad30:	f7f8 fe70 	bl	8003a14 <_read>
 800ad34:	1c43      	adds	r3, r0, #1
 800ad36:	d102      	bne.n	800ad3e <_read_r+0x1e>
 800ad38:	682b      	ldr	r3, [r5, #0]
 800ad3a:	b103      	cbz	r3, 800ad3e <_read_r+0x1e>
 800ad3c:	6023      	str	r3, [r4, #0]
 800ad3e:	bd38      	pop	{r3, r4, r5, pc}
 800ad40:	20005a60 	.word	0x20005a60

0800ad44 <_sbrk_r>:
 800ad44:	b538      	push	{r3, r4, r5, lr}
 800ad46:	4d06      	ldr	r5, [pc, #24]	; (800ad60 <_sbrk_r+0x1c>)
 800ad48:	2300      	movs	r3, #0
 800ad4a:	4604      	mov	r4, r0
 800ad4c:	4608      	mov	r0, r1
 800ad4e:	602b      	str	r3, [r5, #0]
 800ad50:	f7f8 fece 	bl	8003af0 <_sbrk>
 800ad54:	1c43      	adds	r3, r0, #1
 800ad56:	d102      	bne.n	800ad5e <_sbrk_r+0x1a>
 800ad58:	682b      	ldr	r3, [r5, #0]
 800ad5a:	b103      	cbz	r3, 800ad5e <_sbrk_r+0x1a>
 800ad5c:	6023      	str	r3, [r4, #0]
 800ad5e:	bd38      	pop	{r3, r4, r5, pc}
 800ad60:	20005a60 	.word	0x20005a60

0800ad64 <_write_r>:
 800ad64:	b538      	push	{r3, r4, r5, lr}
 800ad66:	4d07      	ldr	r5, [pc, #28]	; (800ad84 <_write_r+0x20>)
 800ad68:	4604      	mov	r4, r0
 800ad6a:	4608      	mov	r0, r1
 800ad6c:	4611      	mov	r1, r2
 800ad6e:	2200      	movs	r2, #0
 800ad70:	602a      	str	r2, [r5, #0]
 800ad72:	461a      	mov	r2, r3
 800ad74:	f7f8 fe6b 	bl	8003a4e <_write>
 800ad78:	1c43      	adds	r3, r0, #1
 800ad7a:	d102      	bne.n	800ad82 <_write_r+0x1e>
 800ad7c:	682b      	ldr	r3, [r5, #0]
 800ad7e:	b103      	cbz	r3, 800ad82 <_write_r+0x1e>
 800ad80:	6023      	str	r3, [r4, #0]
 800ad82:	bd38      	pop	{r3, r4, r5, pc}
 800ad84:	20005a60 	.word	0x20005a60

0800ad88 <__errno>:
 800ad88:	4b01      	ldr	r3, [pc, #4]	; (800ad90 <__errno+0x8>)
 800ad8a:	6818      	ldr	r0, [r3, #0]
 800ad8c:	4770      	bx	lr
 800ad8e:	bf00      	nop
 800ad90:	200001d8 	.word	0x200001d8

0800ad94 <__libc_init_array>:
 800ad94:	b570      	push	{r4, r5, r6, lr}
 800ad96:	4d0d      	ldr	r5, [pc, #52]	; (800adcc <__libc_init_array+0x38>)
 800ad98:	4c0d      	ldr	r4, [pc, #52]	; (800add0 <__libc_init_array+0x3c>)
 800ad9a:	1b64      	subs	r4, r4, r5
 800ad9c:	10a4      	asrs	r4, r4, #2
 800ad9e:	2600      	movs	r6, #0
 800ada0:	42a6      	cmp	r6, r4
 800ada2:	d109      	bne.n	800adb8 <__libc_init_array+0x24>
 800ada4:	4d0b      	ldr	r5, [pc, #44]	; (800add4 <__libc_init_array+0x40>)
 800ada6:	4c0c      	ldr	r4, [pc, #48]	; (800add8 <__libc_init_array+0x44>)
 800ada8:	f003 f8c8 	bl	800df3c <_init>
 800adac:	1b64      	subs	r4, r4, r5
 800adae:	10a4      	asrs	r4, r4, #2
 800adb0:	2600      	movs	r6, #0
 800adb2:	42a6      	cmp	r6, r4
 800adb4:	d105      	bne.n	800adc2 <__libc_init_array+0x2e>
 800adb6:	bd70      	pop	{r4, r5, r6, pc}
 800adb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800adbc:	4798      	blx	r3
 800adbe:	3601      	adds	r6, #1
 800adc0:	e7ee      	b.n	800ada0 <__libc_init_array+0xc>
 800adc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800adc6:	4798      	blx	r3
 800adc8:	3601      	adds	r6, #1
 800adca:	e7f2      	b.n	800adb2 <__libc_init_array+0x1e>
 800adcc:	0800e574 	.word	0x0800e574
 800add0:	0800e574 	.word	0x0800e574
 800add4:	0800e574 	.word	0x0800e574
 800add8:	0800e578 	.word	0x0800e578

0800addc <__retarget_lock_init_recursive>:
 800addc:	4770      	bx	lr

0800adde <__retarget_lock_acquire_recursive>:
 800adde:	4770      	bx	lr

0800ade0 <__retarget_lock_release_recursive>:
 800ade0:	4770      	bx	lr

0800ade2 <memcpy>:
 800ade2:	440a      	add	r2, r1
 800ade4:	4291      	cmp	r1, r2
 800ade6:	f100 33ff 	add.w	r3, r0, #4294967295
 800adea:	d100      	bne.n	800adee <memcpy+0xc>
 800adec:	4770      	bx	lr
 800adee:	b510      	push	{r4, lr}
 800adf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adf8:	4291      	cmp	r1, r2
 800adfa:	d1f9      	bne.n	800adf0 <memcpy+0xe>
 800adfc:	bd10      	pop	{r4, pc}
	...

0800ae00 <nan>:
 800ae00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ae08 <nan+0x8>
 800ae04:	4770      	bx	lr
 800ae06:	bf00      	nop
 800ae08:	00000000 	.word	0x00000000
 800ae0c:	7ff80000 	.word	0x7ff80000

0800ae10 <nanf>:
 800ae10:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ae18 <nanf+0x8>
 800ae14:	4770      	bx	lr
 800ae16:	bf00      	nop
 800ae18:	7fc00000 	.word	0x7fc00000

0800ae1c <quorem>:
 800ae1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae20:	6903      	ldr	r3, [r0, #16]
 800ae22:	690c      	ldr	r4, [r1, #16]
 800ae24:	42a3      	cmp	r3, r4
 800ae26:	4607      	mov	r7, r0
 800ae28:	db7e      	blt.n	800af28 <quorem+0x10c>
 800ae2a:	3c01      	subs	r4, #1
 800ae2c:	f101 0814 	add.w	r8, r1, #20
 800ae30:	f100 0514 	add.w	r5, r0, #20
 800ae34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae38:	9301      	str	r3, [sp, #4]
 800ae3a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ae3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae42:	3301      	adds	r3, #1
 800ae44:	429a      	cmp	r2, r3
 800ae46:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ae4a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae4e:	fbb2 f6f3 	udiv	r6, r2, r3
 800ae52:	d331      	bcc.n	800aeb8 <quorem+0x9c>
 800ae54:	f04f 0e00 	mov.w	lr, #0
 800ae58:	4640      	mov	r0, r8
 800ae5a:	46ac      	mov	ip, r5
 800ae5c:	46f2      	mov	sl, lr
 800ae5e:	f850 2b04 	ldr.w	r2, [r0], #4
 800ae62:	b293      	uxth	r3, r2
 800ae64:	fb06 e303 	mla	r3, r6, r3, lr
 800ae68:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ae6c:	0c1a      	lsrs	r2, r3, #16
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	ebaa 0303 	sub.w	r3, sl, r3
 800ae74:	f8dc a000 	ldr.w	sl, [ip]
 800ae78:	fa13 f38a 	uxtah	r3, r3, sl
 800ae7c:	fb06 220e 	mla	r2, r6, lr, r2
 800ae80:	9300      	str	r3, [sp, #0]
 800ae82:	9b00      	ldr	r3, [sp, #0]
 800ae84:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ae88:	b292      	uxth	r2, r2
 800ae8a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ae8e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae92:	f8bd 3000 	ldrh.w	r3, [sp]
 800ae96:	4581      	cmp	r9, r0
 800ae98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae9c:	f84c 3b04 	str.w	r3, [ip], #4
 800aea0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800aea4:	d2db      	bcs.n	800ae5e <quorem+0x42>
 800aea6:	f855 300b 	ldr.w	r3, [r5, fp]
 800aeaa:	b92b      	cbnz	r3, 800aeb8 <quorem+0x9c>
 800aeac:	9b01      	ldr	r3, [sp, #4]
 800aeae:	3b04      	subs	r3, #4
 800aeb0:	429d      	cmp	r5, r3
 800aeb2:	461a      	mov	r2, r3
 800aeb4:	d32c      	bcc.n	800af10 <quorem+0xf4>
 800aeb6:	613c      	str	r4, [r7, #16]
 800aeb8:	4638      	mov	r0, r7
 800aeba:	f001 fca7 	bl	800c80c <__mcmp>
 800aebe:	2800      	cmp	r0, #0
 800aec0:	db22      	blt.n	800af08 <quorem+0xec>
 800aec2:	3601      	adds	r6, #1
 800aec4:	4629      	mov	r1, r5
 800aec6:	2000      	movs	r0, #0
 800aec8:	f858 2b04 	ldr.w	r2, [r8], #4
 800aecc:	f8d1 c000 	ldr.w	ip, [r1]
 800aed0:	b293      	uxth	r3, r2
 800aed2:	1ac3      	subs	r3, r0, r3
 800aed4:	0c12      	lsrs	r2, r2, #16
 800aed6:	fa13 f38c 	uxtah	r3, r3, ip
 800aeda:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800aede:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aee2:	b29b      	uxth	r3, r3
 800aee4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aee8:	45c1      	cmp	r9, r8
 800aeea:	f841 3b04 	str.w	r3, [r1], #4
 800aeee:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aef2:	d2e9      	bcs.n	800aec8 <quorem+0xac>
 800aef4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aef8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aefc:	b922      	cbnz	r2, 800af08 <quorem+0xec>
 800aefe:	3b04      	subs	r3, #4
 800af00:	429d      	cmp	r5, r3
 800af02:	461a      	mov	r2, r3
 800af04:	d30a      	bcc.n	800af1c <quorem+0x100>
 800af06:	613c      	str	r4, [r7, #16]
 800af08:	4630      	mov	r0, r6
 800af0a:	b003      	add	sp, #12
 800af0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af10:	6812      	ldr	r2, [r2, #0]
 800af12:	3b04      	subs	r3, #4
 800af14:	2a00      	cmp	r2, #0
 800af16:	d1ce      	bne.n	800aeb6 <quorem+0x9a>
 800af18:	3c01      	subs	r4, #1
 800af1a:	e7c9      	b.n	800aeb0 <quorem+0x94>
 800af1c:	6812      	ldr	r2, [r2, #0]
 800af1e:	3b04      	subs	r3, #4
 800af20:	2a00      	cmp	r2, #0
 800af22:	d1f0      	bne.n	800af06 <quorem+0xea>
 800af24:	3c01      	subs	r4, #1
 800af26:	e7eb      	b.n	800af00 <quorem+0xe4>
 800af28:	2000      	movs	r0, #0
 800af2a:	e7ee      	b.n	800af0a <quorem+0xee>
 800af2c:	0000      	movs	r0, r0
	...

0800af30 <_dtoa_r>:
 800af30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af34:	ed2d 8b04 	vpush	{d8-d9}
 800af38:	69c5      	ldr	r5, [r0, #28]
 800af3a:	b093      	sub	sp, #76	; 0x4c
 800af3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800af40:	ec57 6b10 	vmov	r6, r7, d0
 800af44:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800af48:	9107      	str	r1, [sp, #28]
 800af4a:	4604      	mov	r4, r0
 800af4c:	920a      	str	r2, [sp, #40]	; 0x28
 800af4e:	930d      	str	r3, [sp, #52]	; 0x34
 800af50:	b975      	cbnz	r5, 800af70 <_dtoa_r+0x40>
 800af52:	2010      	movs	r0, #16
 800af54:	f7fd ff82 	bl	8008e5c <malloc>
 800af58:	4602      	mov	r2, r0
 800af5a:	61e0      	str	r0, [r4, #28]
 800af5c:	b920      	cbnz	r0, 800af68 <_dtoa_r+0x38>
 800af5e:	4bae      	ldr	r3, [pc, #696]	; (800b218 <_dtoa_r+0x2e8>)
 800af60:	21ef      	movs	r1, #239	; 0xef
 800af62:	48ae      	ldr	r0, [pc, #696]	; (800b21c <_dtoa_r+0x2ec>)
 800af64:	f002 fc88 	bl	800d878 <__assert_func>
 800af68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800af6c:	6005      	str	r5, [r0, #0]
 800af6e:	60c5      	str	r5, [r0, #12]
 800af70:	69e3      	ldr	r3, [r4, #28]
 800af72:	6819      	ldr	r1, [r3, #0]
 800af74:	b151      	cbz	r1, 800af8c <_dtoa_r+0x5c>
 800af76:	685a      	ldr	r2, [r3, #4]
 800af78:	604a      	str	r2, [r1, #4]
 800af7a:	2301      	movs	r3, #1
 800af7c:	4093      	lsls	r3, r2
 800af7e:	608b      	str	r3, [r1, #8]
 800af80:	4620      	mov	r0, r4
 800af82:	f001 f9bd 	bl	800c300 <_Bfree>
 800af86:	69e3      	ldr	r3, [r4, #28]
 800af88:	2200      	movs	r2, #0
 800af8a:	601a      	str	r2, [r3, #0]
 800af8c:	1e3b      	subs	r3, r7, #0
 800af8e:	bfbb      	ittet	lt
 800af90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800af94:	9303      	strlt	r3, [sp, #12]
 800af96:	2300      	movge	r3, #0
 800af98:	2201      	movlt	r2, #1
 800af9a:	bfac      	ite	ge
 800af9c:	f8c8 3000 	strge.w	r3, [r8]
 800afa0:	f8c8 2000 	strlt.w	r2, [r8]
 800afa4:	4b9e      	ldr	r3, [pc, #632]	; (800b220 <_dtoa_r+0x2f0>)
 800afa6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800afaa:	ea33 0308 	bics.w	r3, r3, r8
 800afae:	d11b      	bne.n	800afe8 <_dtoa_r+0xb8>
 800afb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800afb2:	f242 730f 	movw	r3, #9999	; 0x270f
 800afb6:	6013      	str	r3, [r2, #0]
 800afb8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800afbc:	4333      	orrs	r3, r6
 800afbe:	f000 8593 	beq.w	800bae8 <_dtoa_r+0xbb8>
 800afc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afc4:	b963      	cbnz	r3, 800afe0 <_dtoa_r+0xb0>
 800afc6:	4b97      	ldr	r3, [pc, #604]	; (800b224 <_dtoa_r+0x2f4>)
 800afc8:	e027      	b.n	800b01a <_dtoa_r+0xea>
 800afca:	4b97      	ldr	r3, [pc, #604]	; (800b228 <_dtoa_r+0x2f8>)
 800afcc:	9300      	str	r3, [sp, #0]
 800afce:	3308      	adds	r3, #8
 800afd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800afd2:	6013      	str	r3, [r2, #0]
 800afd4:	9800      	ldr	r0, [sp, #0]
 800afd6:	b013      	add	sp, #76	; 0x4c
 800afd8:	ecbd 8b04 	vpop	{d8-d9}
 800afdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afe0:	4b90      	ldr	r3, [pc, #576]	; (800b224 <_dtoa_r+0x2f4>)
 800afe2:	9300      	str	r3, [sp, #0]
 800afe4:	3303      	adds	r3, #3
 800afe6:	e7f3      	b.n	800afd0 <_dtoa_r+0xa0>
 800afe8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800afec:	2200      	movs	r2, #0
 800afee:	ec51 0b17 	vmov	r0, r1, d7
 800aff2:	eeb0 8a47 	vmov.f32	s16, s14
 800aff6:	eef0 8a67 	vmov.f32	s17, s15
 800affa:	2300      	movs	r3, #0
 800affc:	f7f5 fd64 	bl	8000ac8 <__aeabi_dcmpeq>
 800b000:	4681      	mov	r9, r0
 800b002:	b160      	cbz	r0, 800b01e <_dtoa_r+0xee>
 800b004:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b006:	2301      	movs	r3, #1
 800b008:	6013      	str	r3, [r2, #0]
 800b00a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	f000 8568 	beq.w	800bae2 <_dtoa_r+0xbb2>
 800b012:	4b86      	ldr	r3, [pc, #536]	; (800b22c <_dtoa_r+0x2fc>)
 800b014:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b016:	6013      	str	r3, [r2, #0]
 800b018:	3b01      	subs	r3, #1
 800b01a:	9300      	str	r3, [sp, #0]
 800b01c:	e7da      	b.n	800afd4 <_dtoa_r+0xa4>
 800b01e:	aa10      	add	r2, sp, #64	; 0x40
 800b020:	a911      	add	r1, sp, #68	; 0x44
 800b022:	4620      	mov	r0, r4
 800b024:	eeb0 0a48 	vmov.f32	s0, s16
 800b028:	eef0 0a68 	vmov.f32	s1, s17
 800b02c:	f001 fd04 	bl	800ca38 <__d2b>
 800b030:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b034:	4682      	mov	sl, r0
 800b036:	2d00      	cmp	r5, #0
 800b038:	d07f      	beq.n	800b13a <_dtoa_r+0x20a>
 800b03a:	ee18 3a90 	vmov	r3, s17
 800b03e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b042:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b046:	ec51 0b18 	vmov	r0, r1, d8
 800b04a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b04e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b052:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b056:	4619      	mov	r1, r3
 800b058:	2200      	movs	r2, #0
 800b05a:	4b75      	ldr	r3, [pc, #468]	; (800b230 <_dtoa_r+0x300>)
 800b05c:	f7f5 f914 	bl	8000288 <__aeabi_dsub>
 800b060:	a367      	add	r3, pc, #412	; (adr r3, 800b200 <_dtoa_r+0x2d0>)
 800b062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b066:	f7f5 fac7 	bl	80005f8 <__aeabi_dmul>
 800b06a:	a367      	add	r3, pc, #412	; (adr r3, 800b208 <_dtoa_r+0x2d8>)
 800b06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b070:	f7f5 f90c 	bl	800028c <__adddf3>
 800b074:	4606      	mov	r6, r0
 800b076:	4628      	mov	r0, r5
 800b078:	460f      	mov	r7, r1
 800b07a:	f7f5 fa53 	bl	8000524 <__aeabi_i2d>
 800b07e:	a364      	add	r3, pc, #400	; (adr r3, 800b210 <_dtoa_r+0x2e0>)
 800b080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b084:	f7f5 fab8 	bl	80005f8 <__aeabi_dmul>
 800b088:	4602      	mov	r2, r0
 800b08a:	460b      	mov	r3, r1
 800b08c:	4630      	mov	r0, r6
 800b08e:	4639      	mov	r1, r7
 800b090:	f7f5 f8fc 	bl	800028c <__adddf3>
 800b094:	4606      	mov	r6, r0
 800b096:	460f      	mov	r7, r1
 800b098:	f7f5 fd5e 	bl	8000b58 <__aeabi_d2iz>
 800b09c:	2200      	movs	r2, #0
 800b09e:	4683      	mov	fp, r0
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	4630      	mov	r0, r6
 800b0a4:	4639      	mov	r1, r7
 800b0a6:	f7f5 fd19 	bl	8000adc <__aeabi_dcmplt>
 800b0aa:	b148      	cbz	r0, 800b0c0 <_dtoa_r+0x190>
 800b0ac:	4658      	mov	r0, fp
 800b0ae:	f7f5 fa39 	bl	8000524 <__aeabi_i2d>
 800b0b2:	4632      	mov	r2, r6
 800b0b4:	463b      	mov	r3, r7
 800b0b6:	f7f5 fd07 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0ba:	b908      	cbnz	r0, 800b0c0 <_dtoa_r+0x190>
 800b0bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b0c0:	f1bb 0f16 	cmp.w	fp, #22
 800b0c4:	d857      	bhi.n	800b176 <_dtoa_r+0x246>
 800b0c6:	4b5b      	ldr	r3, [pc, #364]	; (800b234 <_dtoa_r+0x304>)
 800b0c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d0:	ec51 0b18 	vmov	r0, r1, d8
 800b0d4:	f7f5 fd02 	bl	8000adc <__aeabi_dcmplt>
 800b0d8:	2800      	cmp	r0, #0
 800b0da:	d04e      	beq.n	800b17a <_dtoa_r+0x24a>
 800b0dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	930c      	str	r3, [sp, #48]	; 0x30
 800b0e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0e6:	1b5b      	subs	r3, r3, r5
 800b0e8:	1e5a      	subs	r2, r3, #1
 800b0ea:	bf45      	ittet	mi
 800b0ec:	f1c3 0301 	rsbmi	r3, r3, #1
 800b0f0:	9305      	strmi	r3, [sp, #20]
 800b0f2:	2300      	movpl	r3, #0
 800b0f4:	2300      	movmi	r3, #0
 800b0f6:	9206      	str	r2, [sp, #24]
 800b0f8:	bf54      	ite	pl
 800b0fa:	9305      	strpl	r3, [sp, #20]
 800b0fc:	9306      	strmi	r3, [sp, #24]
 800b0fe:	f1bb 0f00 	cmp.w	fp, #0
 800b102:	db3c      	blt.n	800b17e <_dtoa_r+0x24e>
 800b104:	9b06      	ldr	r3, [sp, #24]
 800b106:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b10a:	445b      	add	r3, fp
 800b10c:	9306      	str	r3, [sp, #24]
 800b10e:	2300      	movs	r3, #0
 800b110:	9308      	str	r3, [sp, #32]
 800b112:	9b07      	ldr	r3, [sp, #28]
 800b114:	2b09      	cmp	r3, #9
 800b116:	d868      	bhi.n	800b1ea <_dtoa_r+0x2ba>
 800b118:	2b05      	cmp	r3, #5
 800b11a:	bfc4      	itt	gt
 800b11c:	3b04      	subgt	r3, #4
 800b11e:	9307      	strgt	r3, [sp, #28]
 800b120:	9b07      	ldr	r3, [sp, #28]
 800b122:	f1a3 0302 	sub.w	r3, r3, #2
 800b126:	bfcc      	ite	gt
 800b128:	2500      	movgt	r5, #0
 800b12a:	2501      	movle	r5, #1
 800b12c:	2b03      	cmp	r3, #3
 800b12e:	f200 8085 	bhi.w	800b23c <_dtoa_r+0x30c>
 800b132:	e8df f003 	tbb	[pc, r3]
 800b136:	3b2e      	.short	0x3b2e
 800b138:	5839      	.short	0x5839
 800b13a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b13e:	441d      	add	r5, r3
 800b140:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b144:	2b20      	cmp	r3, #32
 800b146:	bfc1      	itttt	gt
 800b148:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b14c:	fa08 f803 	lslgt.w	r8, r8, r3
 800b150:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b154:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b158:	bfd6      	itet	le
 800b15a:	f1c3 0320 	rsble	r3, r3, #32
 800b15e:	ea48 0003 	orrgt.w	r0, r8, r3
 800b162:	fa06 f003 	lslle.w	r0, r6, r3
 800b166:	f7f5 f9cd 	bl	8000504 <__aeabi_ui2d>
 800b16a:	2201      	movs	r2, #1
 800b16c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b170:	3d01      	subs	r5, #1
 800b172:	920e      	str	r2, [sp, #56]	; 0x38
 800b174:	e76f      	b.n	800b056 <_dtoa_r+0x126>
 800b176:	2301      	movs	r3, #1
 800b178:	e7b3      	b.n	800b0e2 <_dtoa_r+0x1b2>
 800b17a:	900c      	str	r0, [sp, #48]	; 0x30
 800b17c:	e7b2      	b.n	800b0e4 <_dtoa_r+0x1b4>
 800b17e:	9b05      	ldr	r3, [sp, #20]
 800b180:	eba3 030b 	sub.w	r3, r3, fp
 800b184:	9305      	str	r3, [sp, #20]
 800b186:	f1cb 0300 	rsb	r3, fp, #0
 800b18a:	9308      	str	r3, [sp, #32]
 800b18c:	2300      	movs	r3, #0
 800b18e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b190:	e7bf      	b.n	800b112 <_dtoa_r+0x1e2>
 800b192:	2300      	movs	r3, #0
 800b194:	9309      	str	r3, [sp, #36]	; 0x24
 800b196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b198:	2b00      	cmp	r3, #0
 800b19a:	dc52      	bgt.n	800b242 <_dtoa_r+0x312>
 800b19c:	2301      	movs	r3, #1
 800b19e:	9301      	str	r3, [sp, #4]
 800b1a0:	9304      	str	r3, [sp, #16]
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	920a      	str	r2, [sp, #40]	; 0x28
 800b1a6:	e00b      	b.n	800b1c0 <_dtoa_r+0x290>
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	e7f3      	b.n	800b194 <_dtoa_r+0x264>
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	9309      	str	r3, [sp, #36]	; 0x24
 800b1b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1b2:	445b      	add	r3, fp
 800b1b4:	9301      	str	r3, [sp, #4]
 800b1b6:	3301      	adds	r3, #1
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	9304      	str	r3, [sp, #16]
 800b1bc:	bfb8      	it	lt
 800b1be:	2301      	movlt	r3, #1
 800b1c0:	69e0      	ldr	r0, [r4, #28]
 800b1c2:	2100      	movs	r1, #0
 800b1c4:	2204      	movs	r2, #4
 800b1c6:	f102 0614 	add.w	r6, r2, #20
 800b1ca:	429e      	cmp	r6, r3
 800b1cc:	d93d      	bls.n	800b24a <_dtoa_r+0x31a>
 800b1ce:	6041      	str	r1, [r0, #4]
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	f001 f855 	bl	800c280 <_Balloc>
 800b1d6:	9000      	str	r0, [sp, #0]
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	d139      	bne.n	800b250 <_dtoa_r+0x320>
 800b1dc:	4b16      	ldr	r3, [pc, #88]	; (800b238 <_dtoa_r+0x308>)
 800b1de:	4602      	mov	r2, r0
 800b1e0:	f240 11af 	movw	r1, #431	; 0x1af
 800b1e4:	e6bd      	b.n	800af62 <_dtoa_r+0x32>
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	e7e1      	b.n	800b1ae <_dtoa_r+0x27e>
 800b1ea:	2501      	movs	r5, #1
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	9307      	str	r3, [sp, #28]
 800b1f0:	9509      	str	r5, [sp, #36]	; 0x24
 800b1f2:	f04f 33ff 	mov.w	r3, #4294967295
 800b1f6:	9301      	str	r3, [sp, #4]
 800b1f8:	9304      	str	r3, [sp, #16]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	2312      	movs	r3, #18
 800b1fe:	e7d1      	b.n	800b1a4 <_dtoa_r+0x274>
 800b200:	636f4361 	.word	0x636f4361
 800b204:	3fd287a7 	.word	0x3fd287a7
 800b208:	8b60c8b3 	.word	0x8b60c8b3
 800b20c:	3fc68a28 	.word	0x3fc68a28
 800b210:	509f79fb 	.word	0x509f79fb
 800b214:	3fd34413 	.word	0x3fd34413
 800b218:	0800e2cd 	.word	0x0800e2cd
 800b21c:	0800e2e4 	.word	0x0800e2e4
 800b220:	7ff00000 	.word	0x7ff00000
 800b224:	0800e2c9 	.word	0x0800e2c9
 800b228:	0800e2c0 	.word	0x0800e2c0
 800b22c:	0800e52c 	.word	0x0800e52c
 800b230:	3ff80000 	.word	0x3ff80000
 800b234:	0800e430 	.word	0x0800e430
 800b238:	0800e33c 	.word	0x0800e33c
 800b23c:	2301      	movs	r3, #1
 800b23e:	9309      	str	r3, [sp, #36]	; 0x24
 800b240:	e7d7      	b.n	800b1f2 <_dtoa_r+0x2c2>
 800b242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b244:	9301      	str	r3, [sp, #4]
 800b246:	9304      	str	r3, [sp, #16]
 800b248:	e7ba      	b.n	800b1c0 <_dtoa_r+0x290>
 800b24a:	3101      	adds	r1, #1
 800b24c:	0052      	lsls	r2, r2, #1
 800b24e:	e7ba      	b.n	800b1c6 <_dtoa_r+0x296>
 800b250:	69e3      	ldr	r3, [r4, #28]
 800b252:	9a00      	ldr	r2, [sp, #0]
 800b254:	601a      	str	r2, [r3, #0]
 800b256:	9b04      	ldr	r3, [sp, #16]
 800b258:	2b0e      	cmp	r3, #14
 800b25a:	f200 80a8 	bhi.w	800b3ae <_dtoa_r+0x47e>
 800b25e:	2d00      	cmp	r5, #0
 800b260:	f000 80a5 	beq.w	800b3ae <_dtoa_r+0x47e>
 800b264:	f1bb 0f00 	cmp.w	fp, #0
 800b268:	dd38      	ble.n	800b2dc <_dtoa_r+0x3ac>
 800b26a:	4bc0      	ldr	r3, [pc, #768]	; (800b56c <_dtoa_r+0x63c>)
 800b26c:	f00b 020f 	and.w	r2, fp, #15
 800b270:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b274:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b278:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b27c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b280:	d019      	beq.n	800b2b6 <_dtoa_r+0x386>
 800b282:	4bbb      	ldr	r3, [pc, #748]	; (800b570 <_dtoa_r+0x640>)
 800b284:	ec51 0b18 	vmov	r0, r1, d8
 800b288:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b28c:	f7f5 fade 	bl	800084c <__aeabi_ddiv>
 800b290:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b294:	f008 080f 	and.w	r8, r8, #15
 800b298:	2503      	movs	r5, #3
 800b29a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b570 <_dtoa_r+0x640>
 800b29e:	f1b8 0f00 	cmp.w	r8, #0
 800b2a2:	d10a      	bne.n	800b2ba <_dtoa_r+0x38a>
 800b2a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2a8:	4632      	mov	r2, r6
 800b2aa:	463b      	mov	r3, r7
 800b2ac:	f7f5 face 	bl	800084c <__aeabi_ddiv>
 800b2b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2b4:	e02b      	b.n	800b30e <_dtoa_r+0x3de>
 800b2b6:	2502      	movs	r5, #2
 800b2b8:	e7ef      	b.n	800b29a <_dtoa_r+0x36a>
 800b2ba:	f018 0f01 	tst.w	r8, #1
 800b2be:	d008      	beq.n	800b2d2 <_dtoa_r+0x3a2>
 800b2c0:	4630      	mov	r0, r6
 800b2c2:	4639      	mov	r1, r7
 800b2c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b2c8:	f7f5 f996 	bl	80005f8 <__aeabi_dmul>
 800b2cc:	3501      	adds	r5, #1
 800b2ce:	4606      	mov	r6, r0
 800b2d0:	460f      	mov	r7, r1
 800b2d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b2d6:	f109 0908 	add.w	r9, r9, #8
 800b2da:	e7e0      	b.n	800b29e <_dtoa_r+0x36e>
 800b2dc:	f000 809f 	beq.w	800b41e <_dtoa_r+0x4ee>
 800b2e0:	f1cb 0600 	rsb	r6, fp, #0
 800b2e4:	4ba1      	ldr	r3, [pc, #644]	; (800b56c <_dtoa_r+0x63c>)
 800b2e6:	4fa2      	ldr	r7, [pc, #648]	; (800b570 <_dtoa_r+0x640>)
 800b2e8:	f006 020f 	and.w	r2, r6, #15
 800b2ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f4:	ec51 0b18 	vmov	r0, r1, d8
 800b2f8:	f7f5 f97e 	bl	80005f8 <__aeabi_dmul>
 800b2fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b300:	1136      	asrs	r6, r6, #4
 800b302:	2300      	movs	r3, #0
 800b304:	2502      	movs	r5, #2
 800b306:	2e00      	cmp	r6, #0
 800b308:	d17e      	bne.n	800b408 <_dtoa_r+0x4d8>
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d1d0      	bne.n	800b2b0 <_dtoa_r+0x380>
 800b30e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b310:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b314:	2b00      	cmp	r3, #0
 800b316:	f000 8084 	beq.w	800b422 <_dtoa_r+0x4f2>
 800b31a:	4b96      	ldr	r3, [pc, #600]	; (800b574 <_dtoa_r+0x644>)
 800b31c:	2200      	movs	r2, #0
 800b31e:	4640      	mov	r0, r8
 800b320:	4649      	mov	r1, r9
 800b322:	f7f5 fbdb 	bl	8000adc <__aeabi_dcmplt>
 800b326:	2800      	cmp	r0, #0
 800b328:	d07b      	beq.n	800b422 <_dtoa_r+0x4f2>
 800b32a:	9b04      	ldr	r3, [sp, #16]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d078      	beq.n	800b422 <_dtoa_r+0x4f2>
 800b330:	9b01      	ldr	r3, [sp, #4]
 800b332:	2b00      	cmp	r3, #0
 800b334:	dd39      	ble.n	800b3aa <_dtoa_r+0x47a>
 800b336:	4b90      	ldr	r3, [pc, #576]	; (800b578 <_dtoa_r+0x648>)
 800b338:	2200      	movs	r2, #0
 800b33a:	4640      	mov	r0, r8
 800b33c:	4649      	mov	r1, r9
 800b33e:	f7f5 f95b 	bl	80005f8 <__aeabi_dmul>
 800b342:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b346:	9e01      	ldr	r6, [sp, #4]
 800b348:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b34c:	3501      	adds	r5, #1
 800b34e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b352:	4628      	mov	r0, r5
 800b354:	f7f5 f8e6 	bl	8000524 <__aeabi_i2d>
 800b358:	4642      	mov	r2, r8
 800b35a:	464b      	mov	r3, r9
 800b35c:	f7f5 f94c 	bl	80005f8 <__aeabi_dmul>
 800b360:	4b86      	ldr	r3, [pc, #536]	; (800b57c <_dtoa_r+0x64c>)
 800b362:	2200      	movs	r2, #0
 800b364:	f7f4 ff92 	bl	800028c <__adddf3>
 800b368:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b36c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b370:	9303      	str	r3, [sp, #12]
 800b372:	2e00      	cmp	r6, #0
 800b374:	d158      	bne.n	800b428 <_dtoa_r+0x4f8>
 800b376:	4b82      	ldr	r3, [pc, #520]	; (800b580 <_dtoa_r+0x650>)
 800b378:	2200      	movs	r2, #0
 800b37a:	4640      	mov	r0, r8
 800b37c:	4649      	mov	r1, r9
 800b37e:	f7f4 ff83 	bl	8000288 <__aeabi_dsub>
 800b382:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b386:	4680      	mov	r8, r0
 800b388:	4689      	mov	r9, r1
 800b38a:	f7f5 fbc5 	bl	8000b18 <__aeabi_dcmpgt>
 800b38e:	2800      	cmp	r0, #0
 800b390:	f040 8296 	bne.w	800b8c0 <_dtoa_r+0x990>
 800b394:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b398:	4640      	mov	r0, r8
 800b39a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b39e:	4649      	mov	r1, r9
 800b3a0:	f7f5 fb9c 	bl	8000adc <__aeabi_dcmplt>
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	f040 8289 	bne.w	800b8bc <_dtoa_r+0x98c>
 800b3aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b3ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	f2c0 814e 	blt.w	800b652 <_dtoa_r+0x722>
 800b3b6:	f1bb 0f0e 	cmp.w	fp, #14
 800b3ba:	f300 814a 	bgt.w	800b652 <_dtoa_r+0x722>
 800b3be:	4b6b      	ldr	r3, [pc, #428]	; (800b56c <_dtoa_r+0x63c>)
 800b3c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b3c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b3c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	f280 80dc 	bge.w	800b588 <_dtoa_r+0x658>
 800b3d0:	9b04      	ldr	r3, [sp, #16]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	f300 80d8 	bgt.w	800b588 <_dtoa_r+0x658>
 800b3d8:	f040 826f 	bne.w	800b8ba <_dtoa_r+0x98a>
 800b3dc:	4b68      	ldr	r3, [pc, #416]	; (800b580 <_dtoa_r+0x650>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	4640      	mov	r0, r8
 800b3e2:	4649      	mov	r1, r9
 800b3e4:	f7f5 f908 	bl	80005f8 <__aeabi_dmul>
 800b3e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3ec:	f7f5 fb8a 	bl	8000b04 <__aeabi_dcmpge>
 800b3f0:	9e04      	ldr	r6, [sp, #16]
 800b3f2:	4637      	mov	r7, r6
 800b3f4:	2800      	cmp	r0, #0
 800b3f6:	f040 8245 	bne.w	800b884 <_dtoa_r+0x954>
 800b3fa:	9d00      	ldr	r5, [sp, #0]
 800b3fc:	2331      	movs	r3, #49	; 0x31
 800b3fe:	f805 3b01 	strb.w	r3, [r5], #1
 800b402:	f10b 0b01 	add.w	fp, fp, #1
 800b406:	e241      	b.n	800b88c <_dtoa_r+0x95c>
 800b408:	07f2      	lsls	r2, r6, #31
 800b40a:	d505      	bpl.n	800b418 <_dtoa_r+0x4e8>
 800b40c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b410:	f7f5 f8f2 	bl	80005f8 <__aeabi_dmul>
 800b414:	3501      	adds	r5, #1
 800b416:	2301      	movs	r3, #1
 800b418:	1076      	asrs	r6, r6, #1
 800b41a:	3708      	adds	r7, #8
 800b41c:	e773      	b.n	800b306 <_dtoa_r+0x3d6>
 800b41e:	2502      	movs	r5, #2
 800b420:	e775      	b.n	800b30e <_dtoa_r+0x3de>
 800b422:	9e04      	ldr	r6, [sp, #16]
 800b424:	465f      	mov	r7, fp
 800b426:	e792      	b.n	800b34e <_dtoa_r+0x41e>
 800b428:	9900      	ldr	r1, [sp, #0]
 800b42a:	4b50      	ldr	r3, [pc, #320]	; (800b56c <_dtoa_r+0x63c>)
 800b42c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b430:	4431      	add	r1, r6
 800b432:	9102      	str	r1, [sp, #8]
 800b434:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b436:	eeb0 9a47 	vmov.f32	s18, s14
 800b43a:	eef0 9a67 	vmov.f32	s19, s15
 800b43e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b442:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b446:	2900      	cmp	r1, #0
 800b448:	d044      	beq.n	800b4d4 <_dtoa_r+0x5a4>
 800b44a:	494e      	ldr	r1, [pc, #312]	; (800b584 <_dtoa_r+0x654>)
 800b44c:	2000      	movs	r0, #0
 800b44e:	f7f5 f9fd 	bl	800084c <__aeabi_ddiv>
 800b452:	ec53 2b19 	vmov	r2, r3, d9
 800b456:	f7f4 ff17 	bl	8000288 <__aeabi_dsub>
 800b45a:	9d00      	ldr	r5, [sp, #0]
 800b45c:	ec41 0b19 	vmov	d9, r0, r1
 800b460:	4649      	mov	r1, r9
 800b462:	4640      	mov	r0, r8
 800b464:	f7f5 fb78 	bl	8000b58 <__aeabi_d2iz>
 800b468:	4606      	mov	r6, r0
 800b46a:	f7f5 f85b 	bl	8000524 <__aeabi_i2d>
 800b46e:	4602      	mov	r2, r0
 800b470:	460b      	mov	r3, r1
 800b472:	4640      	mov	r0, r8
 800b474:	4649      	mov	r1, r9
 800b476:	f7f4 ff07 	bl	8000288 <__aeabi_dsub>
 800b47a:	3630      	adds	r6, #48	; 0x30
 800b47c:	f805 6b01 	strb.w	r6, [r5], #1
 800b480:	ec53 2b19 	vmov	r2, r3, d9
 800b484:	4680      	mov	r8, r0
 800b486:	4689      	mov	r9, r1
 800b488:	f7f5 fb28 	bl	8000adc <__aeabi_dcmplt>
 800b48c:	2800      	cmp	r0, #0
 800b48e:	d164      	bne.n	800b55a <_dtoa_r+0x62a>
 800b490:	4642      	mov	r2, r8
 800b492:	464b      	mov	r3, r9
 800b494:	4937      	ldr	r1, [pc, #220]	; (800b574 <_dtoa_r+0x644>)
 800b496:	2000      	movs	r0, #0
 800b498:	f7f4 fef6 	bl	8000288 <__aeabi_dsub>
 800b49c:	ec53 2b19 	vmov	r2, r3, d9
 800b4a0:	f7f5 fb1c 	bl	8000adc <__aeabi_dcmplt>
 800b4a4:	2800      	cmp	r0, #0
 800b4a6:	f040 80b6 	bne.w	800b616 <_dtoa_r+0x6e6>
 800b4aa:	9b02      	ldr	r3, [sp, #8]
 800b4ac:	429d      	cmp	r5, r3
 800b4ae:	f43f af7c 	beq.w	800b3aa <_dtoa_r+0x47a>
 800b4b2:	4b31      	ldr	r3, [pc, #196]	; (800b578 <_dtoa_r+0x648>)
 800b4b4:	ec51 0b19 	vmov	r0, r1, d9
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	f7f5 f89d 	bl	80005f8 <__aeabi_dmul>
 800b4be:	4b2e      	ldr	r3, [pc, #184]	; (800b578 <_dtoa_r+0x648>)
 800b4c0:	ec41 0b19 	vmov	d9, r0, r1
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	4640      	mov	r0, r8
 800b4c8:	4649      	mov	r1, r9
 800b4ca:	f7f5 f895 	bl	80005f8 <__aeabi_dmul>
 800b4ce:	4680      	mov	r8, r0
 800b4d0:	4689      	mov	r9, r1
 800b4d2:	e7c5      	b.n	800b460 <_dtoa_r+0x530>
 800b4d4:	ec51 0b17 	vmov	r0, r1, d7
 800b4d8:	f7f5 f88e 	bl	80005f8 <__aeabi_dmul>
 800b4dc:	9b02      	ldr	r3, [sp, #8]
 800b4de:	9d00      	ldr	r5, [sp, #0]
 800b4e0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b4e2:	ec41 0b19 	vmov	d9, r0, r1
 800b4e6:	4649      	mov	r1, r9
 800b4e8:	4640      	mov	r0, r8
 800b4ea:	f7f5 fb35 	bl	8000b58 <__aeabi_d2iz>
 800b4ee:	4606      	mov	r6, r0
 800b4f0:	f7f5 f818 	bl	8000524 <__aeabi_i2d>
 800b4f4:	3630      	adds	r6, #48	; 0x30
 800b4f6:	4602      	mov	r2, r0
 800b4f8:	460b      	mov	r3, r1
 800b4fa:	4640      	mov	r0, r8
 800b4fc:	4649      	mov	r1, r9
 800b4fe:	f7f4 fec3 	bl	8000288 <__aeabi_dsub>
 800b502:	f805 6b01 	strb.w	r6, [r5], #1
 800b506:	9b02      	ldr	r3, [sp, #8]
 800b508:	429d      	cmp	r5, r3
 800b50a:	4680      	mov	r8, r0
 800b50c:	4689      	mov	r9, r1
 800b50e:	f04f 0200 	mov.w	r2, #0
 800b512:	d124      	bne.n	800b55e <_dtoa_r+0x62e>
 800b514:	4b1b      	ldr	r3, [pc, #108]	; (800b584 <_dtoa_r+0x654>)
 800b516:	ec51 0b19 	vmov	r0, r1, d9
 800b51a:	f7f4 feb7 	bl	800028c <__adddf3>
 800b51e:	4602      	mov	r2, r0
 800b520:	460b      	mov	r3, r1
 800b522:	4640      	mov	r0, r8
 800b524:	4649      	mov	r1, r9
 800b526:	f7f5 faf7 	bl	8000b18 <__aeabi_dcmpgt>
 800b52a:	2800      	cmp	r0, #0
 800b52c:	d173      	bne.n	800b616 <_dtoa_r+0x6e6>
 800b52e:	ec53 2b19 	vmov	r2, r3, d9
 800b532:	4914      	ldr	r1, [pc, #80]	; (800b584 <_dtoa_r+0x654>)
 800b534:	2000      	movs	r0, #0
 800b536:	f7f4 fea7 	bl	8000288 <__aeabi_dsub>
 800b53a:	4602      	mov	r2, r0
 800b53c:	460b      	mov	r3, r1
 800b53e:	4640      	mov	r0, r8
 800b540:	4649      	mov	r1, r9
 800b542:	f7f5 facb 	bl	8000adc <__aeabi_dcmplt>
 800b546:	2800      	cmp	r0, #0
 800b548:	f43f af2f 	beq.w	800b3aa <_dtoa_r+0x47a>
 800b54c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b54e:	1e6b      	subs	r3, r5, #1
 800b550:	930f      	str	r3, [sp, #60]	; 0x3c
 800b552:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b556:	2b30      	cmp	r3, #48	; 0x30
 800b558:	d0f8      	beq.n	800b54c <_dtoa_r+0x61c>
 800b55a:	46bb      	mov	fp, r7
 800b55c:	e04a      	b.n	800b5f4 <_dtoa_r+0x6c4>
 800b55e:	4b06      	ldr	r3, [pc, #24]	; (800b578 <_dtoa_r+0x648>)
 800b560:	f7f5 f84a 	bl	80005f8 <__aeabi_dmul>
 800b564:	4680      	mov	r8, r0
 800b566:	4689      	mov	r9, r1
 800b568:	e7bd      	b.n	800b4e6 <_dtoa_r+0x5b6>
 800b56a:	bf00      	nop
 800b56c:	0800e430 	.word	0x0800e430
 800b570:	0800e408 	.word	0x0800e408
 800b574:	3ff00000 	.word	0x3ff00000
 800b578:	40240000 	.word	0x40240000
 800b57c:	401c0000 	.word	0x401c0000
 800b580:	40140000 	.word	0x40140000
 800b584:	3fe00000 	.word	0x3fe00000
 800b588:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b58c:	9d00      	ldr	r5, [sp, #0]
 800b58e:	4642      	mov	r2, r8
 800b590:	464b      	mov	r3, r9
 800b592:	4630      	mov	r0, r6
 800b594:	4639      	mov	r1, r7
 800b596:	f7f5 f959 	bl	800084c <__aeabi_ddiv>
 800b59a:	f7f5 fadd 	bl	8000b58 <__aeabi_d2iz>
 800b59e:	9001      	str	r0, [sp, #4]
 800b5a0:	f7f4 ffc0 	bl	8000524 <__aeabi_i2d>
 800b5a4:	4642      	mov	r2, r8
 800b5a6:	464b      	mov	r3, r9
 800b5a8:	f7f5 f826 	bl	80005f8 <__aeabi_dmul>
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	460b      	mov	r3, r1
 800b5b0:	4630      	mov	r0, r6
 800b5b2:	4639      	mov	r1, r7
 800b5b4:	f7f4 fe68 	bl	8000288 <__aeabi_dsub>
 800b5b8:	9e01      	ldr	r6, [sp, #4]
 800b5ba:	9f04      	ldr	r7, [sp, #16]
 800b5bc:	3630      	adds	r6, #48	; 0x30
 800b5be:	f805 6b01 	strb.w	r6, [r5], #1
 800b5c2:	9e00      	ldr	r6, [sp, #0]
 800b5c4:	1bae      	subs	r6, r5, r6
 800b5c6:	42b7      	cmp	r7, r6
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	d134      	bne.n	800b638 <_dtoa_r+0x708>
 800b5ce:	f7f4 fe5d 	bl	800028c <__adddf3>
 800b5d2:	4642      	mov	r2, r8
 800b5d4:	464b      	mov	r3, r9
 800b5d6:	4606      	mov	r6, r0
 800b5d8:	460f      	mov	r7, r1
 800b5da:	f7f5 fa9d 	bl	8000b18 <__aeabi_dcmpgt>
 800b5de:	b9c8      	cbnz	r0, 800b614 <_dtoa_r+0x6e4>
 800b5e0:	4642      	mov	r2, r8
 800b5e2:	464b      	mov	r3, r9
 800b5e4:	4630      	mov	r0, r6
 800b5e6:	4639      	mov	r1, r7
 800b5e8:	f7f5 fa6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5ec:	b110      	cbz	r0, 800b5f4 <_dtoa_r+0x6c4>
 800b5ee:	9b01      	ldr	r3, [sp, #4]
 800b5f0:	07db      	lsls	r3, r3, #31
 800b5f2:	d40f      	bmi.n	800b614 <_dtoa_r+0x6e4>
 800b5f4:	4651      	mov	r1, sl
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	f000 fe82 	bl	800c300 <_Bfree>
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b600:	702b      	strb	r3, [r5, #0]
 800b602:	f10b 0301 	add.w	r3, fp, #1
 800b606:	6013      	str	r3, [r2, #0]
 800b608:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	f43f ace2 	beq.w	800afd4 <_dtoa_r+0xa4>
 800b610:	601d      	str	r5, [r3, #0]
 800b612:	e4df      	b.n	800afd4 <_dtoa_r+0xa4>
 800b614:	465f      	mov	r7, fp
 800b616:	462b      	mov	r3, r5
 800b618:	461d      	mov	r5, r3
 800b61a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b61e:	2a39      	cmp	r2, #57	; 0x39
 800b620:	d106      	bne.n	800b630 <_dtoa_r+0x700>
 800b622:	9a00      	ldr	r2, [sp, #0]
 800b624:	429a      	cmp	r2, r3
 800b626:	d1f7      	bne.n	800b618 <_dtoa_r+0x6e8>
 800b628:	9900      	ldr	r1, [sp, #0]
 800b62a:	2230      	movs	r2, #48	; 0x30
 800b62c:	3701      	adds	r7, #1
 800b62e:	700a      	strb	r2, [r1, #0]
 800b630:	781a      	ldrb	r2, [r3, #0]
 800b632:	3201      	adds	r2, #1
 800b634:	701a      	strb	r2, [r3, #0]
 800b636:	e790      	b.n	800b55a <_dtoa_r+0x62a>
 800b638:	4ba3      	ldr	r3, [pc, #652]	; (800b8c8 <_dtoa_r+0x998>)
 800b63a:	2200      	movs	r2, #0
 800b63c:	f7f4 ffdc 	bl	80005f8 <__aeabi_dmul>
 800b640:	2200      	movs	r2, #0
 800b642:	2300      	movs	r3, #0
 800b644:	4606      	mov	r6, r0
 800b646:	460f      	mov	r7, r1
 800b648:	f7f5 fa3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b64c:	2800      	cmp	r0, #0
 800b64e:	d09e      	beq.n	800b58e <_dtoa_r+0x65e>
 800b650:	e7d0      	b.n	800b5f4 <_dtoa_r+0x6c4>
 800b652:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b654:	2a00      	cmp	r2, #0
 800b656:	f000 80ca 	beq.w	800b7ee <_dtoa_r+0x8be>
 800b65a:	9a07      	ldr	r2, [sp, #28]
 800b65c:	2a01      	cmp	r2, #1
 800b65e:	f300 80ad 	bgt.w	800b7bc <_dtoa_r+0x88c>
 800b662:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b664:	2a00      	cmp	r2, #0
 800b666:	f000 80a5 	beq.w	800b7b4 <_dtoa_r+0x884>
 800b66a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b66e:	9e08      	ldr	r6, [sp, #32]
 800b670:	9d05      	ldr	r5, [sp, #20]
 800b672:	9a05      	ldr	r2, [sp, #20]
 800b674:	441a      	add	r2, r3
 800b676:	9205      	str	r2, [sp, #20]
 800b678:	9a06      	ldr	r2, [sp, #24]
 800b67a:	2101      	movs	r1, #1
 800b67c:	441a      	add	r2, r3
 800b67e:	4620      	mov	r0, r4
 800b680:	9206      	str	r2, [sp, #24]
 800b682:	f000 ff3d 	bl	800c500 <__i2b>
 800b686:	4607      	mov	r7, r0
 800b688:	b165      	cbz	r5, 800b6a4 <_dtoa_r+0x774>
 800b68a:	9b06      	ldr	r3, [sp, #24]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	dd09      	ble.n	800b6a4 <_dtoa_r+0x774>
 800b690:	42ab      	cmp	r3, r5
 800b692:	9a05      	ldr	r2, [sp, #20]
 800b694:	bfa8      	it	ge
 800b696:	462b      	movge	r3, r5
 800b698:	1ad2      	subs	r2, r2, r3
 800b69a:	9205      	str	r2, [sp, #20]
 800b69c:	9a06      	ldr	r2, [sp, #24]
 800b69e:	1aed      	subs	r5, r5, r3
 800b6a0:	1ad3      	subs	r3, r2, r3
 800b6a2:	9306      	str	r3, [sp, #24]
 800b6a4:	9b08      	ldr	r3, [sp, #32]
 800b6a6:	b1f3      	cbz	r3, 800b6e6 <_dtoa_r+0x7b6>
 800b6a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	f000 80a3 	beq.w	800b7f6 <_dtoa_r+0x8c6>
 800b6b0:	2e00      	cmp	r6, #0
 800b6b2:	dd10      	ble.n	800b6d6 <_dtoa_r+0x7a6>
 800b6b4:	4639      	mov	r1, r7
 800b6b6:	4632      	mov	r2, r6
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	f000 ffe1 	bl	800c680 <__pow5mult>
 800b6be:	4652      	mov	r2, sl
 800b6c0:	4601      	mov	r1, r0
 800b6c2:	4607      	mov	r7, r0
 800b6c4:	4620      	mov	r0, r4
 800b6c6:	f000 ff31 	bl	800c52c <__multiply>
 800b6ca:	4651      	mov	r1, sl
 800b6cc:	4680      	mov	r8, r0
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	f000 fe16 	bl	800c300 <_Bfree>
 800b6d4:	46c2      	mov	sl, r8
 800b6d6:	9b08      	ldr	r3, [sp, #32]
 800b6d8:	1b9a      	subs	r2, r3, r6
 800b6da:	d004      	beq.n	800b6e6 <_dtoa_r+0x7b6>
 800b6dc:	4651      	mov	r1, sl
 800b6de:	4620      	mov	r0, r4
 800b6e0:	f000 ffce 	bl	800c680 <__pow5mult>
 800b6e4:	4682      	mov	sl, r0
 800b6e6:	2101      	movs	r1, #1
 800b6e8:	4620      	mov	r0, r4
 800b6ea:	f000 ff09 	bl	800c500 <__i2b>
 800b6ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	4606      	mov	r6, r0
 800b6f4:	f340 8081 	ble.w	800b7fa <_dtoa_r+0x8ca>
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	4601      	mov	r1, r0
 800b6fc:	4620      	mov	r0, r4
 800b6fe:	f000 ffbf 	bl	800c680 <__pow5mult>
 800b702:	9b07      	ldr	r3, [sp, #28]
 800b704:	2b01      	cmp	r3, #1
 800b706:	4606      	mov	r6, r0
 800b708:	dd7a      	ble.n	800b800 <_dtoa_r+0x8d0>
 800b70a:	f04f 0800 	mov.w	r8, #0
 800b70e:	6933      	ldr	r3, [r6, #16]
 800b710:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b714:	6918      	ldr	r0, [r3, #16]
 800b716:	f000 fea5 	bl	800c464 <__hi0bits>
 800b71a:	f1c0 0020 	rsb	r0, r0, #32
 800b71e:	9b06      	ldr	r3, [sp, #24]
 800b720:	4418      	add	r0, r3
 800b722:	f010 001f 	ands.w	r0, r0, #31
 800b726:	f000 8094 	beq.w	800b852 <_dtoa_r+0x922>
 800b72a:	f1c0 0320 	rsb	r3, r0, #32
 800b72e:	2b04      	cmp	r3, #4
 800b730:	f340 8085 	ble.w	800b83e <_dtoa_r+0x90e>
 800b734:	9b05      	ldr	r3, [sp, #20]
 800b736:	f1c0 001c 	rsb	r0, r0, #28
 800b73a:	4403      	add	r3, r0
 800b73c:	9305      	str	r3, [sp, #20]
 800b73e:	9b06      	ldr	r3, [sp, #24]
 800b740:	4403      	add	r3, r0
 800b742:	4405      	add	r5, r0
 800b744:	9306      	str	r3, [sp, #24]
 800b746:	9b05      	ldr	r3, [sp, #20]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	dd05      	ble.n	800b758 <_dtoa_r+0x828>
 800b74c:	4651      	mov	r1, sl
 800b74e:	461a      	mov	r2, r3
 800b750:	4620      	mov	r0, r4
 800b752:	f000 ffef 	bl	800c734 <__lshift>
 800b756:	4682      	mov	sl, r0
 800b758:	9b06      	ldr	r3, [sp, #24]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	dd05      	ble.n	800b76a <_dtoa_r+0x83a>
 800b75e:	4631      	mov	r1, r6
 800b760:	461a      	mov	r2, r3
 800b762:	4620      	mov	r0, r4
 800b764:	f000 ffe6 	bl	800c734 <__lshift>
 800b768:	4606      	mov	r6, r0
 800b76a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d072      	beq.n	800b856 <_dtoa_r+0x926>
 800b770:	4631      	mov	r1, r6
 800b772:	4650      	mov	r0, sl
 800b774:	f001 f84a 	bl	800c80c <__mcmp>
 800b778:	2800      	cmp	r0, #0
 800b77a:	da6c      	bge.n	800b856 <_dtoa_r+0x926>
 800b77c:	2300      	movs	r3, #0
 800b77e:	4651      	mov	r1, sl
 800b780:	220a      	movs	r2, #10
 800b782:	4620      	mov	r0, r4
 800b784:	f000 fdde 	bl	800c344 <__multadd>
 800b788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b78a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b78e:	4682      	mov	sl, r0
 800b790:	2b00      	cmp	r3, #0
 800b792:	f000 81b0 	beq.w	800baf6 <_dtoa_r+0xbc6>
 800b796:	2300      	movs	r3, #0
 800b798:	4639      	mov	r1, r7
 800b79a:	220a      	movs	r2, #10
 800b79c:	4620      	mov	r0, r4
 800b79e:	f000 fdd1 	bl	800c344 <__multadd>
 800b7a2:	9b01      	ldr	r3, [sp, #4]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	4607      	mov	r7, r0
 800b7a8:	f300 8096 	bgt.w	800b8d8 <_dtoa_r+0x9a8>
 800b7ac:	9b07      	ldr	r3, [sp, #28]
 800b7ae:	2b02      	cmp	r3, #2
 800b7b0:	dc59      	bgt.n	800b866 <_dtoa_r+0x936>
 800b7b2:	e091      	b.n	800b8d8 <_dtoa_r+0x9a8>
 800b7b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b7b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b7ba:	e758      	b.n	800b66e <_dtoa_r+0x73e>
 800b7bc:	9b04      	ldr	r3, [sp, #16]
 800b7be:	1e5e      	subs	r6, r3, #1
 800b7c0:	9b08      	ldr	r3, [sp, #32]
 800b7c2:	42b3      	cmp	r3, r6
 800b7c4:	bfbf      	itttt	lt
 800b7c6:	9b08      	ldrlt	r3, [sp, #32]
 800b7c8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b7ca:	9608      	strlt	r6, [sp, #32]
 800b7cc:	1af3      	sublt	r3, r6, r3
 800b7ce:	bfb4      	ite	lt
 800b7d0:	18d2      	addlt	r2, r2, r3
 800b7d2:	1b9e      	subge	r6, r3, r6
 800b7d4:	9b04      	ldr	r3, [sp, #16]
 800b7d6:	bfbc      	itt	lt
 800b7d8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b7da:	2600      	movlt	r6, #0
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	bfb7      	itett	lt
 800b7e0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b7e4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b7e8:	1a9d      	sublt	r5, r3, r2
 800b7ea:	2300      	movlt	r3, #0
 800b7ec:	e741      	b.n	800b672 <_dtoa_r+0x742>
 800b7ee:	9e08      	ldr	r6, [sp, #32]
 800b7f0:	9d05      	ldr	r5, [sp, #20]
 800b7f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b7f4:	e748      	b.n	800b688 <_dtoa_r+0x758>
 800b7f6:	9a08      	ldr	r2, [sp, #32]
 800b7f8:	e770      	b.n	800b6dc <_dtoa_r+0x7ac>
 800b7fa:	9b07      	ldr	r3, [sp, #28]
 800b7fc:	2b01      	cmp	r3, #1
 800b7fe:	dc19      	bgt.n	800b834 <_dtoa_r+0x904>
 800b800:	9b02      	ldr	r3, [sp, #8]
 800b802:	b9bb      	cbnz	r3, 800b834 <_dtoa_r+0x904>
 800b804:	9b03      	ldr	r3, [sp, #12]
 800b806:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b80a:	b99b      	cbnz	r3, 800b834 <_dtoa_r+0x904>
 800b80c:	9b03      	ldr	r3, [sp, #12]
 800b80e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b812:	0d1b      	lsrs	r3, r3, #20
 800b814:	051b      	lsls	r3, r3, #20
 800b816:	b183      	cbz	r3, 800b83a <_dtoa_r+0x90a>
 800b818:	9b05      	ldr	r3, [sp, #20]
 800b81a:	3301      	adds	r3, #1
 800b81c:	9305      	str	r3, [sp, #20]
 800b81e:	9b06      	ldr	r3, [sp, #24]
 800b820:	3301      	adds	r3, #1
 800b822:	9306      	str	r3, [sp, #24]
 800b824:	f04f 0801 	mov.w	r8, #1
 800b828:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	f47f af6f 	bne.w	800b70e <_dtoa_r+0x7de>
 800b830:	2001      	movs	r0, #1
 800b832:	e774      	b.n	800b71e <_dtoa_r+0x7ee>
 800b834:	f04f 0800 	mov.w	r8, #0
 800b838:	e7f6      	b.n	800b828 <_dtoa_r+0x8f8>
 800b83a:	4698      	mov	r8, r3
 800b83c:	e7f4      	b.n	800b828 <_dtoa_r+0x8f8>
 800b83e:	d082      	beq.n	800b746 <_dtoa_r+0x816>
 800b840:	9a05      	ldr	r2, [sp, #20]
 800b842:	331c      	adds	r3, #28
 800b844:	441a      	add	r2, r3
 800b846:	9205      	str	r2, [sp, #20]
 800b848:	9a06      	ldr	r2, [sp, #24]
 800b84a:	441a      	add	r2, r3
 800b84c:	441d      	add	r5, r3
 800b84e:	9206      	str	r2, [sp, #24]
 800b850:	e779      	b.n	800b746 <_dtoa_r+0x816>
 800b852:	4603      	mov	r3, r0
 800b854:	e7f4      	b.n	800b840 <_dtoa_r+0x910>
 800b856:	9b04      	ldr	r3, [sp, #16]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	dc37      	bgt.n	800b8cc <_dtoa_r+0x99c>
 800b85c:	9b07      	ldr	r3, [sp, #28]
 800b85e:	2b02      	cmp	r3, #2
 800b860:	dd34      	ble.n	800b8cc <_dtoa_r+0x99c>
 800b862:	9b04      	ldr	r3, [sp, #16]
 800b864:	9301      	str	r3, [sp, #4]
 800b866:	9b01      	ldr	r3, [sp, #4]
 800b868:	b963      	cbnz	r3, 800b884 <_dtoa_r+0x954>
 800b86a:	4631      	mov	r1, r6
 800b86c:	2205      	movs	r2, #5
 800b86e:	4620      	mov	r0, r4
 800b870:	f000 fd68 	bl	800c344 <__multadd>
 800b874:	4601      	mov	r1, r0
 800b876:	4606      	mov	r6, r0
 800b878:	4650      	mov	r0, sl
 800b87a:	f000 ffc7 	bl	800c80c <__mcmp>
 800b87e:	2800      	cmp	r0, #0
 800b880:	f73f adbb 	bgt.w	800b3fa <_dtoa_r+0x4ca>
 800b884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b886:	9d00      	ldr	r5, [sp, #0]
 800b888:	ea6f 0b03 	mvn.w	fp, r3
 800b88c:	f04f 0800 	mov.w	r8, #0
 800b890:	4631      	mov	r1, r6
 800b892:	4620      	mov	r0, r4
 800b894:	f000 fd34 	bl	800c300 <_Bfree>
 800b898:	2f00      	cmp	r7, #0
 800b89a:	f43f aeab 	beq.w	800b5f4 <_dtoa_r+0x6c4>
 800b89e:	f1b8 0f00 	cmp.w	r8, #0
 800b8a2:	d005      	beq.n	800b8b0 <_dtoa_r+0x980>
 800b8a4:	45b8      	cmp	r8, r7
 800b8a6:	d003      	beq.n	800b8b0 <_dtoa_r+0x980>
 800b8a8:	4641      	mov	r1, r8
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	f000 fd28 	bl	800c300 <_Bfree>
 800b8b0:	4639      	mov	r1, r7
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	f000 fd24 	bl	800c300 <_Bfree>
 800b8b8:	e69c      	b.n	800b5f4 <_dtoa_r+0x6c4>
 800b8ba:	2600      	movs	r6, #0
 800b8bc:	4637      	mov	r7, r6
 800b8be:	e7e1      	b.n	800b884 <_dtoa_r+0x954>
 800b8c0:	46bb      	mov	fp, r7
 800b8c2:	4637      	mov	r7, r6
 800b8c4:	e599      	b.n	800b3fa <_dtoa_r+0x4ca>
 800b8c6:	bf00      	nop
 800b8c8:	40240000 	.word	0x40240000
 800b8cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	f000 80c8 	beq.w	800ba64 <_dtoa_r+0xb34>
 800b8d4:	9b04      	ldr	r3, [sp, #16]
 800b8d6:	9301      	str	r3, [sp, #4]
 800b8d8:	2d00      	cmp	r5, #0
 800b8da:	dd05      	ble.n	800b8e8 <_dtoa_r+0x9b8>
 800b8dc:	4639      	mov	r1, r7
 800b8de:	462a      	mov	r2, r5
 800b8e0:	4620      	mov	r0, r4
 800b8e2:	f000 ff27 	bl	800c734 <__lshift>
 800b8e6:	4607      	mov	r7, r0
 800b8e8:	f1b8 0f00 	cmp.w	r8, #0
 800b8ec:	d05b      	beq.n	800b9a6 <_dtoa_r+0xa76>
 800b8ee:	6879      	ldr	r1, [r7, #4]
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	f000 fcc5 	bl	800c280 <_Balloc>
 800b8f6:	4605      	mov	r5, r0
 800b8f8:	b928      	cbnz	r0, 800b906 <_dtoa_r+0x9d6>
 800b8fa:	4b83      	ldr	r3, [pc, #524]	; (800bb08 <_dtoa_r+0xbd8>)
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b902:	f7ff bb2e 	b.w	800af62 <_dtoa_r+0x32>
 800b906:	693a      	ldr	r2, [r7, #16]
 800b908:	3202      	adds	r2, #2
 800b90a:	0092      	lsls	r2, r2, #2
 800b90c:	f107 010c 	add.w	r1, r7, #12
 800b910:	300c      	adds	r0, #12
 800b912:	f7ff fa66 	bl	800ade2 <memcpy>
 800b916:	2201      	movs	r2, #1
 800b918:	4629      	mov	r1, r5
 800b91a:	4620      	mov	r0, r4
 800b91c:	f000 ff0a 	bl	800c734 <__lshift>
 800b920:	9b00      	ldr	r3, [sp, #0]
 800b922:	3301      	adds	r3, #1
 800b924:	9304      	str	r3, [sp, #16]
 800b926:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b92a:	4413      	add	r3, r2
 800b92c:	9308      	str	r3, [sp, #32]
 800b92e:	9b02      	ldr	r3, [sp, #8]
 800b930:	f003 0301 	and.w	r3, r3, #1
 800b934:	46b8      	mov	r8, r7
 800b936:	9306      	str	r3, [sp, #24]
 800b938:	4607      	mov	r7, r0
 800b93a:	9b04      	ldr	r3, [sp, #16]
 800b93c:	4631      	mov	r1, r6
 800b93e:	3b01      	subs	r3, #1
 800b940:	4650      	mov	r0, sl
 800b942:	9301      	str	r3, [sp, #4]
 800b944:	f7ff fa6a 	bl	800ae1c <quorem>
 800b948:	4641      	mov	r1, r8
 800b94a:	9002      	str	r0, [sp, #8]
 800b94c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b950:	4650      	mov	r0, sl
 800b952:	f000 ff5b 	bl	800c80c <__mcmp>
 800b956:	463a      	mov	r2, r7
 800b958:	9005      	str	r0, [sp, #20]
 800b95a:	4631      	mov	r1, r6
 800b95c:	4620      	mov	r0, r4
 800b95e:	f000 ff71 	bl	800c844 <__mdiff>
 800b962:	68c2      	ldr	r2, [r0, #12]
 800b964:	4605      	mov	r5, r0
 800b966:	bb02      	cbnz	r2, 800b9aa <_dtoa_r+0xa7a>
 800b968:	4601      	mov	r1, r0
 800b96a:	4650      	mov	r0, sl
 800b96c:	f000 ff4e 	bl	800c80c <__mcmp>
 800b970:	4602      	mov	r2, r0
 800b972:	4629      	mov	r1, r5
 800b974:	4620      	mov	r0, r4
 800b976:	9209      	str	r2, [sp, #36]	; 0x24
 800b978:	f000 fcc2 	bl	800c300 <_Bfree>
 800b97c:	9b07      	ldr	r3, [sp, #28]
 800b97e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b980:	9d04      	ldr	r5, [sp, #16]
 800b982:	ea43 0102 	orr.w	r1, r3, r2
 800b986:	9b06      	ldr	r3, [sp, #24]
 800b988:	4319      	orrs	r1, r3
 800b98a:	d110      	bne.n	800b9ae <_dtoa_r+0xa7e>
 800b98c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b990:	d029      	beq.n	800b9e6 <_dtoa_r+0xab6>
 800b992:	9b05      	ldr	r3, [sp, #20]
 800b994:	2b00      	cmp	r3, #0
 800b996:	dd02      	ble.n	800b99e <_dtoa_r+0xa6e>
 800b998:	9b02      	ldr	r3, [sp, #8]
 800b99a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b99e:	9b01      	ldr	r3, [sp, #4]
 800b9a0:	f883 9000 	strb.w	r9, [r3]
 800b9a4:	e774      	b.n	800b890 <_dtoa_r+0x960>
 800b9a6:	4638      	mov	r0, r7
 800b9a8:	e7ba      	b.n	800b920 <_dtoa_r+0x9f0>
 800b9aa:	2201      	movs	r2, #1
 800b9ac:	e7e1      	b.n	800b972 <_dtoa_r+0xa42>
 800b9ae:	9b05      	ldr	r3, [sp, #20]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	db04      	blt.n	800b9be <_dtoa_r+0xa8e>
 800b9b4:	9907      	ldr	r1, [sp, #28]
 800b9b6:	430b      	orrs	r3, r1
 800b9b8:	9906      	ldr	r1, [sp, #24]
 800b9ba:	430b      	orrs	r3, r1
 800b9bc:	d120      	bne.n	800ba00 <_dtoa_r+0xad0>
 800b9be:	2a00      	cmp	r2, #0
 800b9c0:	dded      	ble.n	800b99e <_dtoa_r+0xa6e>
 800b9c2:	4651      	mov	r1, sl
 800b9c4:	2201      	movs	r2, #1
 800b9c6:	4620      	mov	r0, r4
 800b9c8:	f000 feb4 	bl	800c734 <__lshift>
 800b9cc:	4631      	mov	r1, r6
 800b9ce:	4682      	mov	sl, r0
 800b9d0:	f000 ff1c 	bl	800c80c <__mcmp>
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	dc03      	bgt.n	800b9e0 <_dtoa_r+0xab0>
 800b9d8:	d1e1      	bne.n	800b99e <_dtoa_r+0xa6e>
 800b9da:	f019 0f01 	tst.w	r9, #1
 800b9de:	d0de      	beq.n	800b99e <_dtoa_r+0xa6e>
 800b9e0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b9e4:	d1d8      	bne.n	800b998 <_dtoa_r+0xa68>
 800b9e6:	9a01      	ldr	r2, [sp, #4]
 800b9e8:	2339      	movs	r3, #57	; 0x39
 800b9ea:	7013      	strb	r3, [r2, #0]
 800b9ec:	462b      	mov	r3, r5
 800b9ee:	461d      	mov	r5, r3
 800b9f0:	3b01      	subs	r3, #1
 800b9f2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b9f6:	2a39      	cmp	r2, #57	; 0x39
 800b9f8:	d06c      	beq.n	800bad4 <_dtoa_r+0xba4>
 800b9fa:	3201      	adds	r2, #1
 800b9fc:	701a      	strb	r2, [r3, #0]
 800b9fe:	e747      	b.n	800b890 <_dtoa_r+0x960>
 800ba00:	2a00      	cmp	r2, #0
 800ba02:	dd07      	ble.n	800ba14 <_dtoa_r+0xae4>
 800ba04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ba08:	d0ed      	beq.n	800b9e6 <_dtoa_r+0xab6>
 800ba0a:	9a01      	ldr	r2, [sp, #4]
 800ba0c:	f109 0301 	add.w	r3, r9, #1
 800ba10:	7013      	strb	r3, [r2, #0]
 800ba12:	e73d      	b.n	800b890 <_dtoa_r+0x960>
 800ba14:	9b04      	ldr	r3, [sp, #16]
 800ba16:	9a08      	ldr	r2, [sp, #32]
 800ba18:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ba1c:	4293      	cmp	r3, r2
 800ba1e:	d043      	beq.n	800baa8 <_dtoa_r+0xb78>
 800ba20:	4651      	mov	r1, sl
 800ba22:	2300      	movs	r3, #0
 800ba24:	220a      	movs	r2, #10
 800ba26:	4620      	mov	r0, r4
 800ba28:	f000 fc8c 	bl	800c344 <__multadd>
 800ba2c:	45b8      	cmp	r8, r7
 800ba2e:	4682      	mov	sl, r0
 800ba30:	f04f 0300 	mov.w	r3, #0
 800ba34:	f04f 020a 	mov.w	r2, #10
 800ba38:	4641      	mov	r1, r8
 800ba3a:	4620      	mov	r0, r4
 800ba3c:	d107      	bne.n	800ba4e <_dtoa_r+0xb1e>
 800ba3e:	f000 fc81 	bl	800c344 <__multadd>
 800ba42:	4680      	mov	r8, r0
 800ba44:	4607      	mov	r7, r0
 800ba46:	9b04      	ldr	r3, [sp, #16]
 800ba48:	3301      	adds	r3, #1
 800ba4a:	9304      	str	r3, [sp, #16]
 800ba4c:	e775      	b.n	800b93a <_dtoa_r+0xa0a>
 800ba4e:	f000 fc79 	bl	800c344 <__multadd>
 800ba52:	4639      	mov	r1, r7
 800ba54:	4680      	mov	r8, r0
 800ba56:	2300      	movs	r3, #0
 800ba58:	220a      	movs	r2, #10
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	f000 fc72 	bl	800c344 <__multadd>
 800ba60:	4607      	mov	r7, r0
 800ba62:	e7f0      	b.n	800ba46 <_dtoa_r+0xb16>
 800ba64:	9b04      	ldr	r3, [sp, #16]
 800ba66:	9301      	str	r3, [sp, #4]
 800ba68:	9d00      	ldr	r5, [sp, #0]
 800ba6a:	4631      	mov	r1, r6
 800ba6c:	4650      	mov	r0, sl
 800ba6e:	f7ff f9d5 	bl	800ae1c <quorem>
 800ba72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ba76:	9b00      	ldr	r3, [sp, #0]
 800ba78:	f805 9b01 	strb.w	r9, [r5], #1
 800ba7c:	1aea      	subs	r2, r5, r3
 800ba7e:	9b01      	ldr	r3, [sp, #4]
 800ba80:	4293      	cmp	r3, r2
 800ba82:	dd07      	ble.n	800ba94 <_dtoa_r+0xb64>
 800ba84:	4651      	mov	r1, sl
 800ba86:	2300      	movs	r3, #0
 800ba88:	220a      	movs	r2, #10
 800ba8a:	4620      	mov	r0, r4
 800ba8c:	f000 fc5a 	bl	800c344 <__multadd>
 800ba90:	4682      	mov	sl, r0
 800ba92:	e7ea      	b.n	800ba6a <_dtoa_r+0xb3a>
 800ba94:	9b01      	ldr	r3, [sp, #4]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	bfc8      	it	gt
 800ba9a:	461d      	movgt	r5, r3
 800ba9c:	9b00      	ldr	r3, [sp, #0]
 800ba9e:	bfd8      	it	le
 800baa0:	2501      	movle	r5, #1
 800baa2:	441d      	add	r5, r3
 800baa4:	f04f 0800 	mov.w	r8, #0
 800baa8:	4651      	mov	r1, sl
 800baaa:	2201      	movs	r2, #1
 800baac:	4620      	mov	r0, r4
 800baae:	f000 fe41 	bl	800c734 <__lshift>
 800bab2:	4631      	mov	r1, r6
 800bab4:	4682      	mov	sl, r0
 800bab6:	f000 fea9 	bl	800c80c <__mcmp>
 800baba:	2800      	cmp	r0, #0
 800babc:	dc96      	bgt.n	800b9ec <_dtoa_r+0xabc>
 800babe:	d102      	bne.n	800bac6 <_dtoa_r+0xb96>
 800bac0:	f019 0f01 	tst.w	r9, #1
 800bac4:	d192      	bne.n	800b9ec <_dtoa_r+0xabc>
 800bac6:	462b      	mov	r3, r5
 800bac8:	461d      	mov	r5, r3
 800baca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bace:	2a30      	cmp	r2, #48	; 0x30
 800bad0:	d0fa      	beq.n	800bac8 <_dtoa_r+0xb98>
 800bad2:	e6dd      	b.n	800b890 <_dtoa_r+0x960>
 800bad4:	9a00      	ldr	r2, [sp, #0]
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d189      	bne.n	800b9ee <_dtoa_r+0xabe>
 800bada:	f10b 0b01 	add.w	fp, fp, #1
 800bade:	2331      	movs	r3, #49	; 0x31
 800bae0:	e796      	b.n	800ba10 <_dtoa_r+0xae0>
 800bae2:	4b0a      	ldr	r3, [pc, #40]	; (800bb0c <_dtoa_r+0xbdc>)
 800bae4:	f7ff ba99 	b.w	800b01a <_dtoa_r+0xea>
 800bae8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800baea:	2b00      	cmp	r3, #0
 800baec:	f47f aa6d 	bne.w	800afca <_dtoa_r+0x9a>
 800baf0:	4b07      	ldr	r3, [pc, #28]	; (800bb10 <_dtoa_r+0xbe0>)
 800baf2:	f7ff ba92 	b.w	800b01a <_dtoa_r+0xea>
 800baf6:	9b01      	ldr	r3, [sp, #4]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	dcb5      	bgt.n	800ba68 <_dtoa_r+0xb38>
 800bafc:	9b07      	ldr	r3, [sp, #28]
 800bafe:	2b02      	cmp	r3, #2
 800bb00:	f73f aeb1 	bgt.w	800b866 <_dtoa_r+0x936>
 800bb04:	e7b0      	b.n	800ba68 <_dtoa_r+0xb38>
 800bb06:	bf00      	nop
 800bb08:	0800e33c 	.word	0x0800e33c
 800bb0c:	0800e52b 	.word	0x0800e52b
 800bb10:	0800e2c0 	.word	0x0800e2c0

0800bb14 <_free_r>:
 800bb14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb16:	2900      	cmp	r1, #0
 800bb18:	d044      	beq.n	800bba4 <_free_r+0x90>
 800bb1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb1e:	9001      	str	r0, [sp, #4]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	f1a1 0404 	sub.w	r4, r1, #4
 800bb26:	bfb8      	it	lt
 800bb28:	18e4      	addlt	r4, r4, r3
 800bb2a:	f7fd fa3f 	bl	8008fac <__malloc_lock>
 800bb2e:	4a1e      	ldr	r2, [pc, #120]	; (800bba8 <_free_r+0x94>)
 800bb30:	9801      	ldr	r0, [sp, #4]
 800bb32:	6813      	ldr	r3, [r2, #0]
 800bb34:	b933      	cbnz	r3, 800bb44 <_free_r+0x30>
 800bb36:	6063      	str	r3, [r4, #4]
 800bb38:	6014      	str	r4, [r2, #0]
 800bb3a:	b003      	add	sp, #12
 800bb3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb40:	f7fd ba3a 	b.w	8008fb8 <__malloc_unlock>
 800bb44:	42a3      	cmp	r3, r4
 800bb46:	d908      	bls.n	800bb5a <_free_r+0x46>
 800bb48:	6825      	ldr	r5, [r4, #0]
 800bb4a:	1961      	adds	r1, r4, r5
 800bb4c:	428b      	cmp	r3, r1
 800bb4e:	bf01      	itttt	eq
 800bb50:	6819      	ldreq	r1, [r3, #0]
 800bb52:	685b      	ldreq	r3, [r3, #4]
 800bb54:	1949      	addeq	r1, r1, r5
 800bb56:	6021      	streq	r1, [r4, #0]
 800bb58:	e7ed      	b.n	800bb36 <_free_r+0x22>
 800bb5a:	461a      	mov	r2, r3
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	b10b      	cbz	r3, 800bb64 <_free_r+0x50>
 800bb60:	42a3      	cmp	r3, r4
 800bb62:	d9fa      	bls.n	800bb5a <_free_r+0x46>
 800bb64:	6811      	ldr	r1, [r2, #0]
 800bb66:	1855      	adds	r5, r2, r1
 800bb68:	42a5      	cmp	r5, r4
 800bb6a:	d10b      	bne.n	800bb84 <_free_r+0x70>
 800bb6c:	6824      	ldr	r4, [r4, #0]
 800bb6e:	4421      	add	r1, r4
 800bb70:	1854      	adds	r4, r2, r1
 800bb72:	42a3      	cmp	r3, r4
 800bb74:	6011      	str	r1, [r2, #0]
 800bb76:	d1e0      	bne.n	800bb3a <_free_r+0x26>
 800bb78:	681c      	ldr	r4, [r3, #0]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	6053      	str	r3, [r2, #4]
 800bb7e:	440c      	add	r4, r1
 800bb80:	6014      	str	r4, [r2, #0]
 800bb82:	e7da      	b.n	800bb3a <_free_r+0x26>
 800bb84:	d902      	bls.n	800bb8c <_free_r+0x78>
 800bb86:	230c      	movs	r3, #12
 800bb88:	6003      	str	r3, [r0, #0]
 800bb8a:	e7d6      	b.n	800bb3a <_free_r+0x26>
 800bb8c:	6825      	ldr	r5, [r4, #0]
 800bb8e:	1961      	adds	r1, r4, r5
 800bb90:	428b      	cmp	r3, r1
 800bb92:	bf04      	itt	eq
 800bb94:	6819      	ldreq	r1, [r3, #0]
 800bb96:	685b      	ldreq	r3, [r3, #4]
 800bb98:	6063      	str	r3, [r4, #4]
 800bb9a:	bf04      	itt	eq
 800bb9c:	1949      	addeq	r1, r1, r5
 800bb9e:	6021      	streq	r1, [r4, #0]
 800bba0:	6054      	str	r4, [r2, #4]
 800bba2:	e7ca      	b.n	800bb3a <_free_r+0x26>
 800bba4:	b003      	add	sp, #12
 800bba6:	bd30      	pop	{r4, r5, pc}
 800bba8:	2000591c 	.word	0x2000591c

0800bbac <rshift>:
 800bbac:	6903      	ldr	r3, [r0, #16]
 800bbae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bbb2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bbb6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bbba:	f100 0414 	add.w	r4, r0, #20
 800bbbe:	dd45      	ble.n	800bc4c <rshift+0xa0>
 800bbc0:	f011 011f 	ands.w	r1, r1, #31
 800bbc4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bbc8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bbcc:	d10c      	bne.n	800bbe8 <rshift+0x3c>
 800bbce:	f100 0710 	add.w	r7, r0, #16
 800bbd2:	4629      	mov	r1, r5
 800bbd4:	42b1      	cmp	r1, r6
 800bbd6:	d334      	bcc.n	800bc42 <rshift+0x96>
 800bbd8:	1a9b      	subs	r3, r3, r2
 800bbda:	009b      	lsls	r3, r3, #2
 800bbdc:	1eea      	subs	r2, r5, #3
 800bbde:	4296      	cmp	r6, r2
 800bbe0:	bf38      	it	cc
 800bbe2:	2300      	movcc	r3, #0
 800bbe4:	4423      	add	r3, r4
 800bbe6:	e015      	b.n	800bc14 <rshift+0x68>
 800bbe8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bbec:	f1c1 0820 	rsb	r8, r1, #32
 800bbf0:	40cf      	lsrs	r7, r1
 800bbf2:	f105 0e04 	add.w	lr, r5, #4
 800bbf6:	46a1      	mov	r9, r4
 800bbf8:	4576      	cmp	r6, lr
 800bbfa:	46f4      	mov	ip, lr
 800bbfc:	d815      	bhi.n	800bc2a <rshift+0x7e>
 800bbfe:	1a9a      	subs	r2, r3, r2
 800bc00:	0092      	lsls	r2, r2, #2
 800bc02:	3a04      	subs	r2, #4
 800bc04:	3501      	adds	r5, #1
 800bc06:	42ae      	cmp	r6, r5
 800bc08:	bf38      	it	cc
 800bc0a:	2200      	movcc	r2, #0
 800bc0c:	18a3      	adds	r3, r4, r2
 800bc0e:	50a7      	str	r7, [r4, r2]
 800bc10:	b107      	cbz	r7, 800bc14 <rshift+0x68>
 800bc12:	3304      	adds	r3, #4
 800bc14:	1b1a      	subs	r2, r3, r4
 800bc16:	42a3      	cmp	r3, r4
 800bc18:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bc1c:	bf08      	it	eq
 800bc1e:	2300      	moveq	r3, #0
 800bc20:	6102      	str	r2, [r0, #16]
 800bc22:	bf08      	it	eq
 800bc24:	6143      	streq	r3, [r0, #20]
 800bc26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc2a:	f8dc c000 	ldr.w	ip, [ip]
 800bc2e:	fa0c fc08 	lsl.w	ip, ip, r8
 800bc32:	ea4c 0707 	orr.w	r7, ip, r7
 800bc36:	f849 7b04 	str.w	r7, [r9], #4
 800bc3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bc3e:	40cf      	lsrs	r7, r1
 800bc40:	e7da      	b.n	800bbf8 <rshift+0x4c>
 800bc42:	f851 cb04 	ldr.w	ip, [r1], #4
 800bc46:	f847 cf04 	str.w	ip, [r7, #4]!
 800bc4a:	e7c3      	b.n	800bbd4 <rshift+0x28>
 800bc4c:	4623      	mov	r3, r4
 800bc4e:	e7e1      	b.n	800bc14 <rshift+0x68>

0800bc50 <__hexdig_fun>:
 800bc50:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bc54:	2b09      	cmp	r3, #9
 800bc56:	d802      	bhi.n	800bc5e <__hexdig_fun+0xe>
 800bc58:	3820      	subs	r0, #32
 800bc5a:	b2c0      	uxtb	r0, r0
 800bc5c:	4770      	bx	lr
 800bc5e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bc62:	2b05      	cmp	r3, #5
 800bc64:	d801      	bhi.n	800bc6a <__hexdig_fun+0x1a>
 800bc66:	3847      	subs	r0, #71	; 0x47
 800bc68:	e7f7      	b.n	800bc5a <__hexdig_fun+0xa>
 800bc6a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bc6e:	2b05      	cmp	r3, #5
 800bc70:	d801      	bhi.n	800bc76 <__hexdig_fun+0x26>
 800bc72:	3827      	subs	r0, #39	; 0x27
 800bc74:	e7f1      	b.n	800bc5a <__hexdig_fun+0xa>
 800bc76:	2000      	movs	r0, #0
 800bc78:	4770      	bx	lr
	...

0800bc7c <__gethex>:
 800bc7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc80:	4617      	mov	r7, r2
 800bc82:	680a      	ldr	r2, [r1, #0]
 800bc84:	b085      	sub	sp, #20
 800bc86:	f102 0b02 	add.w	fp, r2, #2
 800bc8a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bc8e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bc92:	4681      	mov	r9, r0
 800bc94:	468a      	mov	sl, r1
 800bc96:	9302      	str	r3, [sp, #8]
 800bc98:	32fe      	adds	r2, #254	; 0xfe
 800bc9a:	eb02 030b 	add.w	r3, r2, fp
 800bc9e:	46d8      	mov	r8, fp
 800bca0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800bca4:	9301      	str	r3, [sp, #4]
 800bca6:	2830      	cmp	r0, #48	; 0x30
 800bca8:	d0f7      	beq.n	800bc9a <__gethex+0x1e>
 800bcaa:	f7ff ffd1 	bl	800bc50 <__hexdig_fun>
 800bcae:	4604      	mov	r4, r0
 800bcb0:	2800      	cmp	r0, #0
 800bcb2:	d138      	bne.n	800bd26 <__gethex+0xaa>
 800bcb4:	49a7      	ldr	r1, [pc, #668]	; (800bf54 <__gethex+0x2d8>)
 800bcb6:	2201      	movs	r2, #1
 800bcb8:	4640      	mov	r0, r8
 800bcba:	f7fe ffb8 	bl	800ac2e <strncmp>
 800bcbe:	4606      	mov	r6, r0
 800bcc0:	2800      	cmp	r0, #0
 800bcc2:	d169      	bne.n	800bd98 <__gethex+0x11c>
 800bcc4:	f898 0001 	ldrb.w	r0, [r8, #1]
 800bcc8:	465d      	mov	r5, fp
 800bcca:	f7ff ffc1 	bl	800bc50 <__hexdig_fun>
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	d064      	beq.n	800bd9c <__gethex+0x120>
 800bcd2:	465a      	mov	r2, fp
 800bcd4:	7810      	ldrb	r0, [r2, #0]
 800bcd6:	2830      	cmp	r0, #48	; 0x30
 800bcd8:	4690      	mov	r8, r2
 800bcda:	f102 0201 	add.w	r2, r2, #1
 800bcde:	d0f9      	beq.n	800bcd4 <__gethex+0x58>
 800bce0:	f7ff ffb6 	bl	800bc50 <__hexdig_fun>
 800bce4:	2301      	movs	r3, #1
 800bce6:	fab0 f480 	clz	r4, r0
 800bcea:	0964      	lsrs	r4, r4, #5
 800bcec:	465e      	mov	r6, fp
 800bcee:	9301      	str	r3, [sp, #4]
 800bcf0:	4642      	mov	r2, r8
 800bcf2:	4615      	mov	r5, r2
 800bcf4:	3201      	adds	r2, #1
 800bcf6:	7828      	ldrb	r0, [r5, #0]
 800bcf8:	f7ff ffaa 	bl	800bc50 <__hexdig_fun>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	d1f8      	bne.n	800bcf2 <__gethex+0x76>
 800bd00:	4994      	ldr	r1, [pc, #592]	; (800bf54 <__gethex+0x2d8>)
 800bd02:	2201      	movs	r2, #1
 800bd04:	4628      	mov	r0, r5
 800bd06:	f7fe ff92 	bl	800ac2e <strncmp>
 800bd0a:	b978      	cbnz	r0, 800bd2c <__gethex+0xb0>
 800bd0c:	b946      	cbnz	r6, 800bd20 <__gethex+0xa4>
 800bd0e:	1c6e      	adds	r6, r5, #1
 800bd10:	4632      	mov	r2, r6
 800bd12:	4615      	mov	r5, r2
 800bd14:	3201      	adds	r2, #1
 800bd16:	7828      	ldrb	r0, [r5, #0]
 800bd18:	f7ff ff9a 	bl	800bc50 <__hexdig_fun>
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	d1f8      	bne.n	800bd12 <__gethex+0x96>
 800bd20:	1b73      	subs	r3, r6, r5
 800bd22:	009e      	lsls	r6, r3, #2
 800bd24:	e004      	b.n	800bd30 <__gethex+0xb4>
 800bd26:	2400      	movs	r4, #0
 800bd28:	4626      	mov	r6, r4
 800bd2a:	e7e1      	b.n	800bcf0 <__gethex+0x74>
 800bd2c:	2e00      	cmp	r6, #0
 800bd2e:	d1f7      	bne.n	800bd20 <__gethex+0xa4>
 800bd30:	782b      	ldrb	r3, [r5, #0]
 800bd32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bd36:	2b50      	cmp	r3, #80	; 0x50
 800bd38:	d13d      	bne.n	800bdb6 <__gethex+0x13a>
 800bd3a:	786b      	ldrb	r3, [r5, #1]
 800bd3c:	2b2b      	cmp	r3, #43	; 0x2b
 800bd3e:	d02f      	beq.n	800bda0 <__gethex+0x124>
 800bd40:	2b2d      	cmp	r3, #45	; 0x2d
 800bd42:	d031      	beq.n	800bda8 <__gethex+0x12c>
 800bd44:	1c69      	adds	r1, r5, #1
 800bd46:	f04f 0b00 	mov.w	fp, #0
 800bd4a:	7808      	ldrb	r0, [r1, #0]
 800bd4c:	f7ff ff80 	bl	800bc50 <__hexdig_fun>
 800bd50:	1e42      	subs	r2, r0, #1
 800bd52:	b2d2      	uxtb	r2, r2
 800bd54:	2a18      	cmp	r2, #24
 800bd56:	d82e      	bhi.n	800bdb6 <__gethex+0x13a>
 800bd58:	f1a0 0210 	sub.w	r2, r0, #16
 800bd5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bd60:	f7ff ff76 	bl	800bc50 <__hexdig_fun>
 800bd64:	f100 3cff 	add.w	ip, r0, #4294967295
 800bd68:	fa5f fc8c 	uxtb.w	ip, ip
 800bd6c:	f1bc 0f18 	cmp.w	ip, #24
 800bd70:	d91d      	bls.n	800bdae <__gethex+0x132>
 800bd72:	f1bb 0f00 	cmp.w	fp, #0
 800bd76:	d000      	beq.n	800bd7a <__gethex+0xfe>
 800bd78:	4252      	negs	r2, r2
 800bd7a:	4416      	add	r6, r2
 800bd7c:	f8ca 1000 	str.w	r1, [sl]
 800bd80:	b1dc      	cbz	r4, 800bdba <__gethex+0x13e>
 800bd82:	9b01      	ldr	r3, [sp, #4]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	bf14      	ite	ne
 800bd88:	f04f 0800 	movne.w	r8, #0
 800bd8c:	f04f 0806 	moveq.w	r8, #6
 800bd90:	4640      	mov	r0, r8
 800bd92:	b005      	add	sp, #20
 800bd94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd98:	4645      	mov	r5, r8
 800bd9a:	4626      	mov	r6, r4
 800bd9c:	2401      	movs	r4, #1
 800bd9e:	e7c7      	b.n	800bd30 <__gethex+0xb4>
 800bda0:	f04f 0b00 	mov.w	fp, #0
 800bda4:	1ca9      	adds	r1, r5, #2
 800bda6:	e7d0      	b.n	800bd4a <__gethex+0xce>
 800bda8:	f04f 0b01 	mov.w	fp, #1
 800bdac:	e7fa      	b.n	800bda4 <__gethex+0x128>
 800bdae:	230a      	movs	r3, #10
 800bdb0:	fb03 0002 	mla	r0, r3, r2, r0
 800bdb4:	e7d0      	b.n	800bd58 <__gethex+0xdc>
 800bdb6:	4629      	mov	r1, r5
 800bdb8:	e7e0      	b.n	800bd7c <__gethex+0x100>
 800bdba:	eba5 0308 	sub.w	r3, r5, r8
 800bdbe:	3b01      	subs	r3, #1
 800bdc0:	4621      	mov	r1, r4
 800bdc2:	2b07      	cmp	r3, #7
 800bdc4:	dc0a      	bgt.n	800bddc <__gethex+0x160>
 800bdc6:	4648      	mov	r0, r9
 800bdc8:	f000 fa5a 	bl	800c280 <_Balloc>
 800bdcc:	4604      	mov	r4, r0
 800bdce:	b940      	cbnz	r0, 800bde2 <__gethex+0x166>
 800bdd0:	4b61      	ldr	r3, [pc, #388]	; (800bf58 <__gethex+0x2dc>)
 800bdd2:	4602      	mov	r2, r0
 800bdd4:	21e4      	movs	r1, #228	; 0xe4
 800bdd6:	4861      	ldr	r0, [pc, #388]	; (800bf5c <__gethex+0x2e0>)
 800bdd8:	f001 fd4e 	bl	800d878 <__assert_func>
 800bddc:	3101      	adds	r1, #1
 800bdde:	105b      	asrs	r3, r3, #1
 800bde0:	e7ef      	b.n	800bdc2 <__gethex+0x146>
 800bde2:	f100 0a14 	add.w	sl, r0, #20
 800bde6:	2300      	movs	r3, #0
 800bde8:	495a      	ldr	r1, [pc, #360]	; (800bf54 <__gethex+0x2d8>)
 800bdea:	f8cd a004 	str.w	sl, [sp, #4]
 800bdee:	469b      	mov	fp, r3
 800bdf0:	45a8      	cmp	r8, r5
 800bdf2:	d342      	bcc.n	800be7a <__gethex+0x1fe>
 800bdf4:	9801      	ldr	r0, [sp, #4]
 800bdf6:	f840 bb04 	str.w	fp, [r0], #4
 800bdfa:	eba0 000a 	sub.w	r0, r0, sl
 800bdfe:	1080      	asrs	r0, r0, #2
 800be00:	6120      	str	r0, [r4, #16]
 800be02:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800be06:	4658      	mov	r0, fp
 800be08:	f000 fb2c 	bl	800c464 <__hi0bits>
 800be0c:	683d      	ldr	r5, [r7, #0]
 800be0e:	eba8 0000 	sub.w	r0, r8, r0
 800be12:	42a8      	cmp	r0, r5
 800be14:	dd59      	ble.n	800beca <__gethex+0x24e>
 800be16:	eba0 0805 	sub.w	r8, r0, r5
 800be1a:	4641      	mov	r1, r8
 800be1c:	4620      	mov	r0, r4
 800be1e:	f000 febb 	bl	800cb98 <__any_on>
 800be22:	4683      	mov	fp, r0
 800be24:	b1b8      	cbz	r0, 800be56 <__gethex+0x1da>
 800be26:	f108 33ff 	add.w	r3, r8, #4294967295
 800be2a:	1159      	asrs	r1, r3, #5
 800be2c:	f003 021f 	and.w	r2, r3, #31
 800be30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800be34:	f04f 0b01 	mov.w	fp, #1
 800be38:	fa0b f202 	lsl.w	r2, fp, r2
 800be3c:	420a      	tst	r2, r1
 800be3e:	d00a      	beq.n	800be56 <__gethex+0x1da>
 800be40:	455b      	cmp	r3, fp
 800be42:	dd06      	ble.n	800be52 <__gethex+0x1d6>
 800be44:	f1a8 0102 	sub.w	r1, r8, #2
 800be48:	4620      	mov	r0, r4
 800be4a:	f000 fea5 	bl	800cb98 <__any_on>
 800be4e:	2800      	cmp	r0, #0
 800be50:	d138      	bne.n	800bec4 <__gethex+0x248>
 800be52:	f04f 0b02 	mov.w	fp, #2
 800be56:	4641      	mov	r1, r8
 800be58:	4620      	mov	r0, r4
 800be5a:	f7ff fea7 	bl	800bbac <rshift>
 800be5e:	4446      	add	r6, r8
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	42b3      	cmp	r3, r6
 800be64:	da41      	bge.n	800beea <__gethex+0x26e>
 800be66:	4621      	mov	r1, r4
 800be68:	4648      	mov	r0, r9
 800be6a:	f000 fa49 	bl	800c300 <_Bfree>
 800be6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800be70:	2300      	movs	r3, #0
 800be72:	6013      	str	r3, [r2, #0]
 800be74:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800be78:	e78a      	b.n	800bd90 <__gethex+0x114>
 800be7a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800be7e:	2a2e      	cmp	r2, #46	; 0x2e
 800be80:	d014      	beq.n	800beac <__gethex+0x230>
 800be82:	2b20      	cmp	r3, #32
 800be84:	d106      	bne.n	800be94 <__gethex+0x218>
 800be86:	9b01      	ldr	r3, [sp, #4]
 800be88:	f843 bb04 	str.w	fp, [r3], #4
 800be8c:	f04f 0b00 	mov.w	fp, #0
 800be90:	9301      	str	r3, [sp, #4]
 800be92:	465b      	mov	r3, fp
 800be94:	7828      	ldrb	r0, [r5, #0]
 800be96:	9303      	str	r3, [sp, #12]
 800be98:	f7ff feda 	bl	800bc50 <__hexdig_fun>
 800be9c:	9b03      	ldr	r3, [sp, #12]
 800be9e:	f000 000f 	and.w	r0, r0, #15
 800bea2:	4098      	lsls	r0, r3
 800bea4:	ea4b 0b00 	orr.w	fp, fp, r0
 800bea8:	3304      	adds	r3, #4
 800beaa:	e7a1      	b.n	800bdf0 <__gethex+0x174>
 800beac:	45a8      	cmp	r8, r5
 800beae:	d8e8      	bhi.n	800be82 <__gethex+0x206>
 800beb0:	2201      	movs	r2, #1
 800beb2:	4628      	mov	r0, r5
 800beb4:	9303      	str	r3, [sp, #12]
 800beb6:	f7fe feba 	bl	800ac2e <strncmp>
 800beba:	4926      	ldr	r1, [pc, #152]	; (800bf54 <__gethex+0x2d8>)
 800bebc:	9b03      	ldr	r3, [sp, #12]
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d1df      	bne.n	800be82 <__gethex+0x206>
 800bec2:	e795      	b.n	800bdf0 <__gethex+0x174>
 800bec4:	f04f 0b03 	mov.w	fp, #3
 800bec8:	e7c5      	b.n	800be56 <__gethex+0x1da>
 800beca:	da0b      	bge.n	800bee4 <__gethex+0x268>
 800becc:	eba5 0800 	sub.w	r8, r5, r0
 800bed0:	4621      	mov	r1, r4
 800bed2:	4642      	mov	r2, r8
 800bed4:	4648      	mov	r0, r9
 800bed6:	f000 fc2d 	bl	800c734 <__lshift>
 800beda:	eba6 0608 	sub.w	r6, r6, r8
 800bede:	4604      	mov	r4, r0
 800bee0:	f100 0a14 	add.w	sl, r0, #20
 800bee4:	f04f 0b00 	mov.w	fp, #0
 800bee8:	e7ba      	b.n	800be60 <__gethex+0x1e4>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	42b3      	cmp	r3, r6
 800beee:	dd73      	ble.n	800bfd8 <__gethex+0x35c>
 800bef0:	1b9e      	subs	r6, r3, r6
 800bef2:	42b5      	cmp	r5, r6
 800bef4:	dc34      	bgt.n	800bf60 <__gethex+0x2e4>
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	2b02      	cmp	r3, #2
 800befa:	d023      	beq.n	800bf44 <__gethex+0x2c8>
 800befc:	2b03      	cmp	r3, #3
 800befe:	d025      	beq.n	800bf4c <__gethex+0x2d0>
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	d115      	bne.n	800bf30 <__gethex+0x2b4>
 800bf04:	42b5      	cmp	r5, r6
 800bf06:	d113      	bne.n	800bf30 <__gethex+0x2b4>
 800bf08:	2d01      	cmp	r5, #1
 800bf0a:	d10b      	bne.n	800bf24 <__gethex+0x2a8>
 800bf0c:	9a02      	ldr	r2, [sp, #8]
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6013      	str	r3, [r2, #0]
 800bf12:	2301      	movs	r3, #1
 800bf14:	6123      	str	r3, [r4, #16]
 800bf16:	f8ca 3000 	str.w	r3, [sl]
 800bf1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf1c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800bf20:	601c      	str	r4, [r3, #0]
 800bf22:	e735      	b.n	800bd90 <__gethex+0x114>
 800bf24:	1e69      	subs	r1, r5, #1
 800bf26:	4620      	mov	r0, r4
 800bf28:	f000 fe36 	bl	800cb98 <__any_on>
 800bf2c:	2800      	cmp	r0, #0
 800bf2e:	d1ed      	bne.n	800bf0c <__gethex+0x290>
 800bf30:	4621      	mov	r1, r4
 800bf32:	4648      	mov	r0, r9
 800bf34:	f000 f9e4 	bl	800c300 <_Bfree>
 800bf38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	6013      	str	r3, [r2, #0]
 800bf3e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800bf42:	e725      	b.n	800bd90 <__gethex+0x114>
 800bf44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d1f2      	bne.n	800bf30 <__gethex+0x2b4>
 800bf4a:	e7df      	b.n	800bf0c <__gethex+0x290>
 800bf4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d1dc      	bne.n	800bf0c <__gethex+0x290>
 800bf52:	e7ed      	b.n	800bf30 <__gethex+0x2b4>
 800bf54:	0800e128 	.word	0x0800e128
 800bf58:	0800e33c 	.word	0x0800e33c
 800bf5c:	0800e34d 	.word	0x0800e34d
 800bf60:	f106 38ff 	add.w	r8, r6, #4294967295
 800bf64:	f1bb 0f00 	cmp.w	fp, #0
 800bf68:	d133      	bne.n	800bfd2 <__gethex+0x356>
 800bf6a:	f1b8 0f00 	cmp.w	r8, #0
 800bf6e:	d004      	beq.n	800bf7a <__gethex+0x2fe>
 800bf70:	4641      	mov	r1, r8
 800bf72:	4620      	mov	r0, r4
 800bf74:	f000 fe10 	bl	800cb98 <__any_on>
 800bf78:	4683      	mov	fp, r0
 800bf7a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800bf7e:	2301      	movs	r3, #1
 800bf80:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bf84:	f008 081f 	and.w	r8, r8, #31
 800bf88:	fa03 f308 	lsl.w	r3, r3, r8
 800bf8c:	4213      	tst	r3, r2
 800bf8e:	4631      	mov	r1, r6
 800bf90:	4620      	mov	r0, r4
 800bf92:	bf18      	it	ne
 800bf94:	f04b 0b02 	orrne.w	fp, fp, #2
 800bf98:	1bad      	subs	r5, r5, r6
 800bf9a:	f7ff fe07 	bl	800bbac <rshift>
 800bf9e:	687e      	ldr	r6, [r7, #4]
 800bfa0:	f04f 0802 	mov.w	r8, #2
 800bfa4:	f1bb 0f00 	cmp.w	fp, #0
 800bfa8:	d04a      	beq.n	800c040 <__gethex+0x3c4>
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	2b02      	cmp	r3, #2
 800bfae:	d016      	beq.n	800bfde <__gethex+0x362>
 800bfb0:	2b03      	cmp	r3, #3
 800bfb2:	d018      	beq.n	800bfe6 <__gethex+0x36a>
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d109      	bne.n	800bfcc <__gethex+0x350>
 800bfb8:	f01b 0f02 	tst.w	fp, #2
 800bfbc:	d006      	beq.n	800bfcc <__gethex+0x350>
 800bfbe:	f8da 3000 	ldr.w	r3, [sl]
 800bfc2:	ea4b 0b03 	orr.w	fp, fp, r3
 800bfc6:	f01b 0f01 	tst.w	fp, #1
 800bfca:	d10f      	bne.n	800bfec <__gethex+0x370>
 800bfcc:	f048 0810 	orr.w	r8, r8, #16
 800bfd0:	e036      	b.n	800c040 <__gethex+0x3c4>
 800bfd2:	f04f 0b01 	mov.w	fp, #1
 800bfd6:	e7d0      	b.n	800bf7a <__gethex+0x2fe>
 800bfd8:	f04f 0801 	mov.w	r8, #1
 800bfdc:	e7e2      	b.n	800bfa4 <__gethex+0x328>
 800bfde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bfe0:	f1c3 0301 	rsb	r3, r3, #1
 800bfe4:	930f      	str	r3, [sp, #60]	; 0x3c
 800bfe6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d0ef      	beq.n	800bfcc <__gethex+0x350>
 800bfec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bff0:	f104 0214 	add.w	r2, r4, #20
 800bff4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800bff8:	9301      	str	r3, [sp, #4]
 800bffa:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800bffe:	2300      	movs	r3, #0
 800c000:	4694      	mov	ip, r2
 800c002:	f852 1b04 	ldr.w	r1, [r2], #4
 800c006:	f1b1 3fff 	cmp.w	r1, #4294967295
 800c00a:	d01e      	beq.n	800c04a <__gethex+0x3ce>
 800c00c:	3101      	adds	r1, #1
 800c00e:	f8cc 1000 	str.w	r1, [ip]
 800c012:	f1b8 0f02 	cmp.w	r8, #2
 800c016:	f104 0214 	add.w	r2, r4, #20
 800c01a:	d13d      	bne.n	800c098 <__gethex+0x41c>
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	3b01      	subs	r3, #1
 800c020:	42ab      	cmp	r3, r5
 800c022:	d10b      	bne.n	800c03c <__gethex+0x3c0>
 800c024:	1169      	asrs	r1, r5, #5
 800c026:	2301      	movs	r3, #1
 800c028:	f005 051f 	and.w	r5, r5, #31
 800c02c:	fa03 f505 	lsl.w	r5, r3, r5
 800c030:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c034:	421d      	tst	r5, r3
 800c036:	bf18      	it	ne
 800c038:	f04f 0801 	movne.w	r8, #1
 800c03c:	f048 0820 	orr.w	r8, r8, #32
 800c040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c042:	601c      	str	r4, [r3, #0]
 800c044:	9b02      	ldr	r3, [sp, #8]
 800c046:	601e      	str	r6, [r3, #0]
 800c048:	e6a2      	b.n	800bd90 <__gethex+0x114>
 800c04a:	4290      	cmp	r0, r2
 800c04c:	f842 3c04 	str.w	r3, [r2, #-4]
 800c050:	d8d6      	bhi.n	800c000 <__gethex+0x384>
 800c052:	68a2      	ldr	r2, [r4, #8]
 800c054:	4593      	cmp	fp, r2
 800c056:	db17      	blt.n	800c088 <__gethex+0x40c>
 800c058:	6861      	ldr	r1, [r4, #4]
 800c05a:	4648      	mov	r0, r9
 800c05c:	3101      	adds	r1, #1
 800c05e:	f000 f90f 	bl	800c280 <_Balloc>
 800c062:	4682      	mov	sl, r0
 800c064:	b918      	cbnz	r0, 800c06e <__gethex+0x3f2>
 800c066:	4b1b      	ldr	r3, [pc, #108]	; (800c0d4 <__gethex+0x458>)
 800c068:	4602      	mov	r2, r0
 800c06a:	2184      	movs	r1, #132	; 0x84
 800c06c:	e6b3      	b.n	800bdd6 <__gethex+0x15a>
 800c06e:	6922      	ldr	r2, [r4, #16]
 800c070:	3202      	adds	r2, #2
 800c072:	f104 010c 	add.w	r1, r4, #12
 800c076:	0092      	lsls	r2, r2, #2
 800c078:	300c      	adds	r0, #12
 800c07a:	f7fe feb2 	bl	800ade2 <memcpy>
 800c07e:	4621      	mov	r1, r4
 800c080:	4648      	mov	r0, r9
 800c082:	f000 f93d 	bl	800c300 <_Bfree>
 800c086:	4654      	mov	r4, sl
 800c088:	6922      	ldr	r2, [r4, #16]
 800c08a:	1c51      	adds	r1, r2, #1
 800c08c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c090:	6121      	str	r1, [r4, #16]
 800c092:	2101      	movs	r1, #1
 800c094:	6151      	str	r1, [r2, #20]
 800c096:	e7bc      	b.n	800c012 <__gethex+0x396>
 800c098:	6921      	ldr	r1, [r4, #16]
 800c09a:	4559      	cmp	r1, fp
 800c09c:	dd0b      	ble.n	800c0b6 <__gethex+0x43a>
 800c09e:	2101      	movs	r1, #1
 800c0a0:	4620      	mov	r0, r4
 800c0a2:	f7ff fd83 	bl	800bbac <rshift>
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	3601      	adds	r6, #1
 800c0aa:	42b3      	cmp	r3, r6
 800c0ac:	f6ff aedb 	blt.w	800be66 <__gethex+0x1ea>
 800c0b0:	f04f 0801 	mov.w	r8, #1
 800c0b4:	e7c2      	b.n	800c03c <__gethex+0x3c0>
 800c0b6:	f015 051f 	ands.w	r5, r5, #31
 800c0ba:	d0f9      	beq.n	800c0b0 <__gethex+0x434>
 800c0bc:	9b01      	ldr	r3, [sp, #4]
 800c0be:	441a      	add	r2, r3
 800c0c0:	f1c5 0520 	rsb	r5, r5, #32
 800c0c4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800c0c8:	f000 f9cc 	bl	800c464 <__hi0bits>
 800c0cc:	42a8      	cmp	r0, r5
 800c0ce:	dbe6      	blt.n	800c09e <__gethex+0x422>
 800c0d0:	e7ee      	b.n	800c0b0 <__gethex+0x434>
 800c0d2:	bf00      	nop
 800c0d4:	0800e33c 	.word	0x0800e33c

0800c0d8 <L_shift>:
 800c0d8:	f1c2 0208 	rsb	r2, r2, #8
 800c0dc:	0092      	lsls	r2, r2, #2
 800c0de:	b570      	push	{r4, r5, r6, lr}
 800c0e0:	f1c2 0620 	rsb	r6, r2, #32
 800c0e4:	6843      	ldr	r3, [r0, #4]
 800c0e6:	6804      	ldr	r4, [r0, #0]
 800c0e8:	fa03 f506 	lsl.w	r5, r3, r6
 800c0ec:	432c      	orrs	r4, r5
 800c0ee:	40d3      	lsrs	r3, r2
 800c0f0:	6004      	str	r4, [r0, #0]
 800c0f2:	f840 3f04 	str.w	r3, [r0, #4]!
 800c0f6:	4288      	cmp	r0, r1
 800c0f8:	d3f4      	bcc.n	800c0e4 <L_shift+0xc>
 800c0fa:	bd70      	pop	{r4, r5, r6, pc}

0800c0fc <__match>:
 800c0fc:	b530      	push	{r4, r5, lr}
 800c0fe:	6803      	ldr	r3, [r0, #0]
 800c100:	3301      	adds	r3, #1
 800c102:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c106:	b914      	cbnz	r4, 800c10e <__match+0x12>
 800c108:	6003      	str	r3, [r0, #0]
 800c10a:	2001      	movs	r0, #1
 800c10c:	bd30      	pop	{r4, r5, pc}
 800c10e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c112:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c116:	2d19      	cmp	r5, #25
 800c118:	bf98      	it	ls
 800c11a:	3220      	addls	r2, #32
 800c11c:	42a2      	cmp	r2, r4
 800c11e:	d0f0      	beq.n	800c102 <__match+0x6>
 800c120:	2000      	movs	r0, #0
 800c122:	e7f3      	b.n	800c10c <__match+0x10>

0800c124 <__hexnan>:
 800c124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c128:	680b      	ldr	r3, [r1, #0]
 800c12a:	6801      	ldr	r1, [r0, #0]
 800c12c:	115e      	asrs	r6, r3, #5
 800c12e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c132:	f013 031f 	ands.w	r3, r3, #31
 800c136:	b087      	sub	sp, #28
 800c138:	bf18      	it	ne
 800c13a:	3604      	addne	r6, #4
 800c13c:	2500      	movs	r5, #0
 800c13e:	1f37      	subs	r7, r6, #4
 800c140:	4682      	mov	sl, r0
 800c142:	4690      	mov	r8, r2
 800c144:	9301      	str	r3, [sp, #4]
 800c146:	f846 5c04 	str.w	r5, [r6, #-4]
 800c14a:	46b9      	mov	r9, r7
 800c14c:	463c      	mov	r4, r7
 800c14e:	9502      	str	r5, [sp, #8]
 800c150:	46ab      	mov	fp, r5
 800c152:	784a      	ldrb	r2, [r1, #1]
 800c154:	1c4b      	adds	r3, r1, #1
 800c156:	9303      	str	r3, [sp, #12]
 800c158:	b342      	cbz	r2, 800c1ac <__hexnan+0x88>
 800c15a:	4610      	mov	r0, r2
 800c15c:	9105      	str	r1, [sp, #20]
 800c15e:	9204      	str	r2, [sp, #16]
 800c160:	f7ff fd76 	bl	800bc50 <__hexdig_fun>
 800c164:	2800      	cmp	r0, #0
 800c166:	d14f      	bne.n	800c208 <__hexnan+0xe4>
 800c168:	9a04      	ldr	r2, [sp, #16]
 800c16a:	9905      	ldr	r1, [sp, #20]
 800c16c:	2a20      	cmp	r2, #32
 800c16e:	d818      	bhi.n	800c1a2 <__hexnan+0x7e>
 800c170:	9b02      	ldr	r3, [sp, #8]
 800c172:	459b      	cmp	fp, r3
 800c174:	dd13      	ble.n	800c19e <__hexnan+0x7a>
 800c176:	454c      	cmp	r4, r9
 800c178:	d206      	bcs.n	800c188 <__hexnan+0x64>
 800c17a:	2d07      	cmp	r5, #7
 800c17c:	dc04      	bgt.n	800c188 <__hexnan+0x64>
 800c17e:	462a      	mov	r2, r5
 800c180:	4649      	mov	r1, r9
 800c182:	4620      	mov	r0, r4
 800c184:	f7ff ffa8 	bl	800c0d8 <L_shift>
 800c188:	4544      	cmp	r4, r8
 800c18a:	d950      	bls.n	800c22e <__hexnan+0x10a>
 800c18c:	2300      	movs	r3, #0
 800c18e:	f1a4 0904 	sub.w	r9, r4, #4
 800c192:	f844 3c04 	str.w	r3, [r4, #-4]
 800c196:	f8cd b008 	str.w	fp, [sp, #8]
 800c19a:	464c      	mov	r4, r9
 800c19c:	461d      	mov	r5, r3
 800c19e:	9903      	ldr	r1, [sp, #12]
 800c1a0:	e7d7      	b.n	800c152 <__hexnan+0x2e>
 800c1a2:	2a29      	cmp	r2, #41	; 0x29
 800c1a4:	d155      	bne.n	800c252 <__hexnan+0x12e>
 800c1a6:	3102      	adds	r1, #2
 800c1a8:	f8ca 1000 	str.w	r1, [sl]
 800c1ac:	f1bb 0f00 	cmp.w	fp, #0
 800c1b0:	d04f      	beq.n	800c252 <__hexnan+0x12e>
 800c1b2:	454c      	cmp	r4, r9
 800c1b4:	d206      	bcs.n	800c1c4 <__hexnan+0xa0>
 800c1b6:	2d07      	cmp	r5, #7
 800c1b8:	dc04      	bgt.n	800c1c4 <__hexnan+0xa0>
 800c1ba:	462a      	mov	r2, r5
 800c1bc:	4649      	mov	r1, r9
 800c1be:	4620      	mov	r0, r4
 800c1c0:	f7ff ff8a 	bl	800c0d8 <L_shift>
 800c1c4:	4544      	cmp	r4, r8
 800c1c6:	d934      	bls.n	800c232 <__hexnan+0x10e>
 800c1c8:	f1a8 0204 	sub.w	r2, r8, #4
 800c1cc:	4623      	mov	r3, r4
 800c1ce:	f853 1b04 	ldr.w	r1, [r3], #4
 800c1d2:	f842 1f04 	str.w	r1, [r2, #4]!
 800c1d6:	429f      	cmp	r7, r3
 800c1d8:	d2f9      	bcs.n	800c1ce <__hexnan+0xaa>
 800c1da:	1b3b      	subs	r3, r7, r4
 800c1dc:	f023 0303 	bic.w	r3, r3, #3
 800c1e0:	3304      	adds	r3, #4
 800c1e2:	3e03      	subs	r6, #3
 800c1e4:	3401      	adds	r4, #1
 800c1e6:	42a6      	cmp	r6, r4
 800c1e8:	bf38      	it	cc
 800c1ea:	2304      	movcc	r3, #4
 800c1ec:	4443      	add	r3, r8
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	f843 2b04 	str.w	r2, [r3], #4
 800c1f4:	429f      	cmp	r7, r3
 800c1f6:	d2fb      	bcs.n	800c1f0 <__hexnan+0xcc>
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	b91b      	cbnz	r3, 800c204 <__hexnan+0xe0>
 800c1fc:	4547      	cmp	r7, r8
 800c1fe:	d126      	bne.n	800c24e <__hexnan+0x12a>
 800c200:	2301      	movs	r3, #1
 800c202:	603b      	str	r3, [r7, #0]
 800c204:	2005      	movs	r0, #5
 800c206:	e025      	b.n	800c254 <__hexnan+0x130>
 800c208:	3501      	adds	r5, #1
 800c20a:	2d08      	cmp	r5, #8
 800c20c:	f10b 0b01 	add.w	fp, fp, #1
 800c210:	dd06      	ble.n	800c220 <__hexnan+0xfc>
 800c212:	4544      	cmp	r4, r8
 800c214:	d9c3      	bls.n	800c19e <__hexnan+0x7a>
 800c216:	2300      	movs	r3, #0
 800c218:	f844 3c04 	str.w	r3, [r4, #-4]
 800c21c:	2501      	movs	r5, #1
 800c21e:	3c04      	subs	r4, #4
 800c220:	6822      	ldr	r2, [r4, #0]
 800c222:	f000 000f 	and.w	r0, r0, #15
 800c226:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c22a:	6020      	str	r0, [r4, #0]
 800c22c:	e7b7      	b.n	800c19e <__hexnan+0x7a>
 800c22e:	2508      	movs	r5, #8
 800c230:	e7b5      	b.n	800c19e <__hexnan+0x7a>
 800c232:	9b01      	ldr	r3, [sp, #4]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d0df      	beq.n	800c1f8 <__hexnan+0xd4>
 800c238:	f1c3 0320 	rsb	r3, r3, #32
 800c23c:	f04f 32ff 	mov.w	r2, #4294967295
 800c240:	40da      	lsrs	r2, r3
 800c242:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c246:	4013      	ands	r3, r2
 800c248:	f846 3c04 	str.w	r3, [r6, #-4]
 800c24c:	e7d4      	b.n	800c1f8 <__hexnan+0xd4>
 800c24e:	3f04      	subs	r7, #4
 800c250:	e7d2      	b.n	800c1f8 <__hexnan+0xd4>
 800c252:	2004      	movs	r0, #4
 800c254:	b007      	add	sp, #28
 800c256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c25a <__ascii_mbtowc>:
 800c25a:	b082      	sub	sp, #8
 800c25c:	b901      	cbnz	r1, 800c260 <__ascii_mbtowc+0x6>
 800c25e:	a901      	add	r1, sp, #4
 800c260:	b142      	cbz	r2, 800c274 <__ascii_mbtowc+0x1a>
 800c262:	b14b      	cbz	r3, 800c278 <__ascii_mbtowc+0x1e>
 800c264:	7813      	ldrb	r3, [r2, #0]
 800c266:	600b      	str	r3, [r1, #0]
 800c268:	7812      	ldrb	r2, [r2, #0]
 800c26a:	1e10      	subs	r0, r2, #0
 800c26c:	bf18      	it	ne
 800c26e:	2001      	movne	r0, #1
 800c270:	b002      	add	sp, #8
 800c272:	4770      	bx	lr
 800c274:	4610      	mov	r0, r2
 800c276:	e7fb      	b.n	800c270 <__ascii_mbtowc+0x16>
 800c278:	f06f 0001 	mvn.w	r0, #1
 800c27c:	e7f8      	b.n	800c270 <__ascii_mbtowc+0x16>
	...

0800c280 <_Balloc>:
 800c280:	b570      	push	{r4, r5, r6, lr}
 800c282:	69c6      	ldr	r6, [r0, #28]
 800c284:	4604      	mov	r4, r0
 800c286:	460d      	mov	r5, r1
 800c288:	b976      	cbnz	r6, 800c2a8 <_Balloc+0x28>
 800c28a:	2010      	movs	r0, #16
 800c28c:	f7fc fde6 	bl	8008e5c <malloc>
 800c290:	4602      	mov	r2, r0
 800c292:	61e0      	str	r0, [r4, #28]
 800c294:	b920      	cbnz	r0, 800c2a0 <_Balloc+0x20>
 800c296:	4b18      	ldr	r3, [pc, #96]	; (800c2f8 <_Balloc+0x78>)
 800c298:	4818      	ldr	r0, [pc, #96]	; (800c2fc <_Balloc+0x7c>)
 800c29a:	216b      	movs	r1, #107	; 0x6b
 800c29c:	f001 faec 	bl	800d878 <__assert_func>
 800c2a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c2a4:	6006      	str	r6, [r0, #0]
 800c2a6:	60c6      	str	r6, [r0, #12]
 800c2a8:	69e6      	ldr	r6, [r4, #28]
 800c2aa:	68f3      	ldr	r3, [r6, #12]
 800c2ac:	b183      	cbz	r3, 800c2d0 <_Balloc+0x50>
 800c2ae:	69e3      	ldr	r3, [r4, #28]
 800c2b0:	68db      	ldr	r3, [r3, #12]
 800c2b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c2b6:	b9b8      	cbnz	r0, 800c2e8 <_Balloc+0x68>
 800c2b8:	2101      	movs	r1, #1
 800c2ba:	fa01 f605 	lsl.w	r6, r1, r5
 800c2be:	1d72      	adds	r2, r6, #5
 800c2c0:	0092      	lsls	r2, r2, #2
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	f001 faf6 	bl	800d8b4 <_calloc_r>
 800c2c8:	b160      	cbz	r0, 800c2e4 <_Balloc+0x64>
 800c2ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c2ce:	e00e      	b.n	800c2ee <_Balloc+0x6e>
 800c2d0:	2221      	movs	r2, #33	; 0x21
 800c2d2:	2104      	movs	r1, #4
 800c2d4:	4620      	mov	r0, r4
 800c2d6:	f001 faed 	bl	800d8b4 <_calloc_r>
 800c2da:	69e3      	ldr	r3, [r4, #28]
 800c2dc:	60f0      	str	r0, [r6, #12]
 800c2de:	68db      	ldr	r3, [r3, #12]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d1e4      	bne.n	800c2ae <_Balloc+0x2e>
 800c2e4:	2000      	movs	r0, #0
 800c2e6:	bd70      	pop	{r4, r5, r6, pc}
 800c2e8:	6802      	ldr	r2, [r0, #0]
 800c2ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c2f4:	e7f7      	b.n	800c2e6 <_Balloc+0x66>
 800c2f6:	bf00      	nop
 800c2f8:	0800e2cd 	.word	0x0800e2cd
 800c2fc:	0800e3ad 	.word	0x0800e3ad

0800c300 <_Bfree>:
 800c300:	b570      	push	{r4, r5, r6, lr}
 800c302:	69c6      	ldr	r6, [r0, #28]
 800c304:	4605      	mov	r5, r0
 800c306:	460c      	mov	r4, r1
 800c308:	b976      	cbnz	r6, 800c328 <_Bfree+0x28>
 800c30a:	2010      	movs	r0, #16
 800c30c:	f7fc fda6 	bl	8008e5c <malloc>
 800c310:	4602      	mov	r2, r0
 800c312:	61e8      	str	r0, [r5, #28]
 800c314:	b920      	cbnz	r0, 800c320 <_Bfree+0x20>
 800c316:	4b09      	ldr	r3, [pc, #36]	; (800c33c <_Bfree+0x3c>)
 800c318:	4809      	ldr	r0, [pc, #36]	; (800c340 <_Bfree+0x40>)
 800c31a:	218f      	movs	r1, #143	; 0x8f
 800c31c:	f001 faac 	bl	800d878 <__assert_func>
 800c320:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c324:	6006      	str	r6, [r0, #0]
 800c326:	60c6      	str	r6, [r0, #12]
 800c328:	b13c      	cbz	r4, 800c33a <_Bfree+0x3a>
 800c32a:	69eb      	ldr	r3, [r5, #28]
 800c32c:	6862      	ldr	r2, [r4, #4]
 800c32e:	68db      	ldr	r3, [r3, #12]
 800c330:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c334:	6021      	str	r1, [r4, #0]
 800c336:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c33a:	bd70      	pop	{r4, r5, r6, pc}
 800c33c:	0800e2cd 	.word	0x0800e2cd
 800c340:	0800e3ad 	.word	0x0800e3ad

0800c344 <__multadd>:
 800c344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c348:	690d      	ldr	r5, [r1, #16]
 800c34a:	4607      	mov	r7, r0
 800c34c:	460c      	mov	r4, r1
 800c34e:	461e      	mov	r6, r3
 800c350:	f101 0c14 	add.w	ip, r1, #20
 800c354:	2000      	movs	r0, #0
 800c356:	f8dc 3000 	ldr.w	r3, [ip]
 800c35a:	b299      	uxth	r1, r3
 800c35c:	fb02 6101 	mla	r1, r2, r1, r6
 800c360:	0c1e      	lsrs	r6, r3, #16
 800c362:	0c0b      	lsrs	r3, r1, #16
 800c364:	fb02 3306 	mla	r3, r2, r6, r3
 800c368:	b289      	uxth	r1, r1
 800c36a:	3001      	adds	r0, #1
 800c36c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c370:	4285      	cmp	r5, r0
 800c372:	f84c 1b04 	str.w	r1, [ip], #4
 800c376:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c37a:	dcec      	bgt.n	800c356 <__multadd+0x12>
 800c37c:	b30e      	cbz	r6, 800c3c2 <__multadd+0x7e>
 800c37e:	68a3      	ldr	r3, [r4, #8]
 800c380:	42ab      	cmp	r3, r5
 800c382:	dc19      	bgt.n	800c3b8 <__multadd+0x74>
 800c384:	6861      	ldr	r1, [r4, #4]
 800c386:	4638      	mov	r0, r7
 800c388:	3101      	adds	r1, #1
 800c38a:	f7ff ff79 	bl	800c280 <_Balloc>
 800c38e:	4680      	mov	r8, r0
 800c390:	b928      	cbnz	r0, 800c39e <__multadd+0x5a>
 800c392:	4602      	mov	r2, r0
 800c394:	4b0c      	ldr	r3, [pc, #48]	; (800c3c8 <__multadd+0x84>)
 800c396:	480d      	ldr	r0, [pc, #52]	; (800c3cc <__multadd+0x88>)
 800c398:	21ba      	movs	r1, #186	; 0xba
 800c39a:	f001 fa6d 	bl	800d878 <__assert_func>
 800c39e:	6922      	ldr	r2, [r4, #16]
 800c3a0:	3202      	adds	r2, #2
 800c3a2:	f104 010c 	add.w	r1, r4, #12
 800c3a6:	0092      	lsls	r2, r2, #2
 800c3a8:	300c      	adds	r0, #12
 800c3aa:	f7fe fd1a 	bl	800ade2 <memcpy>
 800c3ae:	4621      	mov	r1, r4
 800c3b0:	4638      	mov	r0, r7
 800c3b2:	f7ff ffa5 	bl	800c300 <_Bfree>
 800c3b6:	4644      	mov	r4, r8
 800c3b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c3bc:	3501      	adds	r5, #1
 800c3be:	615e      	str	r6, [r3, #20]
 800c3c0:	6125      	str	r5, [r4, #16]
 800c3c2:	4620      	mov	r0, r4
 800c3c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3c8:	0800e33c 	.word	0x0800e33c
 800c3cc:	0800e3ad 	.word	0x0800e3ad

0800c3d0 <__s2b>:
 800c3d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3d4:	460c      	mov	r4, r1
 800c3d6:	4615      	mov	r5, r2
 800c3d8:	461f      	mov	r7, r3
 800c3da:	2209      	movs	r2, #9
 800c3dc:	3308      	adds	r3, #8
 800c3de:	4606      	mov	r6, r0
 800c3e0:	fb93 f3f2 	sdiv	r3, r3, r2
 800c3e4:	2100      	movs	r1, #0
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	429a      	cmp	r2, r3
 800c3ea:	db09      	blt.n	800c400 <__s2b+0x30>
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	f7ff ff47 	bl	800c280 <_Balloc>
 800c3f2:	b940      	cbnz	r0, 800c406 <__s2b+0x36>
 800c3f4:	4602      	mov	r2, r0
 800c3f6:	4b19      	ldr	r3, [pc, #100]	; (800c45c <__s2b+0x8c>)
 800c3f8:	4819      	ldr	r0, [pc, #100]	; (800c460 <__s2b+0x90>)
 800c3fa:	21d3      	movs	r1, #211	; 0xd3
 800c3fc:	f001 fa3c 	bl	800d878 <__assert_func>
 800c400:	0052      	lsls	r2, r2, #1
 800c402:	3101      	adds	r1, #1
 800c404:	e7f0      	b.n	800c3e8 <__s2b+0x18>
 800c406:	9b08      	ldr	r3, [sp, #32]
 800c408:	6143      	str	r3, [r0, #20]
 800c40a:	2d09      	cmp	r5, #9
 800c40c:	f04f 0301 	mov.w	r3, #1
 800c410:	6103      	str	r3, [r0, #16]
 800c412:	dd16      	ble.n	800c442 <__s2b+0x72>
 800c414:	f104 0909 	add.w	r9, r4, #9
 800c418:	46c8      	mov	r8, r9
 800c41a:	442c      	add	r4, r5
 800c41c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c420:	4601      	mov	r1, r0
 800c422:	3b30      	subs	r3, #48	; 0x30
 800c424:	220a      	movs	r2, #10
 800c426:	4630      	mov	r0, r6
 800c428:	f7ff ff8c 	bl	800c344 <__multadd>
 800c42c:	45a0      	cmp	r8, r4
 800c42e:	d1f5      	bne.n	800c41c <__s2b+0x4c>
 800c430:	f1a5 0408 	sub.w	r4, r5, #8
 800c434:	444c      	add	r4, r9
 800c436:	1b2d      	subs	r5, r5, r4
 800c438:	1963      	adds	r3, r4, r5
 800c43a:	42bb      	cmp	r3, r7
 800c43c:	db04      	blt.n	800c448 <__s2b+0x78>
 800c43e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c442:	340a      	adds	r4, #10
 800c444:	2509      	movs	r5, #9
 800c446:	e7f6      	b.n	800c436 <__s2b+0x66>
 800c448:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c44c:	4601      	mov	r1, r0
 800c44e:	3b30      	subs	r3, #48	; 0x30
 800c450:	220a      	movs	r2, #10
 800c452:	4630      	mov	r0, r6
 800c454:	f7ff ff76 	bl	800c344 <__multadd>
 800c458:	e7ee      	b.n	800c438 <__s2b+0x68>
 800c45a:	bf00      	nop
 800c45c:	0800e33c 	.word	0x0800e33c
 800c460:	0800e3ad 	.word	0x0800e3ad

0800c464 <__hi0bits>:
 800c464:	0c03      	lsrs	r3, r0, #16
 800c466:	041b      	lsls	r3, r3, #16
 800c468:	b9d3      	cbnz	r3, 800c4a0 <__hi0bits+0x3c>
 800c46a:	0400      	lsls	r0, r0, #16
 800c46c:	2310      	movs	r3, #16
 800c46e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c472:	bf04      	itt	eq
 800c474:	0200      	lsleq	r0, r0, #8
 800c476:	3308      	addeq	r3, #8
 800c478:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c47c:	bf04      	itt	eq
 800c47e:	0100      	lsleq	r0, r0, #4
 800c480:	3304      	addeq	r3, #4
 800c482:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c486:	bf04      	itt	eq
 800c488:	0080      	lsleq	r0, r0, #2
 800c48a:	3302      	addeq	r3, #2
 800c48c:	2800      	cmp	r0, #0
 800c48e:	db05      	blt.n	800c49c <__hi0bits+0x38>
 800c490:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c494:	f103 0301 	add.w	r3, r3, #1
 800c498:	bf08      	it	eq
 800c49a:	2320      	moveq	r3, #32
 800c49c:	4618      	mov	r0, r3
 800c49e:	4770      	bx	lr
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	e7e4      	b.n	800c46e <__hi0bits+0xa>

0800c4a4 <__lo0bits>:
 800c4a4:	6803      	ldr	r3, [r0, #0]
 800c4a6:	f013 0207 	ands.w	r2, r3, #7
 800c4aa:	d00c      	beq.n	800c4c6 <__lo0bits+0x22>
 800c4ac:	07d9      	lsls	r1, r3, #31
 800c4ae:	d422      	bmi.n	800c4f6 <__lo0bits+0x52>
 800c4b0:	079a      	lsls	r2, r3, #30
 800c4b2:	bf49      	itett	mi
 800c4b4:	085b      	lsrmi	r3, r3, #1
 800c4b6:	089b      	lsrpl	r3, r3, #2
 800c4b8:	6003      	strmi	r3, [r0, #0]
 800c4ba:	2201      	movmi	r2, #1
 800c4bc:	bf5c      	itt	pl
 800c4be:	6003      	strpl	r3, [r0, #0]
 800c4c0:	2202      	movpl	r2, #2
 800c4c2:	4610      	mov	r0, r2
 800c4c4:	4770      	bx	lr
 800c4c6:	b299      	uxth	r1, r3
 800c4c8:	b909      	cbnz	r1, 800c4ce <__lo0bits+0x2a>
 800c4ca:	0c1b      	lsrs	r3, r3, #16
 800c4cc:	2210      	movs	r2, #16
 800c4ce:	b2d9      	uxtb	r1, r3
 800c4d0:	b909      	cbnz	r1, 800c4d6 <__lo0bits+0x32>
 800c4d2:	3208      	adds	r2, #8
 800c4d4:	0a1b      	lsrs	r3, r3, #8
 800c4d6:	0719      	lsls	r1, r3, #28
 800c4d8:	bf04      	itt	eq
 800c4da:	091b      	lsreq	r3, r3, #4
 800c4dc:	3204      	addeq	r2, #4
 800c4de:	0799      	lsls	r1, r3, #30
 800c4e0:	bf04      	itt	eq
 800c4e2:	089b      	lsreq	r3, r3, #2
 800c4e4:	3202      	addeq	r2, #2
 800c4e6:	07d9      	lsls	r1, r3, #31
 800c4e8:	d403      	bmi.n	800c4f2 <__lo0bits+0x4e>
 800c4ea:	085b      	lsrs	r3, r3, #1
 800c4ec:	f102 0201 	add.w	r2, r2, #1
 800c4f0:	d003      	beq.n	800c4fa <__lo0bits+0x56>
 800c4f2:	6003      	str	r3, [r0, #0]
 800c4f4:	e7e5      	b.n	800c4c2 <__lo0bits+0x1e>
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	e7e3      	b.n	800c4c2 <__lo0bits+0x1e>
 800c4fa:	2220      	movs	r2, #32
 800c4fc:	e7e1      	b.n	800c4c2 <__lo0bits+0x1e>
	...

0800c500 <__i2b>:
 800c500:	b510      	push	{r4, lr}
 800c502:	460c      	mov	r4, r1
 800c504:	2101      	movs	r1, #1
 800c506:	f7ff febb 	bl	800c280 <_Balloc>
 800c50a:	4602      	mov	r2, r0
 800c50c:	b928      	cbnz	r0, 800c51a <__i2b+0x1a>
 800c50e:	4b05      	ldr	r3, [pc, #20]	; (800c524 <__i2b+0x24>)
 800c510:	4805      	ldr	r0, [pc, #20]	; (800c528 <__i2b+0x28>)
 800c512:	f240 1145 	movw	r1, #325	; 0x145
 800c516:	f001 f9af 	bl	800d878 <__assert_func>
 800c51a:	2301      	movs	r3, #1
 800c51c:	6144      	str	r4, [r0, #20]
 800c51e:	6103      	str	r3, [r0, #16]
 800c520:	bd10      	pop	{r4, pc}
 800c522:	bf00      	nop
 800c524:	0800e33c 	.word	0x0800e33c
 800c528:	0800e3ad 	.word	0x0800e3ad

0800c52c <__multiply>:
 800c52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c530:	4691      	mov	r9, r2
 800c532:	690a      	ldr	r2, [r1, #16]
 800c534:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c538:	429a      	cmp	r2, r3
 800c53a:	bfb8      	it	lt
 800c53c:	460b      	movlt	r3, r1
 800c53e:	460c      	mov	r4, r1
 800c540:	bfbc      	itt	lt
 800c542:	464c      	movlt	r4, r9
 800c544:	4699      	movlt	r9, r3
 800c546:	6927      	ldr	r7, [r4, #16]
 800c548:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c54c:	68a3      	ldr	r3, [r4, #8]
 800c54e:	6861      	ldr	r1, [r4, #4]
 800c550:	eb07 060a 	add.w	r6, r7, sl
 800c554:	42b3      	cmp	r3, r6
 800c556:	b085      	sub	sp, #20
 800c558:	bfb8      	it	lt
 800c55a:	3101      	addlt	r1, #1
 800c55c:	f7ff fe90 	bl	800c280 <_Balloc>
 800c560:	b930      	cbnz	r0, 800c570 <__multiply+0x44>
 800c562:	4602      	mov	r2, r0
 800c564:	4b44      	ldr	r3, [pc, #272]	; (800c678 <__multiply+0x14c>)
 800c566:	4845      	ldr	r0, [pc, #276]	; (800c67c <__multiply+0x150>)
 800c568:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c56c:	f001 f984 	bl	800d878 <__assert_func>
 800c570:	f100 0514 	add.w	r5, r0, #20
 800c574:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c578:	462b      	mov	r3, r5
 800c57a:	2200      	movs	r2, #0
 800c57c:	4543      	cmp	r3, r8
 800c57e:	d321      	bcc.n	800c5c4 <__multiply+0x98>
 800c580:	f104 0314 	add.w	r3, r4, #20
 800c584:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c588:	f109 0314 	add.w	r3, r9, #20
 800c58c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c590:	9202      	str	r2, [sp, #8]
 800c592:	1b3a      	subs	r2, r7, r4
 800c594:	3a15      	subs	r2, #21
 800c596:	f022 0203 	bic.w	r2, r2, #3
 800c59a:	3204      	adds	r2, #4
 800c59c:	f104 0115 	add.w	r1, r4, #21
 800c5a0:	428f      	cmp	r7, r1
 800c5a2:	bf38      	it	cc
 800c5a4:	2204      	movcc	r2, #4
 800c5a6:	9201      	str	r2, [sp, #4]
 800c5a8:	9a02      	ldr	r2, [sp, #8]
 800c5aa:	9303      	str	r3, [sp, #12]
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d80c      	bhi.n	800c5ca <__multiply+0x9e>
 800c5b0:	2e00      	cmp	r6, #0
 800c5b2:	dd03      	ble.n	800c5bc <__multiply+0x90>
 800c5b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d05b      	beq.n	800c674 <__multiply+0x148>
 800c5bc:	6106      	str	r6, [r0, #16]
 800c5be:	b005      	add	sp, #20
 800c5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5c4:	f843 2b04 	str.w	r2, [r3], #4
 800c5c8:	e7d8      	b.n	800c57c <__multiply+0x50>
 800c5ca:	f8b3 a000 	ldrh.w	sl, [r3]
 800c5ce:	f1ba 0f00 	cmp.w	sl, #0
 800c5d2:	d024      	beq.n	800c61e <__multiply+0xf2>
 800c5d4:	f104 0e14 	add.w	lr, r4, #20
 800c5d8:	46a9      	mov	r9, r5
 800c5da:	f04f 0c00 	mov.w	ip, #0
 800c5de:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c5e2:	f8d9 1000 	ldr.w	r1, [r9]
 800c5e6:	fa1f fb82 	uxth.w	fp, r2
 800c5ea:	b289      	uxth	r1, r1
 800c5ec:	fb0a 110b 	mla	r1, sl, fp, r1
 800c5f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c5f4:	f8d9 2000 	ldr.w	r2, [r9]
 800c5f8:	4461      	add	r1, ip
 800c5fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c5fe:	fb0a c20b 	mla	r2, sl, fp, ip
 800c602:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c606:	b289      	uxth	r1, r1
 800c608:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c60c:	4577      	cmp	r7, lr
 800c60e:	f849 1b04 	str.w	r1, [r9], #4
 800c612:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c616:	d8e2      	bhi.n	800c5de <__multiply+0xb2>
 800c618:	9a01      	ldr	r2, [sp, #4]
 800c61a:	f845 c002 	str.w	ip, [r5, r2]
 800c61e:	9a03      	ldr	r2, [sp, #12]
 800c620:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c624:	3304      	adds	r3, #4
 800c626:	f1b9 0f00 	cmp.w	r9, #0
 800c62a:	d021      	beq.n	800c670 <__multiply+0x144>
 800c62c:	6829      	ldr	r1, [r5, #0]
 800c62e:	f104 0c14 	add.w	ip, r4, #20
 800c632:	46ae      	mov	lr, r5
 800c634:	f04f 0a00 	mov.w	sl, #0
 800c638:	f8bc b000 	ldrh.w	fp, [ip]
 800c63c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c640:	fb09 220b 	mla	r2, r9, fp, r2
 800c644:	4452      	add	r2, sl
 800c646:	b289      	uxth	r1, r1
 800c648:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c64c:	f84e 1b04 	str.w	r1, [lr], #4
 800c650:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c654:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c658:	f8be 1000 	ldrh.w	r1, [lr]
 800c65c:	fb09 110a 	mla	r1, r9, sl, r1
 800c660:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c664:	4567      	cmp	r7, ip
 800c666:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c66a:	d8e5      	bhi.n	800c638 <__multiply+0x10c>
 800c66c:	9a01      	ldr	r2, [sp, #4]
 800c66e:	50a9      	str	r1, [r5, r2]
 800c670:	3504      	adds	r5, #4
 800c672:	e799      	b.n	800c5a8 <__multiply+0x7c>
 800c674:	3e01      	subs	r6, #1
 800c676:	e79b      	b.n	800c5b0 <__multiply+0x84>
 800c678:	0800e33c 	.word	0x0800e33c
 800c67c:	0800e3ad 	.word	0x0800e3ad

0800c680 <__pow5mult>:
 800c680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c684:	4615      	mov	r5, r2
 800c686:	f012 0203 	ands.w	r2, r2, #3
 800c68a:	4606      	mov	r6, r0
 800c68c:	460f      	mov	r7, r1
 800c68e:	d007      	beq.n	800c6a0 <__pow5mult+0x20>
 800c690:	4c25      	ldr	r4, [pc, #148]	; (800c728 <__pow5mult+0xa8>)
 800c692:	3a01      	subs	r2, #1
 800c694:	2300      	movs	r3, #0
 800c696:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c69a:	f7ff fe53 	bl	800c344 <__multadd>
 800c69e:	4607      	mov	r7, r0
 800c6a0:	10ad      	asrs	r5, r5, #2
 800c6a2:	d03d      	beq.n	800c720 <__pow5mult+0xa0>
 800c6a4:	69f4      	ldr	r4, [r6, #28]
 800c6a6:	b97c      	cbnz	r4, 800c6c8 <__pow5mult+0x48>
 800c6a8:	2010      	movs	r0, #16
 800c6aa:	f7fc fbd7 	bl	8008e5c <malloc>
 800c6ae:	4602      	mov	r2, r0
 800c6b0:	61f0      	str	r0, [r6, #28]
 800c6b2:	b928      	cbnz	r0, 800c6c0 <__pow5mult+0x40>
 800c6b4:	4b1d      	ldr	r3, [pc, #116]	; (800c72c <__pow5mult+0xac>)
 800c6b6:	481e      	ldr	r0, [pc, #120]	; (800c730 <__pow5mult+0xb0>)
 800c6b8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c6bc:	f001 f8dc 	bl	800d878 <__assert_func>
 800c6c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c6c4:	6004      	str	r4, [r0, #0]
 800c6c6:	60c4      	str	r4, [r0, #12]
 800c6c8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c6cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c6d0:	b94c      	cbnz	r4, 800c6e6 <__pow5mult+0x66>
 800c6d2:	f240 2171 	movw	r1, #625	; 0x271
 800c6d6:	4630      	mov	r0, r6
 800c6d8:	f7ff ff12 	bl	800c500 <__i2b>
 800c6dc:	2300      	movs	r3, #0
 800c6de:	f8c8 0008 	str.w	r0, [r8, #8]
 800c6e2:	4604      	mov	r4, r0
 800c6e4:	6003      	str	r3, [r0, #0]
 800c6e6:	f04f 0900 	mov.w	r9, #0
 800c6ea:	07eb      	lsls	r3, r5, #31
 800c6ec:	d50a      	bpl.n	800c704 <__pow5mult+0x84>
 800c6ee:	4639      	mov	r1, r7
 800c6f0:	4622      	mov	r2, r4
 800c6f2:	4630      	mov	r0, r6
 800c6f4:	f7ff ff1a 	bl	800c52c <__multiply>
 800c6f8:	4639      	mov	r1, r7
 800c6fa:	4680      	mov	r8, r0
 800c6fc:	4630      	mov	r0, r6
 800c6fe:	f7ff fdff 	bl	800c300 <_Bfree>
 800c702:	4647      	mov	r7, r8
 800c704:	106d      	asrs	r5, r5, #1
 800c706:	d00b      	beq.n	800c720 <__pow5mult+0xa0>
 800c708:	6820      	ldr	r0, [r4, #0]
 800c70a:	b938      	cbnz	r0, 800c71c <__pow5mult+0x9c>
 800c70c:	4622      	mov	r2, r4
 800c70e:	4621      	mov	r1, r4
 800c710:	4630      	mov	r0, r6
 800c712:	f7ff ff0b 	bl	800c52c <__multiply>
 800c716:	6020      	str	r0, [r4, #0]
 800c718:	f8c0 9000 	str.w	r9, [r0]
 800c71c:	4604      	mov	r4, r0
 800c71e:	e7e4      	b.n	800c6ea <__pow5mult+0x6a>
 800c720:	4638      	mov	r0, r7
 800c722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c726:	bf00      	nop
 800c728:	0800e4f8 	.word	0x0800e4f8
 800c72c:	0800e2cd 	.word	0x0800e2cd
 800c730:	0800e3ad 	.word	0x0800e3ad

0800c734 <__lshift>:
 800c734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c738:	460c      	mov	r4, r1
 800c73a:	6849      	ldr	r1, [r1, #4]
 800c73c:	6923      	ldr	r3, [r4, #16]
 800c73e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c742:	68a3      	ldr	r3, [r4, #8]
 800c744:	4607      	mov	r7, r0
 800c746:	4691      	mov	r9, r2
 800c748:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c74c:	f108 0601 	add.w	r6, r8, #1
 800c750:	42b3      	cmp	r3, r6
 800c752:	db0b      	blt.n	800c76c <__lshift+0x38>
 800c754:	4638      	mov	r0, r7
 800c756:	f7ff fd93 	bl	800c280 <_Balloc>
 800c75a:	4605      	mov	r5, r0
 800c75c:	b948      	cbnz	r0, 800c772 <__lshift+0x3e>
 800c75e:	4602      	mov	r2, r0
 800c760:	4b28      	ldr	r3, [pc, #160]	; (800c804 <__lshift+0xd0>)
 800c762:	4829      	ldr	r0, [pc, #164]	; (800c808 <__lshift+0xd4>)
 800c764:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c768:	f001 f886 	bl	800d878 <__assert_func>
 800c76c:	3101      	adds	r1, #1
 800c76e:	005b      	lsls	r3, r3, #1
 800c770:	e7ee      	b.n	800c750 <__lshift+0x1c>
 800c772:	2300      	movs	r3, #0
 800c774:	f100 0114 	add.w	r1, r0, #20
 800c778:	f100 0210 	add.w	r2, r0, #16
 800c77c:	4618      	mov	r0, r3
 800c77e:	4553      	cmp	r3, sl
 800c780:	db33      	blt.n	800c7ea <__lshift+0xb6>
 800c782:	6920      	ldr	r0, [r4, #16]
 800c784:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c788:	f104 0314 	add.w	r3, r4, #20
 800c78c:	f019 091f 	ands.w	r9, r9, #31
 800c790:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c794:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c798:	d02b      	beq.n	800c7f2 <__lshift+0xbe>
 800c79a:	f1c9 0e20 	rsb	lr, r9, #32
 800c79e:	468a      	mov	sl, r1
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	6818      	ldr	r0, [r3, #0]
 800c7a4:	fa00 f009 	lsl.w	r0, r0, r9
 800c7a8:	4310      	orrs	r0, r2
 800c7aa:	f84a 0b04 	str.w	r0, [sl], #4
 800c7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7b2:	459c      	cmp	ip, r3
 800c7b4:	fa22 f20e 	lsr.w	r2, r2, lr
 800c7b8:	d8f3      	bhi.n	800c7a2 <__lshift+0x6e>
 800c7ba:	ebac 0304 	sub.w	r3, ip, r4
 800c7be:	3b15      	subs	r3, #21
 800c7c0:	f023 0303 	bic.w	r3, r3, #3
 800c7c4:	3304      	adds	r3, #4
 800c7c6:	f104 0015 	add.w	r0, r4, #21
 800c7ca:	4584      	cmp	ip, r0
 800c7cc:	bf38      	it	cc
 800c7ce:	2304      	movcc	r3, #4
 800c7d0:	50ca      	str	r2, [r1, r3]
 800c7d2:	b10a      	cbz	r2, 800c7d8 <__lshift+0xa4>
 800c7d4:	f108 0602 	add.w	r6, r8, #2
 800c7d8:	3e01      	subs	r6, #1
 800c7da:	4638      	mov	r0, r7
 800c7dc:	612e      	str	r6, [r5, #16]
 800c7de:	4621      	mov	r1, r4
 800c7e0:	f7ff fd8e 	bl	800c300 <_Bfree>
 800c7e4:	4628      	mov	r0, r5
 800c7e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800c7ee:	3301      	adds	r3, #1
 800c7f0:	e7c5      	b.n	800c77e <__lshift+0x4a>
 800c7f2:	3904      	subs	r1, #4
 800c7f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7f8:	f841 2f04 	str.w	r2, [r1, #4]!
 800c7fc:	459c      	cmp	ip, r3
 800c7fe:	d8f9      	bhi.n	800c7f4 <__lshift+0xc0>
 800c800:	e7ea      	b.n	800c7d8 <__lshift+0xa4>
 800c802:	bf00      	nop
 800c804:	0800e33c 	.word	0x0800e33c
 800c808:	0800e3ad 	.word	0x0800e3ad

0800c80c <__mcmp>:
 800c80c:	b530      	push	{r4, r5, lr}
 800c80e:	6902      	ldr	r2, [r0, #16]
 800c810:	690c      	ldr	r4, [r1, #16]
 800c812:	1b12      	subs	r2, r2, r4
 800c814:	d10e      	bne.n	800c834 <__mcmp+0x28>
 800c816:	f100 0314 	add.w	r3, r0, #20
 800c81a:	3114      	adds	r1, #20
 800c81c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c820:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c824:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c828:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c82c:	42a5      	cmp	r5, r4
 800c82e:	d003      	beq.n	800c838 <__mcmp+0x2c>
 800c830:	d305      	bcc.n	800c83e <__mcmp+0x32>
 800c832:	2201      	movs	r2, #1
 800c834:	4610      	mov	r0, r2
 800c836:	bd30      	pop	{r4, r5, pc}
 800c838:	4283      	cmp	r3, r0
 800c83a:	d3f3      	bcc.n	800c824 <__mcmp+0x18>
 800c83c:	e7fa      	b.n	800c834 <__mcmp+0x28>
 800c83e:	f04f 32ff 	mov.w	r2, #4294967295
 800c842:	e7f7      	b.n	800c834 <__mcmp+0x28>

0800c844 <__mdiff>:
 800c844:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c848:	460c      	mov	r4, r1
 800c84a:	4606      	mov	r6, r0
 800c84c:	4611      	mov	r1, r2
 800c84e:	4620      	mov	r0, r4
 800c850:	4690      	mov	r8, r2
 800c852:	f7ff ffdb 	bl	800c80c <__mcmp>
 800c856:	1e05      	subs	r5, r0, #0
 800c858:	d110      	bne.n	800c87c <__mdiff+0x38>
 800c85a:	4629      	mov	r1, r5
 800c85c:	4630      	mov	r0, r6
 800c85e:	f7ff fd0f 	bl	800c280 <_Balloc>
 800c862:	b930      	cbnz	r0, 800c872 <__mdiff+0x2e>
 800c864:	4b3a      	ldr	r3, [pc, #232]	; (800c950 <__mdiff+0x10c>)
 800c866:	4602      	mov	r2, r0
 800c868:	f240 2137 	movw	r1, #567	; 0x237
 800c86c:	4839      	ldr	r0, [pc, #228]	; (800c954 <__mdiff+0x110>)
 800c86e:	f001 f803 	bl	800d878 <__assert_func>
 800c872:	2301      	movs	r3, #1
 800c874:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c878:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c87c:	bfa4      	itt	ge
 800c87e:	4643      	movge	r3, r8
 800c880:	46a0      	movge	r8, r4
 800c882:	4630      	mov	r0, r6
 800c884:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c888:	bfa6      	itte	ge
 800c88a:	461c      	movge	r4, r3
 800c88c:	2500      	movge	r5, #0
 800c88e:	2501      	movlt	r5, #1
 800c890:	f7ff fcf6 	bl	800c280 <_Balloc>
 800c894:	b920      	cbnz	r0, 800c8a0 <__mdiff+0x5c>
 800c896:	4b2e      	ldr	r3, [pc, #184]	; (800c950 <__mdiff+0x10c>)
 800c898:	4602      	mov	r2, r0
 800c89a:	f240 2145 	movw	r1, #581	; 0x245
 800c89e:	e7e5      	b.n	800c86c <__mdiff+0x28>
 800c8a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c8a4:	6926      	ldr	r6, [r4, #16]
 800c8a6:	60c5      	str	r5, [r0, #12]
 800c8a8:	f104 0914 	add.w	r9, r4, #20
 800c8ac:	f108 0514 	add.w	r5, r8, #20
 800c8b0:	f100 0e14 	add.w	lr, r0, #20
 800c8b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c8b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c8bc:	f108 0210 	add.w	r2, r8, #16
 800c8c0:	46f2      	mov	sl, lr
 800c8c2:	2100      	movs	r1, #0
 800c8c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800c8c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c8cc:	fa11 f88b 	uxtah	r8, r1, fp
 800c8d0:	b299      	uxth	r1, r3
 800c8d2:	0c1b      	lsrs	r3, r3, #16
 800c8d4:	eba8 0801 	sub.w	r8, r8, r1
 800c8d8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c8dc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c8e0:	fa1f f888 	uxth.w	r8, r8
 800c8e4:	1419      	asrs	r1, r3, #16
 800c8e6:	454e      	cmp	r6, r9
 800c8e8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c8ec:	f84a 3b04 	str.w	r3, [sl], #4
 800c8f0:	d8e8      	bhi.n	800c8c4 <__mdiff+0x80>
 800c8f2:	1b33      	subs	r3, r6, r4
 800c8f4:	3b15      	subs	r3, #21
 800c8f6:	f023 0303 	bic.w	r3, r3, #3
 800c8fa:	3304      	adds	r3, #4
 800c8fc:	3415      	adds	r4, #21
 800c8fe:	42a6      	cmp	r6, r4
 800c900:	bf38      	it	cc
 800c902:	2304      	movcc	r3, #4
 800c904:	441d      	add	r5, r3
 800c906:	4473      	add	r3, lr
 800c908:	469e      	mov	lr, r3
 800c90a:	462e      	mov	r6, r5
 800c90c:	4566      	cmp	r6, ip
 800c90e:	d30e      	bcc.n	800c92e <__mdiff+0xea>
 800c910:	f10c 0203 	add.w	r2, ip, #3
 800c914:	1b52      	subs	r2, r2, r5
 800c916:	f022 0203 	bic.w	r2, r2, #3
 800c91a:	3d03      	subs	r5, #3
 800c91c:	45ac      	cmp	ip, r5
 800c91e:	bf38      	it	cc
 800c920:	2200      	movcc	r2, #0
 800c922:	4413      	add	r3, r2
 800c924:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c928:	b17a      	cbz	r2, 800c94a <__mdiff+0x106>
 800c92a:	6107      	str	r7, [r0, #16]
 800c92c:	e7a4      	b.n	800c878 <__mdiff+0x34>
 800c92e:	f856 8b04 	ldr.w	r8, [r6], #4
 800c932:	fa11 f288 	uxtah	r2, r1, r8
 800c936:	1414      	asrs	r4, r2, #16
 800c938:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c93c:	b292      	uxth	r2, r2
 800c93e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c942:	f84e 2b04 	str.w	r2, [lr], #4
 800c946:	1421      	asrs	r1, r4, #16
 800c948:	e7e0      	b.n	800c90c <__mdiff+0xc8>
 800c94a:	3f01      	subs	r7, #1
 800c94c:	e7ea      	b.n	800c924 <__mdiff+0xe0>
 800c94e:	bf00      	nop
 800c950:	0800e33c 	.word	0x0800e33c
 800c954:	0800e3ad 	.word	0x0800e3ad

0800c958 <__ulp>:
 800c958:	b082      	sub	sp, #8
 800c95a:	ed8d 0b00 	vstr	d0, [sp]
 800c95e:	9a01      	ldr	r2, [sp, #4]
 800c960:	4b0f      	ldr	r3, [pc, #60]	; (800c9a0 <__ulp+0x48>)
 800c962:	4013      	ands	r3, r2
 800c964:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c968:	2b00      	cmp	r3, #0
 800c96a:	dc08      	bgt.n	800c97e <__ulp+0x26>
 800c96c:	425b      	negs	r3, r3
 800c96e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800c972:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c976:	da04      	bge.n	800c982 <__ulp+0x2a>
 800c978:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c97c:	4113      	asrs	r3, r2
 800c97e:	2200      	movs	r2, #0
 800c980:	e008      	b.n	800c994 <__ulp+0x3c>
 800c982:	f1a2 0314 	sub.w	r3, r2, #20
 800c986:	2b1e      	cmp	r3, #30
 800c988:	bfda      	itte	le
 800c98a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800c98e:	40da      	lsrle	r2, r3
 800c990:	2201      	movgt	r2, #1
 800c992:	2300      	movs	r3, #0
 800c994:	4619      	mov	r1, r3
 800c996:	4610      	mov	r0, r2
 800c998:	ec41 0b10 	vmov	d0, r0, r1
 800c99c:	b002      	add	sp, #8
 800c99e:	4770      	bx	lr
 800c9a0:	7ff00000 	.word	0x7ff00000

0800c9a4 <__b2d>:
 800c9a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9a8:	6906      	ldr	r6, [r0, #16]
 800c9aa:	f100 0814 	add.w	r8, r0, #20
 800c9ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c9b2:	1f37      	subs	r7, r6, #4
 800c9b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c9b8:	4610      	mov	r0, r2
 800c9ba:	f7ff fd53 	bl	800c464 <__hi0bits>
 800c9be:	f1c0 0320 	rsb	r3, r0, #32
 800c9c2:	280a      	cmp	r0, #10
 800c9c4:	600b      	str	r3, [r1, #0]
 800c9c6:	491b      	ldr	r1, [pc, #108]	; (800ca34 <__b2d+0x90>)
 800c9c8:	dc15      	bgt.n	800c9f6 <__b2d+0x52>
 800c9ca:	f1c0 0c0b 	rsb	ip, r0, #11
 800c9ce:	fa22 f30c 	lsr.w	r3, r2, ip
 800c9d2:	45b8      	cmp	r8, r7
 800c9d4:	ea43 0501 	orr.w	r5, r3, r1
 800c9d8:	bf34      	ite	cc
 800c9da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c9de:	2300      	movcs	r3, #0
 800c9e0:	3015      	adds	r0, #21
 800c9e2:	fa02 f000 	lsl.w	r0, r2, r0
 800c9e6:	fa23 f30c 	lsr.w	r3, r3, ip
 800c9ea:	4303      	orrs	r3, r0
 800c9ec:	461c      	mov	r4, r3
 800c9ee:	ec45 4b10 	vmov	d0, r4, r5
 800c9f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9f6:	45b8      	cmp	r8, r7
 800c9f8:	bf3a      	itte	cc
 800c9fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c9fe:	f1a6 0708 	subcc.w	r7, r6, #8
 800ca02:	2300      	movcs	r3, #0
 800ca04:	380b      	subs	r0, #11
 800ca06:	d012      	beq.n	800ca2e <__b2d+0x8a>
 800ca08:	f1c0 0120 	rsb	r1, r0, #32
 800ca0c:	fa23 f401 	lsr.w	r4, r3, r1
 800ca10:	4082      	lsls	r2, r0
 800ca12:	4322      	orrs	r2, r4
 800ca14:	4547      	cmp	r7, r8
 800ca16:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800ca1a:	bf8c      	ite	hi
 800ca1c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ca20:	2200      	movls	r2, #0
 800ca22:	4083      	lsls	r3, r0
 800ca24:	40ca      	lsrs	r2, r1
 800ca26:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ca2a:	4313      	orrs	r3, r2
 800ca2c:	e7de      	b.n	800c9ec <__b2d+0x48>
 800ca2e:	ea42 0501 	orr.w	r5, r2, r1
 800ca32:	e7db      	b.n	800c9ec <__b2d+0x48>
 800ca34:	3ff00000 	.word	0x3ff00000

0800ca38 <__d2b>:
 800ca38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ca3c:	460f      	mov	r7, r1
 800ca3e:	2101      	movs	r1, #1
 800ca40:	ec59 8b10 	vmov	r8, r9, d0
 800ca44:	4616      	mov	r6, r2
 800ca46:	f7ff fc1b 	bl	800c280 <_Balloc>
 800ca4a:	4604      	mov	r4, r0
 800ca4c:	b930      	cbnz	r0, 800ca5c <__d2b+0x24>
 800ca4e:	4602      	mov	r2, r0
 800ca50:	4b24      	ldr	r3, [pc, #144]	; (800cae4 <__d2b+0xac>)
 800ca52:	4825      	ldr	r0, [pc, #148]	; (800cae8 <__d2b+0xb0>)
 800ca54:	f240 310f 	movw	r1, #783	; 0x30f
 800ca58:	f000 ff0e 	bl	800d878 <__assert_func>
 800ca5c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ca60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca64:	bb2d      	cbnz	r5, 800cab2 <__d2b+0x7a>
 800ca66:	9301      	str	r3, [sp, #4]
 800ca68:	f1b8 0300 	subs.w	r3, r8, #0
 800ca6c:	d026      	beq.n	800cabc <__d2b+0x84>
 800ca6e:	4668      	mov	r0, sp
 800ca70:	9300      	str	r3, [sp, #0]
 800ca72:	f7ff fd17 	bl	800c4a4 <__lo0bits>
 800ca76:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ca7a:	b1e8      	cbz	r0, 800cab8 <__d2b+0x80>
 800ca7c:	f1c0 0320 	rsb	r3, r0, #32
 800ca80:	fa02 f303 	lsl.w	r3, r2, r3
 800ca84:	430b      	orrs	r3, r1
 800ca86:	40c2      	lsrs	r2, r0
 800ca88:	6163      	str	r3, [r4, #20]
 800ca8a:	9201      	str	r2, [sp, #4]
 800ca8c:	9b01      	ldr	r3, [sp, #4]
 800ca8e:	61a3      	str	r3, [r4, #24]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	bf14      	ite	ne
 800ca94:	2202      	movne	r2, #2
 800ca96:	2201      	moveq	r2, #1
 800ca98:	6122      	str	r2, [r4, #16]
 800ca9a:	b1bd      	cbz	r5, 800cacc <__d2b+0x94>
 800ca9c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800caa0:	4405      	add	r5, r0
 800caa2:	603d      	str	r5, [r7, #0]
 800caa4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800caa8:	6030      	str	r0, [r6, #0]
 800caaa:	4620      	mov	r0, r4
 800caac:	b003      	add	sp, #12
 800caae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cab2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cab6:	e7d6      	b.n	800ca66 <__d2b+0x2e>
 800cab8:	6161      	str	r1, [r4, #20]
 800caba:	e7e7      	b.n	800ca8c <__d2b+0x54>
 800cabc:	a801      	add	r0, sp, #4
 800cabe:	f7ff fcf1 	bl	800c4a4 <__lo0bits>
 800cac2:	9b01      	ldr	r3, [sp, #4]
 800cac4:	6163      	str	r3, [r4, #20]
 800cac6:	3020      	adds	r0, #32
 800cac8:	2201      	movs	r2, #1
 800caca:	e7e5      	b.n	800ca98 <__d2b+0x60>
 800cacc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cad0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cad4:	6038      	str	r0, [r7, #0]
 800cad6:	6918      	ldr	r0, [r3, #16]
 800cad8:	f7ff fcc4 	bl	800c464 <__hi0bits>
 800cadc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cae0:	e7e2      	b.n	800caa8 <__d2b+0x70>
 800cae2:	bf00      	nop
 800cae4:	0800e33c 	.word	0x0800e33c
 800cae8:	0800e3ad 	.word	0x0800e3ad

0800caec <__ratio>:
 800caec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caf0:	4688      	mov	r8, r1
 800caf2:	4669      	mov	r1, sp
 800caf4:	4681      	mov	r9, r0
 800caf6:	f7ff ff55 	bl	800c9a4 <__b2d>
 800cafa:	a901      	add	r1, sp, #4
 800cafc:	4640      	mov	r0, r8
 800cafe:	ec55 4b10 	vmov	r4, r5, d0
 800cb02:	f7ff ff4f 	bl	800c9a4 <__b2d>
 800cb06:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cb0a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cb0e:	eba3 0c02 	sub.w	ip, r3, r2
 800cb12:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cb16:	1a9b      	subs	r3, r3, r2
 800cb18:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800cb1c:	ec51 0b10 	vmov	r0, r1, d0
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	bfd6      	itet	le
 800cb24:	460a      	movle	r2, r1
 800cb26:	462a      	movgt	r2, r5
 800cb28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cb2c:	468b      	mov	fp, r1
 800cb2e:	462f      	mov	r7, r5
 800cb30:	bfd4      	ite	le
 800cb32:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800cb36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cb3a:	4620      	mov	r0, r4
 800cb3c:	ee10 2a10 	vmov	r2, s0
 800cb40:	465b      	mov	r3, fp
 800cb42:	4639      	mov	r1, r7
 800cb44:	f7f3 fe82 	bl	800084c <__aeabi_ddiv>
 800cb48:	ec41 0b10 	vmov	d0, r0, r1
 800cb4c:	b003      	add	sp, #12
 800cb4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb52 <__copybits>:
 800cb52:	3901      	subs	r1, #1
 800cb54:	b570      	push	{r4, r5, r6, lr}
 800cb56:	1149      	asrs	r1, r1, #5
 800cb58:	6914      	ldr	r4, [r2, #16]
 800cb5a:	3101      	adds	r1, #1
 800cb5c:	f102 0314 	add.w	r3, r2, #20
 800cb60:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cb64:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cb68:	1f05      	subs	r5, r0, #4
 800cb6a:	42a3      	cmp	r3, r4
 800cb6c:	d30c      	bcc.n	800cb88 <__copybits+0x36>
 800cb6e:	1aa3      	subs	r3, r4, r2
 800cb70:	3b11      	subs	r3, #17
 800cb72:	f023 0303 	bic.w	r3, r3, #3
 800cb76:	3211      	adds	r2, #17
 800cb78:	42a2      	cmp	r2, r4
 800cb7a:	bf88      	it	hi
 800cb7c:	2300      	movhi	r3, #0
 800cb7e:	4418      	add	r0, r3
 800cb80:	2300      	movs	r3, #0
 800cb82:	4288      	cmp	r0, r1
 800cb84:	d305      	bcc.n	800cb92 <__copybits+0x40>
 800cb86:	bd70      	pop	{r4, r5, r6, pc}
 800cb88:	f853 6b04 	ldr.w	r6, [r3], #4
 800cb8c:	f845 6f04 	str.w	r6, [r5, #4]!
 800cb90:	e7eb      	b.n	800cb6a <__copybits+0x18>
 800cb92:	f840 3b04 	str.w	r3, [r0], #4
 800cb96:	e7f4      	b.n	800cb82 <__copybits+0x30>

0800cb98 <__any_on>:
 800cb98:	f100 0214 	add.w	r2, r0, #20
 800cb9c:	6900      	ldr	r0, [r0, #16]
 800cb9e:	114b      	asrs	r3, r1, #5
 800cba0:	4298      	cmp	r0, r3
 800cba2:	b510      	push	{r4, lr}
 800cba4:	db11      	blt.n	800cbca <__any_on+0x32>
 800cba6:	dd0a      	ble.n	800cbbe <__any_on+0x26>
 800cba8:	f011 011f 	ands.w	r1, r1, #31
 800cbac:	d007      	beq.n	800cbbe <__any_on+0x26>
 800cbae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cbb2:	fa24 f001 	lsr.w	r0, r4, r1
 800cbb6:	fa00 f101 	lsl.w	r1, r0, r1
 800cbba:	428c      	cmp	r4, r1
 800cbbc:	d10b      	bne.n	800cbd6 <__any_on+0x3e>
 800cbbe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d803      	bhi.n	800cbce <__any_on+0x36>
 800cbc6:	2000      	movs	r0, #0
 800cbc8:	bd10      	pop	{r4, pc}
 800cbca:	4603      	mov	r3, r0
 800cbcc:	e7f7      	b.n	800cbbe <__any_on+0x26>
 800cbce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cbd2:	2900      	cmp	r1, #0
 800cbd4:	d0f5      	beq.n	800cbc2 <__any_on+0x2a>
 800cbd6:	2001      	movs	r0, #1
 800cbd8:	e7f6      	b.n	800cbc8 <__any_on+0x30>

0800cbda <_malloc_usable_size_r>:
 800cbda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbde:	1f18      	subs	r0, r3, #4
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	bfbc      	itt	lt
 800cbe4:	580b      	ldrlt	r3, [r1, r0]
 800cbe6:	18c0      	addlt	r0, r0, r3
 800cbe8:	4770      	bx	lr
	...

0800cbec <_strtol_l.constprop.0>:
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbf2:	d001      	beq.n	800cbf8 <_strtol_l.constprop.0+0xc>
 800cbf4:	2b24      	cmp	r3, #36	; 0x24
 800cbf6:	d906      	bls.n	800cc06 <_strtol_l.constprop.0+0x1a>
 800cbf8:	f7fe f8c6 	bl	800ad88 <__errno>
 800cbfc:	2316      	movs	r3, #22
 800cbfe:	6003      	str	r3, [r0, #0]
 800cc00:	2000      	movs	r0, #0
 800cc02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc06:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ccec <_strtol_l.constprop.0+0x100>
 800cc0a:	460d      	mov	r5, r1
 800cc0c:	462e      	mov	r6, r5
 800cc0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc12:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800cc16:	f017 0708 	ands.w	r7, r7, #8
 800cc1a:	d1f7      	bne.n	800cc0c <_strtol_l.constprop.0+0x20>
 800cc1c:	2c2d      	cmp	r4, #45	; 0x2d
 800cc1e:	d132      	bne.n	800cc86 <_strtol_l.constprop.0+0x9a>
 800cc20:	782c      	ldrb	r4, [r5, #0]
 800cc22:	2701      	movs	r7, #1
 800cc24:	1cb5      	adds	r5, r6, #2
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d05b      	beq.n	800cce2 <_strtol_l.constprop.0+0xf6>
 800cc2a:	2b10      	cmp	r3, #16
 800cc2c:	d109      	bne.n	800cc42 <_strtol_l.constprop.0+0x56>
 800cc2e:	2c30      	cmp	r4, #48	; 0x30
 800cc30:	d107      	bne.n	800cc42 <_strtol_l.constprop.0+0x56>
 800cc32:	782c      	ldrb	r4, [r5, #0]
 800cc34:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cc38:	2c58      	cmp	r4, #88	; 0x58
 800cc3a:	d14d      	bne.n	800ccd8 <_strtol_l.constprop.0+0xec>
 800cc3c:	786c      	ldrb	r4, [r5, #1]
 800cc3e:	2310      	movs	r3, #16
 800cc40:	3502      	adds	r5, #2
 800cc42:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cc46:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc4a:	f04f 0e00 	mov.w	lr, #0
 800cc4e:	fbb8 f9f3 	udiv	r9, r8, r3
 800cc52:	4676      	mov	r6, lr
 800cc54:	fb03 8a19 	mls	sl, r3, r9, r8
 800cc58:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cc5c:	f1bc 0f09 	cmp.w	ip, #9
 800cc60:	d816      	bhi.n	800cc90 <_strtol_l.constprop.0+0xa4>
 800cc62:	4664      	mov	r4, ip
 800cc64:	42a3      	cmp	r3, r4
 800cc66:	dd24      	ble.n	800ccb2 <_strtol_l.constprop.0+0xc6>
 800cc68:	f1be 3fff 	cmp.w	lr, #4294967295
 800cc6c:	d008      	beq.n	800cc80 <_strtol_l.constprop.0+0x94>
 800cc6e:	45b1      	cmp	r9, r6
 800cc70:	d31c      	bcc.n	800ccac <_strtol_l.constprop.0+0xc0>
 800cc72:	d101      	bne.n	800cc78 <_strtol_l.constprop.0+0x8c>
 800cc74:	45a2      	cmp	sl, r4
 800cc76:	db19      	blt.n	800ccac <_strtol_l.constprop.0+0xc0>
 800cc78:	fb06 4603 	mla	r6, r6, r3, r4
 800cc7c:	f04f 0e01 	mov.w	lr, #1
 800cc80:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc84:	e7e8      	b.n	800cc58 <_strtol_l.constprop.0+0x6c>
 800cc86:	2c2b      	cmp	r4, #43	; 0x2b
 800cc88:	bf04      	itt	eq
 800cc8a:	782c      	ldrbeq	r4, [r5, #0]
 800cc8c:	1cb5      	addeq	r5, r6, #2
 800cc8e:	e7ca      	b.n	800cc26 <_strtol_l.constprop.0+0x3a>
 800cc90:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cc94:	f1bc 0f19 	cmp.w	ip, #25
 800cc98:	d801      	bhi.n	800cc9e <_strtol_l.constprop.0+0xb2>
 800cc9a:	3c37      	subs	r4, #55	; 0x37
 800cc9c:	e7e2      	b.n	800cc64 <_strtol_l.constprop.0+0x78>
 800cc9e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cca2:	f1bc 0f19 	cmp.w	ip, #25
 800cca6:	d804      	bhi.n	800ccb2 <_strtol_l.constprop.0+0xc6>
 800cca8:	3c57      	subs	r4, #87	; 0x57
 800ccaa:	e7db      	b.n	800cc64 <_strtol_l.constprop.0+0x78>
 800ccac:	f04f 3eff 	mov.w	lr, #4294967295
 800ccb0:	e7e6      	b.n	800cc80 <_strtol_l.constprop.0+0x94>
 800ccb2:	f1be 3fff 	cmp.w	lr, #4294967295
 800ccb6:	d105      	bne.n	800ccc4 <_strtol_l.constprop.0+0xd8>
 800ccb8:	2322      	movs	r3, #34	; 0x22
 800ccba:	6003      	str	r3, [r0, #0]
 800ccbc:	4646      	mov	r6, r8
 800ccbe:	b942      	cbnz	r2, 800ccd2 <_strtol_l.constprop.0+0xe6>
 800ccc0:	4630      	mov	r0, r6
 800ccc2:	e79e      	b.n	800cc02 <_strtol_l.constprop.0+0x16>
 800ccc4:	b107      	cbz	r7, 800ccc8 <_strtol_l.constprop.0+0xdc>
 800ccc6:	4276      	negs	r6, r6
 800ccc8:	2a00      	cmp	r2, #0
 800ccca:	d0f9      	beq.n	800ccc0 <_strtol_l.constprop.0+0xd4>
 800cccc:	f1be 0f00 	cmp.w	lr, #0
 800ccd0:	d000      	beq.n	800ccd4 <_strtol_l.constprop.0+0xe8>
 800ccd2:	1e69      	subs	r1, r5, #1
 800ccd4:	6011      	str	r1, [r2, #0]
 800ccd6:	e7f3      	b.n	800ccc0 <_strtol_l.constprop.0+0xd4>
 800ccd8:	2430      	movs	r4, #48	; 0x30
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d1b1      	bne.n	800cc42 <_strtol_l.constprop.0+0x56>
 800ccde:	2308      	movs	r3, #8
 800cce0:	e7af      	b.n	800cc42 <_strtol_l.constprop.0+0x56>
 800cce2:	2c30      	cmp	r4, #48	; 0x30
 800cce4:	d0a5      	beq.n	800cc32 <_strtol_l.constprop.0+0x46>
 800cce6:	230a      	movs	r3, #10
 800cce8:	e7ab      	b.n	800cc42 <_strtol_l.constprop.0+0x56>
 800ccea:	bf00      	nop
 800ccec:	0800e181 	.word	0x0800e181

0800ccf0 <_strtol_r>:
 800ccf0:	f7ff bf7c 	b.w	800cbec <_strtol_l.constprop.0>

0800ccf4 <__ascii_wctomb>:
 800ccf4:	b149      	cbz	r1, 800cd0a <__ascii_wctomb+0x16>
 800ccf6:	2aff      	cmp	r2, #255	; 0xff
 800ccf8:	bf85      	ittet	hi
 800ccfa:	238a      	movhi	r3, #138	; 0x8a
 800ccfc:	6003      	strhi	r3, [r0, #0]
 800ccfe:	700a      	strbls	r2, [r1, #0]
 800cd00:	f04f 30ff 	movhi.w	r0, #4294967295
 800cd04:	bf98      	it	ls
 800cd06:	2001      	movls	r0, #1
 800cd08:	4770      	bx	lr
 800cd0a:	4608      	mov	r0, r1
 800cd0c:	4770      	bx	lr

0800cd0e <__ssputs_r>:
 800cd0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd12:	688e      	ldr	r6, [r1, #8]
 800cd14:	461f      	mov	r7, r3
 800cd16:	42be      	cmp	r6, r7
 800cd18:	680b      	ldr	r3, [r1, #0]
 800cd1a:	4682      	mov	sl, r0
 800cd1c:	460c      	mov	r4, r1
 800cd1e:	4690      	mov	r8, r2
 800cd20:	d82c      	bhi.n	800cd7c <__ssputs_r+0x6e>
 800cd22:	898a      	ldrh	r2, [r1, #12]
 800cd24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cd28:	d026      	beq.n	800cd78 <__ssputs_r+0x6a>
 800cd2a:	6965      	ldr	r5, [r4, #20]
 800cd2c:	6909      	ldr	r1, [r1, #16]
 800cd2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd32:	eba3 0901 	sub.w	r9, r3, r1
 800cd36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd3a:	1c7b      	adds	r3, r7, #1
 800cd3c:	444b      	add	r3, r9
 800cd3e:	106d      	asrs	r5, r5, #1
 800cd40:	429d      	cmp	r5, r3
 800cd42:	bf38      	it	cc
 800cd44:	461d      	movcc	r5, r3
 800cd46:	0553      	lsls	r3, r2, #21
 800cd48:	d527      	bpl.n	800cd9a <__ssputs_r+0x8c>
 800cd4a:	4629      	mov	r1, r5
 800cd4c:	f7fc f8ae 	bl	8008eac <_malloc_r>
 800cd50:	4606      	mov	r6, r0
 800cd52:	b360      	cbz	r0, 800cdae <__ssputs_r+0xa0>
 800cd54:	6921      	ldr	r1, [r4, #16]
 800cd56:	464a      	mov	r2, r9
 800cd58:	f7fe f843 	bl	800ade2 <memcpy>
 800cd5c:	89a3      	ldrh	r3, [r4, #12]
 800cd5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cd62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd66:	81a3      	strh	r3, [r4, #12]
 800cd68:	6126      	str	r6, [r4, #16]
 800cd6a:	6165      	str	r5, [r4, #20]
 800cd6c:	444e      	add	r6, r9
 800cd6e:	eba5 0509 	sub.w	r5, r5, r9
 800cd72:	6026      	str	r6, [r4, #0]
 800cd74:	60a5      	str	r5, [r4, #8]
 800cd76:	463e      	mov	r6, r7
 800cd78:	42be      	cmp	r6, r7
 800cd7a:	d900      	bls.n	800cd7e <__ssputs_r+0x70>
 800cd7c:	463e      	mov	r6, r7
 800cd7e:	6820      	ldr	r0, [r4, #0]
 800cd80:	4632      	mov	r2, r6
 800cd82:	4641      	mov	r1, r8
 800cd84:	f000 fd5d 	bl	800d842 <memmove>
 800cd88:	68a3      	ldr	r3, [r4, #8]
 800cd8a:	1b9b      	subs	r3, r3, r6
 800cd8c:	60a3      	str	r3, [r4, #8]
 800cd8e:	6823      	ldr	r3, [r4, #0]
 800cd90:	4433      	add	r3, r6
 800cd92:	6023      	str	r3, [r4, #0]
 800cd94:	2000      	movs	r0, #0
 800cd96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd9a:	462a      	mov	r2, r5
 800cd9c:	f7fc f912 	bl	8008fc4 <_realloc_r>
 800cda0:	4606      	mov	r6, r0
 800cda2:	2800      	cmp	r0, #0
 800cda4:	d1e0      	bne.n	800cd68 <__ssputs_r+0x5a>
 800cda6:	6921      	ldr	r1, [r4, #16]
 800cda8:	4650      	mov	r0, sl
 800cdaa:	f7fe feb3 	bl	800bb14 <_free_r>
 800cdae:	230c      	movs	r3, #12
 800cdb0:	f8ca 3000 	str.w	r3, [sl]
 800cdb4:	89a3      	ldrh	r3, [r4, #12]
 800cdb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cdba:	81a3      	strh	r3, [r4, #12]
 800cdbc:	f04f 30ff 	mov.w	r0, #4294967295
 800cdc0:	e7e9      	b.n	800cd96 <__ssputs_r+0x88>
	...

0800cdc4 <_svfiprintf_r>:
 800cdc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc8:	4698      	mov	r8, r3
 800cdca:	898b      	ldrh	r3, [r1, #12]
 800cdcc:	061b      	lsls	r3, r3, #24
 800cdce:	b09d      	sub	sp, #116	; 0x74
 800cdd0:	4607      	mov	r7, r0
 800cdd2:	460d      	mov	r5, r1
 800cdd4:	4614      	mov	r4, r2
 800cdd6:	d50e      	bpl.n	800cdf6 <_svfiprintf_r+0x32>
 800cdd8:	690b      	ldr	r3, [r1, #16]
 800cdda:	b963      	cbnz	r3, 800cdf6 <_svfiprintf_r+0x32>
 800cddc:	2140      	movs	r1, #64	; 0x40
 800cdde:	f7fc f865 	bl	8008eac <_malloc_r>
 800cde2:	6028      	str	r0, [r5, #0]
 800cde4:	6128      	str	r0, [r5, #16]
 800cde6:	b920      	cbnz	r0, 800cdf2 <_svfiprintf_r+0x2e>
 800cde8:	230c      	movs	r3, #12
 800cdea:	603b      	str	r3, [r7, #0]
 800cdec:	f04f 30ff 	mov.w	r0, #4294967295
 800cdf0:	e0d0      	b.n	800cf94 <_svfiprintf_r+0x1d0>
 800cdf2:	2340      	movs	r3, #64	; 0x40
 800cdf4:	616b      	str	r3, [r5, #20]
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	9309      	str	r3, [sp, #36]	; 0x24
 800cdfa:	2320      	movs	r3, #32
 800cdfc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ce00:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce04:	2330      	movs	r3, #48	; 0x30
 800ce06:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cfac <_svfiprintf_r+0x1e8>
 800ce0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ce0e:	f04f 0901 	mov.w	r9, #1
 800ce12:	4623      	mov	r3, r4
 800ce14:	469a      	mov	sl, r3
 800ce16:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce1a:	b10a      	cbz	r2, 800ce20 <_svfiprintf_r+0x5c>
 800ce1c:	2a25      	cmp	r2, #37	; 0x25
 800ce1e:	d1f9      	bne.n	800ce14 <_svfiprintf_r+0x50>
 800ce20:	ebba 0b04 	subs.w	fp, sl, r4
 800ce24:	d00b      	beq.n	800ce3e <_svfiprintf_r+0x7a>
 800ce26:	465b      	mov	r3, fp
 800ce28:	4622      	mov	r2, r4
 800ce2a:	4629      	mov	r1, r5
 800ce2c:	4638      	mov	r0, r7
 800ce2e:	f7ff ff6e 	bl	800cd0e <__ssputs_r>
 800ce32:	3001      	adds	r0, #1
 800ce34:	f000 80a9 	beq.w	800cf8a <_svfiprintf_r+0x1c6>
 800ce38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce3a:	445a      	add	r2, fp
 800ce3c:	9209      	str	r2, [sp, #36]	; 0x24
 800ce3e:	f89a 3000 	ldrb.w	r3, [sl]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	f000 80a1 	beq.w	800cf8a <_svfiprintf_r+0x1c6>
 800ce48:	2300      	movs	r3, #0
 800ce4a:	f04f 32ff 	mov.w	r2, #4294967295
 800ce4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce52:	f10a 0a01 	add.w	sl, sl, #1
 800ce56:	9304      	str	r3, [sp, #16]
 800ce58:	9307      	str	r3, [sp, #28]
 800ce5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce5e:	931a      	str	r3, [sp, #104]	; 0x68
 800ce60:	4654      	mov	r4, sl
 800ce62:	2205      	movs	r2, #5
 800ce64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce68:	4850      	ldr	r0, [pc, #320]	; (800cfac <_svfiprintf_r+0x1e8>)
 800ce6a:	f7f3 f9b1 	bl	80001d0 <memchr>
 800ce6e:	9a04      	ldr	r2, [sp, #16]
 800ce70:	b9d8      	cbnz	r0, 800ceaa <_svfiprintf_r+0xe6>
 800ce72:	06d0      	lsls	r0, r2, #27
 800ce74:	bf44      	itt	mi
 800ce76:	2320      	movmi	r3, #32
 800ce78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce7c:	0711      	lsls	r1, r2, #28
 800ce7e:	bf44      	itt	mi
 800ce80:	232b      	movmi	r3, #43	; 0x2b
 800ce82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce86:	f89a 3000 	ldrb.w	r3, [sl]
 800ce8a:	2b2a      	cmp	r3, #42	; 0x2a
 800ce8c:	d015      	beq.n	800ceba <_svfiprintf_r+0xf6>
 800ce8e:	9a07      	ldr	r2, [sp, #28]
 800ce90:	4654      	mov	r4, sl
 800ce92:	2000      	movs	r0, #0
 800ce94:	f04f 0c0a 	mov.w	ip, #10
 800ce98:	4621      	mov	r1, r4
 800ce9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce9e:	3b30      	subs	r3, #48	; 0x30
 800cea0:	2b09      	cmp	r3, #9
 800cea2:	d94d      	bls.n	800cf40 <_svfiprintf_r+0x17c>
 800cea4:	b1b0      	cbz	r0, 800ced4 <_svfiprintf_r+0x110>
 800cea6:	9207      	str	r2, [sp, #28]
 800cea8:	e014      	b.n	800ced4 <_svfiprintf_r+0x110>
 800ceaa:	eba0 0308 	sub.w	r3, r0, r8
 800ceae:	fa09 f303 	lsl.w	r3, r9, r3
 800ceb2:	4313      	orrs	r3, r2
 800ceb4:	9304      	str	r3, [sp, #16]
 800ceb6:	46a2      	mov	sl, r4
 800ceb8:	e7d2      	b.n	800ce60 <_svfiprintf_r+0x9c>
 800ceba:	9b03      	ldr	r3, [sp, #12]
 800cebc:	1d19      	adds	r1, r3, #4
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	9103      	str	r1, [sp, #12]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	bfbb      	ittet	lt
 800cec6:	425b      	neglt	r3, r3
 800cec8:	f042 0202 	orrlt.w	r2, r2, #2
 800cecc:	9307      	strge	r3, [sp, #28]
 800cece:	9307      	strlt	r3, [sp, #28]
 800ced0:	bfb8      	it	lt
 800ced2:	9204      	strlt	r2, [sp, #16]
 800ced4:	7823      	ldrb	r3, [r4, #0]
 800ced6:	2b2e      	cmp	r3, #46	; 0x2e
 800ced8:	d10c      	bne.n	800cef4 <_svfiprintf_r+0x130>
 800ceda:	7863      	ldrb	r3, [r4, #1]
 800cedc:	2b2a      	cmp	r3, #42	; 0x2a
 800cede:	d134      	bne.n	800cf4a <_svfiprintf_r+0x186>
 800cee0:	9b03      	ldr	r3, [sp, #12]
 800cee2:	1d1a      	adds	r2, r3, #4
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	9203      	str	r2, [sp, #12]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	bfb8      	it	lt
 800ceec:	f04f 33ff 	movlt.w	r3, #4294967295
 800cef0:	3402      	adds	r4, #2
 800cef2:	9305      	str	r3, [sp, #20]
 800cef4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cfbc <_svfiprintf_r+0x1f8>
 800cef8:	7821      	ldrb	r1, [r4, #0]
 800cefa:	2203      	movs	r2, #3
 800cefc:	4650      	mov	r0, sl
 800cefe:	f7f3 f967 	bl	80001d0 <memchr>
 800cf02:	b138      	cbz	r0, 800cf14 <_svfiprintf_r+0x150>
 800cf04:	9b04      	ldr	r3, [sp, #16]
 800cf06:	eba0 000a 	sub.w	r0, r0, sl
 800cf0a:	2240      	movs	r2, #64	; 0x40
 800cf0c:	4082      	lsls	r2, r0
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	3401      	adds	r4, #1
 800cf12:	9304      	str	r3, [sp, #16]
 800cf14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf18:	4825      	ldr	r0, [pc, #148]	; (800cfb0 <_svfiprintf_r+0x1ec>)
 800cf1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf1e:	2206      	movs	r2, #6
 800cf20:	f7f3 f956 	bl	80001d0 <memchr>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	d038      	beq.n	800cf9a <_svfiprintf_r+0x1d6>
 800cf28:	4b22      	ldr	r3, [pc, #136]	; (800cfb4 <_svfiprintf_r+0x1f0>)
 800cf2a:	bb1b      	cbnz	r3, 800cf74 <_svfiprintf_r+0x1b0>
 800cf2c:	9b03      	ldr	r3, [sp, #12]
 800cf2e:	3307      	adds	r3, #7
 800cf30:	f023 0307 	bic.w	r3, r3, #7
 800cf34:	3308      	adds	r3, #8
 800cf36:	9303      	str	r3, [sp, #12]
 800cf38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf3a:	4433      	add	r3, r6
 800cf3c:	9309      	str	r3, [sp, #36]	; 0x24
 800cf3e:	e768      	b.n	800ce12 <_svfiprintf_r+0x4e>
 800cf40:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf44:	460c      	mov	r4, r1
 800cf46:	2001      	movs	r0, #1
 800cf48:	e7a6      	b.n	800ce98 <_svfiprintf_r+0xd4>
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	3401      	adds	r4, #1
 800cf4e:	9305      	str	r3, [sp, #20]
 800cf50:	4619      	mov	r1, r3
 800cf52:	f04f 0c0a 	mov.w	ip, #10
 800cf56:	4620      	mov	r0, r4
 800cf58:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf5c:	3a30      	subs	r2, #48	; 0x30
 800cf5e:	2a09      	cmp	r2, #9
 800cf60:	d903      	bls.n	800cf6a <_svfiprintf_r+0x1a6>
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d0c6      	beq.n	800cef4 <_svfiprintf_r+0x130>
 800cf66:	9105      	str	r1, [sp, #20]
 800cf68:	e7c4      	b.n	800cef4 <_svfiprintf_r+0x130>
 800cf6a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf6e:	4604      	mov	r4, r0
 800cf70:	2301      	movs	r3, #1
 800cf72:	e7f0      	b.n	800cf56 <_svfiprintf_r+0x192>
 800cf74:	ab03      	add	r3, sp, #12
 800cf76:	9300      	str	r3, [sp, #0]
 800cf78:	462a      	mov	r2, r5
 800cf7a:	4b0f      	ldr	r3, [pc, #60]	; (800cfb8 <_svfiprintf_r+0x1f4>)
 800cf7c:	a904      	add	r1, sp, #16
 800cf7e:	4638      	mov	r0, r7
 800cf80:	f7fc ff04 	bl	8009d8c <_printf_float>
 800cf84:	1c42      	adds	r2, r0, #1
 800cf86:	4606      	mov	r6, r0
 800cf88:	d1d6      	bne.n	800cf38 <_svfiprintf_r+0x174>
 800cf8a:	89ab      	ldrh	r3, [r5, #12]
 800cf8c:	065b      	lsls	r3, r3, #25
 800cf8e:	f53f af2d 	bmi.w	800cdec <_svfiprintf_r+0x28>
 800cf92:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf94:	b01d      	add	sp, #116	; 0x74
 800cf96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf9a:	ab03      	add	r3, sp, #12
 800cf9c:	9300      	str	r3, [sp, #0]
 800cf9e:	462a      	mov	r2, r5
 800cfa0:	4b05      	ldr	r3, [pc, #20]	; (800cfb8 <_svfiprintf_r+0x1f4>)
 800cfa2:	a904      	add	r1, sp, #16
 800cfa4:	4638      	mov	r0, r7
 800cfa6:	f7fd f995 	bl	800a2d4 <_printf_i>
 800cfaa:	e7eb      	b.n	800cf84 <_svfiprintf_r+0x1c0>
 800cfac:	0800e504 	.word	0x0800e504
 800cfb0:	0800e50e 	.word	0x0800e50e
 800cfb4:	08009d8d 	.word	0x08009d8d
 800cfb8:	0800cd0f 	.word	0x0800cd0f
 800cfbc:	0800e50a 	.word	0x0800e50a

0800cfc0 <_sungetc_r>:
 800cfc0:	b538      	push	{r3, r4, r5, lr}
 800cfc2:	1c4b      	adds	r3, r1, #1
 800cfc4:	4614      	mov	r4, r2
 800cfc6:	d103      	bne.n	800cfd0 <_sungetc_r+0x10>
 800cfc8:	f04f 35ff 	mov.w	r5, #4294967295
 800cfcc:	4628      	mov	r0, r5
 800cfce:	bd38      	pop	{r3, r4, r5, pc}
 800cfd0:	8993      	ldrh	r3, [r2, #12]
 800cfd2:	f023 0320 	bic.w	r3, r3, #32
 800cfd6:	8193      	strh	r3, [r2, #12]
 800cfd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cfda:	6852      	ldr	r2, [r2, #4]
 800cfdc:	b2cd      	uxtb	r5, r1
 800cfde:	b18b      	cbz	r3, 800d004 <_sungetc_r+0x44>
 800cfe0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cfe2:	4293      	cmp	r3, r2
 800cfe4:	dd08      	ble.n	800cff8 <_sungetc_r+0x38>
 800cfe6:	6823      	ldr	r3, [r4, #0]
 800cfe8:	1e5a      	subs	r2, r3, #1
 800cfea:	6022      	str	r2, [r4, #0]
 800cfec:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cff0:	6863      	ldr	r3, [r4, #4]
 800cff2:	3301      	adds	r3, #1
 800cff4:	6063      	str	r3, [r4, #4]
 800cff6:	e7e9      	b.n	800cfcc <_sungetc_r+0xc>
 800cff8:	4621      	mov	r1, r4
 800cffa:	f000 fbe8 	bl	800d7ce <__submore>
 800cffe:	2800      	cmp	r0, #0
 800d000:	d0f1      	beq.n	800cfe6 <_sungetc_r+0x26>
 800d002:	e7e1      	b.n	800cfc8 <_sungetc_r+0x8>
 800d004:	6921      	ldr	r1, [r4, #16]
 800d006:	6823      	ldr	r3, [r4, #0]
 800d008:	b151      	cbz	r1, 800d020 <_sungetc_r+0x60>
 800d00a:	4299      	cmp	r1, r3
 800d00c:	d208      	bcs.n	800d020 <_sungetc_r+0x60>
 800d00e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d012:	42a9      	cmp	r1, r5
 800d014:	d104      	bne.n	800d020 <_sungetc_r+0x60>
 800d016:	3b01      	subs	r3, #1
 800d018:	3201      	adds	r2, #1
 800d01a:	6023      	str	r3, [r4, #0]
 800d01c:	6062      	str	r2, [r4, #4]
 800d01e:	e7d5      	b.n	800cfcc <_sungetc_r+0xc>
 800d020:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800d024:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d028:	6363      	str	r3, [r4, #52]	; 0x34
 800d02a:	2303      	movs	r3, #3
 800d02c:	63a3      	str	r3, [r4, #56]	; 0x38
 800d02e:	4623      	mov	r3, r4
 800d030:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d034:	6023      	str	r3, [r4, #0]
 800d036:	2301      	movs	r3, #1
 800d038:	e7dc      	b.n	800cff4 <_sungetc_r+0x34>

0800d03a <__ssrefill_r>:
 800d03a:	b510      	push	{r4, lr}
 800d03c:	460c      	mov	r4, r1
 800d03e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d040:	b169      	cbz	r1, 800d05e <__ssrefill_r+0x24>
 800d042:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d046:	4299      	cmp	r1, r3
 800d048:	d001      	beq.n	800d04e <__ssrefill_r+0x14>
 800d04a:	f7fe fd63 	bl	800bb14 <_free_r>
 800d04e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d050:	6063      	str	r3, [r4, #4]
 800d052:	2000      	movs	r0, #0
 800d054:	6360      	str	r0, [r4, #52]	; 0x34
 800d056:	b113      	cbz	r3, 800d05e <__ssrefill_r+0x24>
 800d058:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d05a:	6023      	str	r3, [r4, #0]
 800d05c:	bd10      	pop	{r4, pc}
 800d05e:	6923      	ldr	r3, [r4, #16]
 800d060:	6023      	str	r3, [r4, #0]
 800d062:	2300      	movs	r3, #0
 800d064:	6063      	str	r3, [r4, #4]
 800d066:	89a3      	ldrh	r3, [r4, #12]
 800d068:	f043 0320 	orr.w	r3, r3, #32
 800d06c:	81a3      	strh	r3, [r4, #12]
 800d06e:	f04f 30ff 	mov.w	r0, #4294967295
 800d072:	e7f3      	b.n	800d05c <__ssrefill_r+0x22>

0800d074 <__ssvfiscanf_r>:
 800d074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d078:	460c      	mov	r4, r1
 800d07a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800d07e:	2100      	movs	r1, #0
 800d080:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800d084:	49a6      	ldr	r1, [pc, #664]	; (800d320 <__ssvfiscanf_r+0x2ac>)
 800d086:	91a0      	str	r1, [sp, #640]	; 0x280
 800d088:	f10d 0804 	add.w	r8, sp, #4
 800d08c:	49a5      	ldr	r1, [pc, #660]	; (800d324 <__ssvfiscanf_r+0x2b0>)
 800d08e:	4fa6      	ldr	r7, [pc, #664]	; (800d328 <__ssvfiscanf_r+0x2b4>)
 800d090:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800d32c <__ssvfiscanf_r+0x2b8>
 800d094:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800d098:	4606      	mov	r6, r0
 800d09a:	91a1      	str	r1, [sp, #644]	; 0x284
 800d09c:	9300      	str	r3, [sp, #0]
 800d09e:	7813      	ldrb	r3, [r2, #0]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	f000 815a 	beq.w	800d35a <__ssvfiscanf_r+0x2e6>
 800d0a6:	5cf9      	ldrb	r1, [r7, r3]
 800d0a8:	f011 0108 	ands.w	r1, r1, #8
 800d0ac:	f102 0501 	add.w	r5, r2, #1
 800d0b0:	d019      	beq.n	800d0e6 <__ssvfiscanf_r+0x72>
 800d0b2:	6863      	ldr	r3, [r4, #4]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	dd0f      	ble.n	800d0d8 <__ssvfiscanf_r+0x64>
 800d0b8:	6823      	ldr	r3, [r4, #0]
 800d0ba:	781a      	ldrb	r2, [r3, #0]
 800d0bc:	5cba      	ldrb	r2, [r7, r2]
 800d0be:	0712      	lsls	r2, r2, #28
 800d0c0:	d401      	bmi.n	800d0c6 <__ssvfiscanf_r+0x52>
 800d0c2:	462a      	mov	r2, r5
 800d0c4:	e7eb      	b.n	800d09e <__ssvfiscanf_r+0x2a>
 800d0c6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d0c8:	3201      	adds	r2, #1
 800d0ca:	9245      	str	r2, [sp, #276]	; 0x114
 800d0cc:	6862      	ldr	r2, [r4, #4]
 800d0ce:	3301      	adds	r3, #1
 800d0d0:	3a01      	subs	r2, #1
 800d0d2:	6062      	str	r2, [r4, #4]
 800d0d4:	6023      	str	r3, [r4, #0]
 800d0d6:	e7ec      	b.n	800d0b2 <__ssvfiscanf_r+0x3e>
 800d0d8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d0da:	4621      	mov	r1, r4
 800d0dc:	4630      	mov	r0, r6
 800d0de:	4798      	blx	r3
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	d0e9      	beq.n	800d0b8 <__ssvfiscanf_r+0x44>
 800d0e4:	e7ed      	b.n	800d0c2 <__ssvfiscanf_r+0x4e>
 800d0e6:	2b25      	cmp	r3, #37	; 0x25
 800d0e8:	d012      	beq.n	800d110 <__ssvfiscanf_r+0x9c>
 800d0ea:	469a      	mov	sl, r3
 800d0ec:	6863      	ldr	r3, [r4, #4]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	f340 8091 	ble.w	800d216 <__ssvfiscanf_r+0x1a2>
 800d0f4:	6822      	ldr	r2, [r4, #0]
 800d0f6:	7813      	ldrb	r3, [r2, #0]
 800d0f8:	4553      	cmp	r3, sl
 800d0fa:	f040 812e 	bne.w	800d35a <__ssvfiscanf_r+0x2e6>
 800d0fe:	6863      	ldr	r3, [r4, #4]
 800d100:	3b01      	subs	r3, #1
 800d102:	6063      	str	r3, [r4, #4]
 800d104:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d106:	3201      	adds	r2, #1
 800d108:	3301      	adds	r3, #1
 800d10a:	6022      	str	r2, [r4, #0]
 800d10c:	9345      	str	r3, [sp, #276]	; 0x114
 800d10e:	e7d8      	b.n	800d0c2 <__ssvfiscanf_r+0x4e>
 800d110:	9141      	str	r1, [sp, #260]	; 0x104
 800d112:	9143      	str	r1, [sp, #268]	; 0x10c
 800d114:	7853      	ldrb	r3, [r2, #1]
 800d116:	2b2a      	cmp	r3, #42	; 0x2a
 800d118:	bf02      	ittt	eq
 800d11a:	2310      	moveq	r3, #16
 800d11c:	1c95      	addeq	r5, r2, #2
 800d11e:	9341      	streq	r3, [sp, #260]	; 0x104
 800d120:	220a      	movs	r2, #10
 800d122:	46aa      	mov	sl, r5
 800d124:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d128:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d12c:	2b09      	cmp	r3, #9
 800d12e:	d91c      	bls.n	800d16a <__ssvfiscanf_r+0xf6>
 800d130:	487e      	ldr	r0, [pc, #504]	; (800d32c <__ssvfiscanf_r+0x2b8>)
 800d132:	2203      	movs	r2, #3
 800d134:	f7f3 f84c 	bl	80001d0 <memchr>
 800d138:	b138      	cbz	r0, 800d14a <__ssvfiscanf_r+0xd6>
 800d13a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d13c:	eba0 0009 	sub.w	r0, r0, r9
 800d140:	2301      	movs	r3, #1
 800d142:	4083      	lsls	r3, r0
 800d144:	4313      	orrs	r3, r2
 800d146:	9341      	str	r3, [sp, #260]	; 0x104
 800d148:	4655      	mov	r5, sl
 800d14a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d14e:	2b78      	cmp	r3, #120	; 0x78
 800d150:	d806      	bhi.n	800d160 <__ssvfiscanf_r+0xec>
 800d152:	2b57      	cmp	r3, #87	; 0x57
 800d154:	d810      	bhi.n	800d178 <__ssvfiscanf_r+0x104>
 800d156:	2b25      	cmp	r3, #37	; 0x25
 800d158:	d0c7      	beq.n	800d0ea <__ssvfiscanf_r+0x76>
 800d15a:	d857      	bhi.n	800d20c <__ssvfiscanf_r+0x198>
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d065      	beq.n	800d22c <__ssvfiscanf_r+0x1b8>
 800d160:	2303      	movs	r3, #3
 800d162:	9347      	str	r3, [sp, #284]	; 0x11c
 800d164:	230a      	movs	r3, #10
 800d166:	9342      	str	r3, [sp, #264]	; 0x108
 800d168:	e076      	b.n	800d258 <__ssvfiscanf_r+0x1e4>
 800d16a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d16c:	fb02 1103 	mla	r1, r2, r3, r1
 800d170:	3930      	subs	r1, #48	; 0x30
 800d172:	9143      	str	r1, [sp, #268]	; 0x10c
 800d174:	4655      	mov	r5, sl
 800d176:	e7d4      	b.n	800d122 <__ssvfiscanf_r+0xae>
 800d178:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800d17c:	2a20      	cmp	r2, #32
 800d17e:	d8ef      	bhi.n	800d160 <__ssvfiscanf_r+0xec>
 800d180:	a101      	add	r1, pc, #4	; (adr r1, 800d188 <__ssvfiscanf_r+0x114>)
 800d182:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d186:	bf00      	nop
 800d188:	0800d23b 	.word	0x0800d23b
 800d18c:	0800d161 	.word	0x0800d161
 800d190:	0800d161 	.word	0x0800d161
 800d194:	0800d299 	.word	0x0800d299
 800d198:	0800d161 	.word	0x0800d161
 800d19c:	0800d161 	.word	0x0800d161
 800d1a0:	0800d161 	.word	0x0800d161
 800d1a4:	0800d161 	.word	0x0800d161
 800d1a8:	0800d161 	.word	0x0800d161
 800d1ac:	0800d161 	.word	0x0800d161
 800d1b0:	0800d161 	.word	0x0800d161
 800d1b4:	0800d2af 	.word	0x0800d2af
 800d1b8:	0800d295 	.word	0x0800d295
 800d1bc:	0800d213 	.word	0x0800d213
 800d1c0:	0800d213 	.word	0x0800d213
 800d1c4:	0800d213 	.word	0x0800d213
 800d1c8:	0800d161 	.word	0x0800d161
 800d1cc:	0800d251 	.word	0x0800d251
 800d1d0:	0800d161 	.word	0x0800d161
 800d1d4:	0800d161 	.word	0x0800d161
 800d1d8:	0800d161 	.word	0x0800d161
 800d1dc:	0800d161 	.word	0x0800d161
 800d1e0:	0800d2bf 	.word	0x0800d2bf
 800d1e4:	0800d28d 	.word	0x0800d28d
 800d1e8:	0800d233 	.word	0x0800d233
 800d1ec:	0800d161 	.word	0x0800d161
 800d1f0:	0800d161 	.word	0x0800d161
 800d1f4:	0800d2bb 	.word	0x0800d2bb
 800d1f8:	0800d161 	.word	0x0800d161
 800d1fc:	0800d295 	.word	0x0800d295
 800d200:	0800d161 	.word	0x0800d161
 800d204:	0800d161 	.word	0x0800d161
 800d208:	0800d23b 	.word	0x0800d23b
 800d20c:	3b45      	subs	r3, #69	; 0x45
 800d20e:	2b02      	cmp	r3, #2
 800d210:	d8a6      	bhi.n	800d160 <__ssvfiscanf_r+0xec>
 800d212:	2305      	movs	r3, #5
 800d214:	e01f      	b.n	800d256 <__ssvfiscanf_r+0x1e2>
 800d216:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d218:	4621      	mov	r1, r4
 800d21a:	4630      	mov	r0, r6
 800d21c:	4798      	blx	r3
 800d21e:	2800      	cmp	r0, #0
 800d220:	f43f af68 	beq.w	800d0f4 <__ssvfiscanf_r+0x80>
 800d224:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d226:	2800      	cmp	r0, #0
 800d228:	f040 808d 	bne.w	800d346 <__ssvfiscanf_r+0x2d2>
 800d22c:	f04f 30ff 	mov.w	r0, #4294967295
 800d230:	e08f      	b.n	800d352 <__ssvfiscanf_r+0x2de>
 800d232:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d234:	f042 0220 	orr.w	r2, r2, #32
 800d238:	9241      	str	r2, [sp, #260]	; 0x104
 800d23a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d23c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d240:	9241      	str	r2, [sp, #260]	; 0x104
 800d242:	2210      	movs	r2, #16
 800d244:	2b6f      	cmp	r3, #111	; 0x6f
 800d246:	9242      	str	r2, [sp, #264]	; 0x108
 800d248:	bf34      	ite	cc
 800d24a:	2303      	movcc	r3, #3
 800d24c:	2304      	movcs	r3, #4
 800d24e:	e002      	b.n	800d256 <__ssvfiscanf_r+0x1e2>
 800d250:	2300      	movs	r3, #0
 800d252:	9342      	str	r3, [sp, #264]	; 0x108
 800d254:	2303      	movs	r3, #3
 800d256:	9347      	str	r3, [sp, #284]	; 0x11c
 800d258:	6863      	ldr	r3, [r4, #4]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	dd3d      	ble.n	800d2da <__ssvfiscanf_r+0x266>
 800d25e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d260:	0659      	lsls	r1, r3, #25
 800d262:	d404      	bmi.n	800d26e <__ssvfiscanf_r+0x1fa>
 800d264:	6823      	ldr	r3, [r4, #0]
 800d266:	781a      	ldrb	r2, [r3, #0]
 800d268:	5cba      	ldrb	r2, [r7, r2]
 800d26a:	0712      	lsls	r2, r2, #28
 800d26c:	d43c      	bmi.n	800d2e8 <__ssvfiscanf_r+0x274>
 800d26e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d270:	2b02      	cmp	r3, #2
 800d272:	dc4b      	bgt.n	800d30c <__ssvfiscanf_r+0x298>
 800d274:	466b      	mov	r3, sp
 800d276:	4622      	mov	r2, r4
 800d278:	a941      	add	r1, sp, #260	; 0x104
 800d27a:	4630      	mov	r0, r6
 800d27c:	f000 f872 	bl	800d364 <_scanf_chars>
 800d280:	2801      	cmp	r0, #1
 800d282:	d06a      	beq.n	800d35a <__ssvfiscanf_r+0x2e6>
 800d284:	2802      	cmp	r0, #2
 800d286:	f47f af1c 	bne.w	800d0c2 <__ssvfiscanf_r+0x4e>
 800d28a:	e7cb      	b.n	800d224 <__ssvfiscanf_r+0x1b0>
 800d28c:	2308      	movs	r3, #8
 800d28e:	9342      	str	r3, [sp, #264]	; 0x108
 800d290:	2304      	movs	r3, #4
 800d292:	e7e0      	b.n	800d256 <__ssvfiscanf_r+0x1e2>
 800d294:	220a      	movs	r2, #10
 800d296:	e7d5      	b.n	800d244 <__ssvfiscanf_r+0x1d0>
 800d298:	4629      	mov	r1, r5
 800d29a:	4640      	mov	r0, r8
 800d29c:	f000 fa5e 	bl	800d75c <__sccl>
 800d2a0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d2a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2a6:	9341      	str	r3, [sp, #260]	; 0x104
 800d2a8:	4605      	mov	r5, r0
 800d2aa:	2301      	movs	r3, #1
 800d2ac:	e7d3      	b.n	800d256 <__ssvfiscanf_r+0x1e2>
 800d2ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d2b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2b4:	9341      	str	r3, [sp, #260]	; 0x104
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	e7cd      	b.n	800d256 <__ssvfiscanf_r+0x1e2>
 800d2ba:	2302      	movs	r3, #2
 800d2bc:	e7cb      	b.n	800d256 <__ssvfiscanf_r+0x1e2>
 800d2be:	9841      	ldr	r0, [sp, #260]	; 0x104
 800d2c0:	06c3      	lsls	r3, r0, #27
 800d2c2:	f53f aefe 	bmi.w	800d0c2 <__ssvfiscanf_r+0x4e>
 800d2c6:	9b00      	ldr	r3, [sp, #0]
 800d2c8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d2ca:	1d19      	adds	r1, r3, #4
 800d2cc:	9100      	str	r1, [sp, #0]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	07c0      	lsls	r0, r0, #31
 800d2d2:	bf4c      	ite	mi
 800d2d4:	801a      	strhmi	r2, [r3, #0]
 800d2d6:	601a      	strpl	r2, [r3, #0]
 800d2d8:	e6f3      	b.n	800d0c2 <__ssvfiscanf_r+0x4e>
 800d2da:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d2dc:	4621      	mov	r1, r4
 800d2de:	4630      	mov	r0, r6
 800d2e0:	4798      	blx	r3
 800d2e2:	2800      	cmp	r0, #0
 800d2e4:	d0bb      	beq.n	800d25e <__ssvfiscanf_r+0x1ea>
 800d2e6:	e79d      	b.n	800d224 <__ssvfiscanf_r+0x1b0>
 800d2e8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d2ea:	3201      	adds	r2, #1
 800d2ec:	9245      	str	r2, [sp, #276]	; 0x114
 800d2ee:	6862      	ldr	r2, [r4, #4]
 800d2f0:	3a01      	subs	r2, #1
 800d2f2:	2a00      	cmp	r2, #0
 800d2f4:	6062      	str	r2, [r4, #4]
 800d2f6:	dd02      	ble.n	800d2fe <__ssvfiscanf_r+0x28a>
 800d2f8:	3301      	adds	r3, #1
 800d2fa:	6023      	str	r3, [r4, #0]
 800d2fc:	e7b2      	b.n	800d264 <__ssvfiscanf_r+0x1f0>
 800d2fe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d300:	4621      	mov	r1, r4
 800d302:	4630      	mov	r0, r6
 800d304:	4798      	blx	r3
 800d306:	2800      	cmp	r0, #0
 800d308:	d0ac      	beq.n	800d264 <__ssvfiscanf_r+0x1f0>
 800d30a:	e78b      	b.n	800d224 <__ssvfiscanf_r+0x1b0>
 800d30c:	2b04      	cmp	r3, #4
 800d30e:	dc0f      	bgt.n	800d330 <__ssvfiscanf_r+0x2bc>
 800d310:	466b      	mov	r3, sp
 800d312:	4622      	mov	r2, r4
 800d314:	a941      	add	r1, sp, #260	; 0x104
 800d316:	4630      	mov	r0, r6
 800d318:	f000 f87e 	bl	800d418 <_scanf_i>
 800d31c:	e7b0      	b.n	800d280 <__ssvfiscanf_r+0x20c>
 800d31e:	bf00      	nop
 800d320:	0800cfc1 	.word	0x0800cfc1
 800d324:	0800d03b 	.word	0x0800d03b
 800d328:	0800e181 	.word	0x0800e181
 800d32c:	0800e50a 	.word	0x0800e50a
 800d330:	4b0b      	ldr	r3, [pc, #44]	; (800d360 <__ssvfiscanf_r+0x2ec>)
 800d332:	2b00      	cmp	r3, #0
 800d334:	f43f aec5 	beq.w	800d0c2 <__ssvfiscanf_r+0x4e>
 800d338:	466b      	mov	r3, sp
 800d33a:	4622      	mov	r2, r4
 800d33c:	a941      	add	r1, sp, #260	; 0x104
 800d33e:	4630      	mov	r0, r6
 800d340:	f7fd f8ea 	bl	800a518 <_scanf_float>
 800d344:	e79c      	b.n	800d280 <__ssvfiscanf_r+0x20c>
 800d346:	89a3      	ldrh	r3, [r4, #12]
 800d348:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d34c:	bf18      	it	ne
 800d34e:	f04f 30ff 	movne.w	r0, #4294967295
 800d352:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800d356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d35a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d35c:	e7f9      	b.n	800d352 <__ssvfiscanf_r+0x2de>
 800d35e:	bf00      	nop
 800d360:	0800a519 	.word	0x0800a519

0800d364 <_scanf_chars>:
 800d364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d368:	4615      	mov	r5, r2
 800d36a:	688a      	ldr	r2, [r1, #8]
 800d36c:	4680      	mov	r8, r0
 800d36e:	460c      	mov	r4, r1
 800d370:	b932      	cbnz	r2, 800d380 <_scanf_chars+0x1c>
 800d372:	698a      	ldr	r2, [r1, #24]
 800d374:	2a00      	cmp	r2, #0
 800d376:	bf0c      	ite	eq
 800d378:	2201      	moveq	r2, #1
 800d37a:	f04f 32ff 	movne.w	r2, #4294967295
 800d37e:	608a      	str	r2, [r1, #8]
 800d380:	6822      	ldr	r2, [r4, #0]
 800d382:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d414 <_scanf_chars+0xb0>
 800d386:	06d1      	lsls	r1, r2, #27
 800d388:	bf5f      	itttt	pl
 800d38a:	681a      	ldrpl	r2, [r3, #0]
 800d38c:	1d11      	addpl	r1, r2, #4
 800d38e:	6019      	strpl	r1, [r3, #0]
 800d390:	6816      	ldrpl	r6, [r2, #0]
 800d392:	2700      	movs	r7, #0
 800d394:	69a0      	ldr	r0, [r4, #24]
 800d396:	b188      	cbz	r0, 800d3bc <_scanf_chars+0x58>
 800d398:	2801      	cmp	r0, #1
 800d39a:	d107      	bne.n	800d3ac <_scanf_chars+0x48>
 800d39c:	682a      	ldr	r2, [r5, #0]
 800d39e:	7811      	ldrb	r1, [r2, #0]
 800d3a0:	6962      	ldr	r2, [r4, #20]
 800d3a2:	5c52      	ldrb	r2, [r2, r1]
 800d3a4:	b952      	cbnz	r2, 800d3bc <_scanf_chars+0x58>
 800d3a6:	2f00      	cmp	r7, #0
 800d3a8:	d031      	beq.n	800d40e <_scanf_chars+0xaa>
 800d3aa:	e022      	b.n	800d3f2 <_scanf_chars+0x8e>
 800d3ac:	2802      	cmp	r0, #2
 800d3ae:	d120      	bne.n	800d3f2 <_scanf_chars+0x8e>
 800d3b0:	682b      	ldr	r3, [r5, #0]
 800d3b2:	781b      	ldrb	r3, [r3, #0]
 800d3b4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d3b8:	071b      	lsls	r3, r3, #28
 800d3ba:	d41a      	bmi.n	800d3f2 <_scanf_chars+0x8e>
 800d3bc:	6823      	ldr	r3, [r4, #0]
 800d3be:	06da      	lsls	r2, r3, #27
 800d3c0:	bf5e      	ittt	pl
 800d3c2:	682b      	ldrpl	r3, [r5, #0]
 800d3c4:	781b      	ldrbpl	r3, [r3, #0]
 800d3c6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d3ca:	682a      	ldr	r2, [r5, #0]
 800d3cc:	686b      	ldr	r3, [r5, #4]
 800d3ce:	3201      	adds	r2, #1
 800d3d0:	602a      	str	r2, [r5, #0]
 800d3d2:	68a2      	ldr	r2, [r4, #8]
 800d3d4:	3b01      	subs	r3, #1
 800d3d6:	3a01      	subs	r2, #1
 800d3d8:	606b      	str	r3, [r5, #4]
 800d3da:	3701      	adds	r7, #1
 800d3dc:	60a2      	str	r2, [r4, #8]
 800d3de:	b142      	cbz	r2, 800d3f2 <_scanf_chars+0x8e>
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	dcd7      	bgt.n	800d394 <_scanf_chars+0x30>
 800d3e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d3e8:	4629      	mov	r1, r5
 800d3ea:	4640      	mov	r0, r8
 800d3ec:	4798      	blx	r3
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	d0d0      	beq.n	800d394 <_scanf_chars+0x30>
 800d3f2:	6823      	ldr	r3, [r4, #0]
 800d3f4:	f013 0310 	ands.w	r3, r3, #16
 800d3f8:	d105      	bne.n	800d406 <_scanf_chars+0xa2>
 800d3fa:	68e2      	ldr	r2, [r4, #12]
 800d3fc:	3201      	adds	r2, #1
 800d3fe:	60e2      	str	r2, [r4, #12]
 800d400:	69a2      	ldr	r2, [r4, #24]
 800d402:	b102      	cbz	r2, 800d406 <_scanf_chars+0xa2>
 800d404:	7033      	strb	r3, [r6, #0]
 800d406:	6923      	ldr	r3, [r4, #16]
 800d408:	443b      	add	r3, r7
 800d40a:	6123      	str	r3, [r4, #16]
 800d40c:	2000      	movs	r0, #0
 800d40e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d412:	bf00      	nop
 800d414:	0800e181 	.word	0x0800e181

0800d418 <_scanf_i>:
 800d418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d41c:	4698      	mov	r8, r3
 800d41e:	4b74      	ldr	r3, [pc, #464]	; (800d5f0 <_scanf_i+0x1d8>)
 800d420:	460c      	mov	r4, r1
 800d422:	4682      	mov	sl, r0
 800d424:	4616      	mov	r6, r2
 800d426:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d42a:	b087      	sub	sp, #28
 800d42c:	ab03      	add	r3, sp, #12
 800d42e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d432:	4b70      	ldr	r3, [pc, #448]	; (800d5f4 <_scanf_i+0x1dc>)
 800d434:	69a1      	ldr	r1, [r4, #24]
 800d436:	4a70      	ldr	r2, [pc, #448]	; (800d5f8 <_scanf_i+0x1e0>)
 800d438:	2903      	cmp	r1, #3
 800d43a:	bf18      	it	ne
 800d43c:	461a      	movne	r2, r3
 800d43e:	68a3      	ldr	r3, [r4, #8]
 800d440:	9201      	str	r2, [sp, #4]
 800d442:	1e5a      	subs	r2, r3, #1
 800d444:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d448:	bf88      	it	hi
 800d44a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d44e:	4627      	mov	r7, r4
 800d450:	bf82      	ittt	hi
 800d452:	eb03 0905 	addhi.w	r9, r3, r5
 800d456:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d45a:	60a3      	strhi	r3, [r4, #8]
 800d45c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d460:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d464:	bf98      	it	ls
 800d466:	f04f 0900 	movls.w	r9, #0
 800d46a:	6023      	str	r3, [r4, #0]
 800d46c:	463d      	mov	r5, r7
 800d46e:	f04f 0b00 	mov.w	fp, #0
 800d472:	6831      	ldr	r1, [r6, #0]
 800d474:	ab03      	add	r3, sp, #12
 800d476:	7809      	ldrb	r1, [r1, #0]
 800d478:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d47c:	2202      	movs	r2, #2
 800d47e:	f7f2 fea7 	bl	80001d0 <memchr>
 800d482:	b328      	cbz	r0, 800d4d0 <_scanf_i+0xb8>
 800d484:	f1bb 0f01 	cmp.w	fp, #1
 800d488:	d159      	bne.n	800d53e <_scanf_i+0x126>
 800d48a:	6862      	ldr	r2, [r4, #4]
 800d48c:	b92a      	cbnz	r2, 800d49a <_scanf_i+0x82>
 800d48e:	6822      	ldr	r2, [r4, #0]
 800d490:	2308      	movs	r3, #8
 800d492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d496:	6063      	str	r3, [r4, #4]
 800d498:	6022      	str	r2, [r4, #0]
 800d49a:	6822      	ldr	r2, [r4, #0]
 800d49c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d4a0:	6022      	str	r2, [r4, #0]
 800d4a2:	68a2      	ldr	r2, [r4, #8]
 800d4a4:	1e51      	subs	r1, r2, #1
 800d4a6:	60a1      	str	r1, [r4, #8]
 800d4a8:	b192      	cbz	r2, 800d4d0 <_scanf_i+0xb8>
 800d4aa:	6832      	ldr	r2, [r6, #0]
 800d4ac:	1c51      	adds	r1, r2, #1
 800d4ae:	6031      	str	r1, [r6, #0]
 800d4b0:	7812      	ldrb	r2, [r2, #0]
 800d4b2:	f805 2b01 	strb.w	r2, [r5], #1
 800d4b6:	6872      	ldr	r2, [r6, #4]
 800d4b8:	3a01      	subs	r2, #1
 800d4ba:	2a00      	cmp	r2, #0
 800d4bc:	6072      	str	r2, [r6, #4]
 800d4be:	dc07      	bgt.n	800d4d0 <_scanf_i+0xb8>
 800d4c0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d4c4:	4631      	mov	r1, r6
 800d4c6:	4650      	mov	r0, sl
 800d4c8:	4790      	blx	r2
 800d4ca:	2800      	cmp	r0, #0
 800d4cc:	f040 8085 	bne.w	800d5da <_scanf_i+0x1c2>
 800d4d0:	f10b 0b01 	add.w	fp, fp, #1
 800d4d4:	f1bb 0f03 	cmp.w	fp, #3
 800d4d8:	d1cb      	bne.n	800d472 <_scanf_i+0x5a>
 800d4da:	6863      	ldr	r3, [r4, #4]
 800d4dc:	b90b      	cbnz	r3, 800d4e2 <_scanf_i+0xca>
 800d4de:	230a      	movs	r3, #10
 800d4e0:	6063      	str	r3, [r4, #4]
 800d4e2:	6863      	ldr	r3, [r4, #4]
 800d4e4:	4945      	ldr	r1, [pc, #276]	; (800d5fc <_scanf_i+0x1e4>)
 800d4e6:	6960      	ldr	r0, [r4, #20]
 800d4e8:	1ac9      	subs	r1, r1, r3
 800d4ea:	f000 f937 	bl	800d75c <__sccl>
 800d4ee:	f04f 0b00 	mov.w	fp, #0
 800d4f2:	68a3      	ldr	r3, [r4, #8]
 800d4f4:	6822      	ldr	r2, [r4, #0]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d03d      	beq.n	800d576 <_scanf_i+0x15e>
 800d4fa:	6831      	ldr	r1, [r6, #0]
 800d4fc:	6960      	ldr	r0, [r4, #20]
 800d4fe:	f891 c000 	ldrb.w	ip, [r1]
 800d502:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d506:	2800      	cmp	r0, #0
 800d508:	d035      	beq.n	800d576 <_scanf_i+0x15e>
 800d50a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d50e:	d124      	bne.n	800d55a <_scanf_i+0x142>
 800d510:	0510      	lsls	r0, r2, #20
 800d512:	d522      	bpl.n	800d55a <_scanf_i+0x142>
 800d514:	f10b 0b01 	add.w	fp, fp, #1
 800d518:	f1b9 0f00 	cmp.w	r9, #0
 800d51c:	d003      	beq.n	800d526 <_scanf_i+0x10e>
 800d51e:	3301      	adds	r3, #1
 800d520:	f109 39ff 	add.w	r9, r9, #4294967295
 800d524:	60a3      	str	r3, [r4, #8]
 800d526:	6873      	ldr	r3, [r6, #4]
 800d528:	3b01      	subs	r3, #1
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	6073      	str	r3, [r6, #4]
 800d52e:	dd1b      	ble.n	800d568 <_scanf_i+0x150>
 800d530:	6833      	ldr	r3, [r6, #0]
 800d532:	3301      	adds	r3, #1
 800d534:	6033      	str	r3, [r6, #0]
 800d536:	68a3      	ldr	r3, [r4, #8]
 800d538:	3b01      	subs	r3, #1
 800d53a:	60a3      	str	r3, [r4, #8]
 800d53c:	e7d9      	b.n	800d4f2 <_scanf_i+0xda>
 800d53e:	f1bb 0f02 	cmp.w	fp, #2
 800d542:	d1ae      	bne.n	800d4a2 <_scanf_i+0x8a>
 800d544:	6822      	ldr	r2, [r4, #0]
 800d546:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d54a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d54e:	d1bf      	bne.n	800d4d0 <_scanf_i+0xb8>
 800d550:	2310      	movs	r3, #16
 800d552:	6063      	str	r3, [r4, #4]
 800d554:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d558:	e7a2      	b.n	800d4a0 <_scanf_i+0x88>
 800d55a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d55e:	6022      	str	r2, [r4, #0]
 800d560:	780b      	ldrb	r3, [r1, #0]
 800d562:	f805 3b01 	strb.w	r3, [r5], #1
 800d566:	e7de      	b.n	800d526 <_scanf_i+0x10e>
 800d568:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d56c:	4631      	mov	r1, r6
 800d56e:	4650      	mov	r0, sl
 800d570:	4798      	blx	r3
 800d572:	2800      	cmp	r0, #0
 800d574:	d0df      	beq.n	800d536 <_scanf_i+0x11e>
 800d576:	6823      	ldr	r3, [r4, #0]
 800d578:	05d9      	lsls	r1, r3, #23
 800d57a:	d50d      	bpl.n	800d598 <_scanf_i+0x180>
 800d57c:	42bd      	cmp	r5, r7
 800d57e:	d909      	bls.n	800d594 <_scanf_i+0x17c>
 800d580:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d584:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d588:	4632      	mov	r2, r6
 800d58a:	4650      	mov	r0, sl
 800d58c:	4798      	blx	r3
 800d58e:	f105 39ff 	add.w	r9, r5, #4294967295
 800d592:	464d      	mov	r5, r9
 800d594:	42bd      	cmp	r5, r7
 800d596:	d028      	beq.n	800d5ea <_scanf_i+0x1d2>
 800d598:	6822      	ldr	r2, [r4, #0]
 800d59a:	f012 0210 	ands.w	r2, r2, #16
 800d59e:	d113      	bne.n	800d5c8 <_scanf_i+0x1b0>
 800d5a0:	702a      	strb	r2, [r5, #0]
 800d5a2:	6863      	ldr	r3, [r4, #4]
 800d5a4:	9e01      	ldr	r6, [sp, #4]
 800d5a6:	4639      	mov	r1, r7
 800d5a8:	4650      	mov	r0, sl
 800d5aa:	47b0      	blx	r6
 800d5ac:	f8d8 3000 	ldr.w	r3, [r8]
 800d5b0:	6821      	ldr	r1, [r4, #0]
 800d5b2:	1d1a      	adds	r2, r3, #4
 800d5b4:	f8c8 2000 	str.w	r2, [r8]
 800d5b8:	f011 0f20 	tst.w	r1, #32
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	d00f      	beq.n	800d5e0 <_scanf_i+0x1c8>
 800d5c0:	6018      	str	r0, [r3, #0]
 800d5c2:	68e3      	ldr	r3, [r4, #12]
 800d5c4:	3301      	adds	r3, #1
 800d5c6:	60e3      	str	r3, [r4, #12]
 800d5c8:	6923      	ldr	r3, [r4, #16]
 800d5ca:	1bed      	subs	r5, r5, r7
 800d5cc:	445d      	add	r5, fp
 800d5ce:	442b      	add	r3, r5
 800d5d0:	6123      	str	r3, [r4, #16]
 800d5d2:	2000      	movs	r0, #0
 800d5d4:	b007      	add	sp, #28
 800d5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5da:	f04f 0b00 	mov.w	fp, #0
 800d5de:	e7ca      	b.n	800d576 <_scanf_i+0x15e>
 800d5e0:	07ca      	lsls	r2, r1, #31
 800d5e2:	bf4c      	ite	mi
 800d5e4:	8018      	strhmi	r0, [r3, #0]
 800d5e6:	6018      	strpl	r0, [r3, #0]
 800d5e8:	e7eb      	b.n	800d5c2 <_scanf_i+0x1aa>
 800d5ea:	2001      	movs	r0, #1
 800d5ec:	e7f2      	b.n	800d5d4 <_scanf_i+0x1bc>
 800d5ee:	bf00      	nop
 800d5f0:	0800e0fc 	.word	0x0800e0fc
 800d5f4:	0800d9c5 	.word	0x0800d9c5
 800d5f8:	0800ccf1 	.word	0x0800ccf1
 800d5fc:	0800e525 	.word	0x0800e525

0800d600 <__sflush_r>:
 800d600:	898a      	ldrh	r2, [r1, #12]
 800d602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d606:	4605      	mov	r5, r0
 800d608:	0710      	lsls	r0, r2, #28
 800d60a:	460c      	mov	r4, r1
 800d60c:	d458      	bmi.n	800d6c0 <__sflush_r+0xc0>
 800d60e:	684b      	ldr	r3, [r1, #4]
 800d610:	2b00      	cmp	r3, #0
 800d612:	dc05      	bgt.n	800d620 <__sflush_r+0x20>
 800d614:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d616:	2b00      	cmp	r3, #0
 800d618:	dc02      	bgt.n	800d620 <__sflush_r+0x20>
 800d61a:	2000      	movs	r0, #0
 800d61c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d620:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d622:	2e00      	cmp	r6, #0
 800d624:	d0f9      	beq.n	800d61a <__sflush_r+0x1a>
 800d626:	2300      	movs	r3, #0
 800d628:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d62c:	682f      	ldr	r7, [r5, #0]
 800d62e:	6a21      	ldr	r1, [r4, #32]
 800d630:	602b      	str	r3, [r5, #0]
 800d632:	d032      	beq.n	800d69a <__sflush_r+0x9a>
 800d634:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d636:	89a3      	ldrh	r3, [r4, #12]
 800d638:	075a      	lsls	r2, r3, #29
 800d63a:	d505      	bpl.n	800d648 <__sflush_r+0x48>
 800d63c:	6863      	ldr	r3, [r4, #4]
 800d63e:	1ac0      	subs	r0, r0, r3
 800d640:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d642:	b10b      	cbz	r3, 800d648 <__sflush_r+0x48>
 800d644:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d646:	1ac0      	subs	r0, r0, r3
 800d648:	2300      	movs	r3, #0
 800d64a:	4602      	mov	r2, r0
 800d64c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d64e:	6a21      	ldr	r1, [r4, #32]
 800d650:	4628      	mov	r0, r5
 800d652:	47b0      	blx	r6
 800d654:	1c43      	adds	r3, r0, #1
 800d656:	89a3      	ldrh	r3, [r4, #12]
 800d658:	d106      	bne.n	800d668 <__sflush_r+0x68>
 800d65a:	6829      	ldr	r1, [r5, #0]
 800d65c:	291d      	cmp	r1, #29
 800d65e:	d82b      	bhi.n	800d6b8 <__sflush_r+0xb8>
 800d660:	4a29      	ldr	r2, [pc, #164]	; (800d708 <__sflush_r+0x108>)
 800d662:	410a      	asrs	r2, r1
 800d664:	07d6      	lsls	r6, r2, #31
 800d666:	d427      	bmi.n	800d6b8 <__sflush_r+0xb8>
 800d668:	2200      	movs	r2, #0
 800d66a:	6062      	str	r2, [r4, #4]
 800d66c:	04d9      	lsls	r1, r3, #19
 800d66e:	6922      	ldr	r2, [r4, #16]
 800d670:	6022      	str	r2, [r4, #0]
 800d672:	d504      	bpl.n	800d67e <__sflush_r+0x7e>
 800d674:	1c42      	adds	r2, r0, #1
 800d676:	d101      	bne.n	800d67c <__sflush_r+0x7c>
 800d678:	682b      	ldr	r3, [r5, #0]
 800d67a:	b903      	cbnz	r3, 800d67e <__sflush_r+0x7e>
 800d67c:	6560      	str	r0, [r4, #84]	; 0x54
 800d67e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d680:	602f      	str	r7, [r5, #0]
 800d682:	2900      	cmp	r1, #0
 800d684:	d0c9      	beq.n	800d61a <__sflush_r+0x1a>
 800d686:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d68a:	4299      	cmp	r1, r3
 800d68c:	d002      	beq.n	800d694 <__sflush_r+0x94>
 800d68e:	4628      	mov	r0, r5
 800d690:	f7fe fa40 	bl	800bb14 <_free_r>
 800d694:	2000      	movs	r0, #0
 800d696:	6360      	str	r0, [r4, #52]	; 0x34
 800d698:	e7c0      	b.n	800d61c <__sflush_r+0x1c>
 800d69a:	2301      	movs	r3, #1
 800d69c:	4628      	mov	r0, r5
 800d69e:	47b0      	blx	r6
 800d6a0:	1c41      	adds	r1, r0, #1
 800d6a2:	d1c8      	bne.n	800d636 <__sflush_r+0x36>
 800d6a4:	682b      	ldr	r3, [r5, #0]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d0c5      	beq.n	800d636 <__sflush_r+0x36>
 800d6aa:	2b1d      	cmp	r3, #29
 800d6ac:	d001      	beq.n	800d6b2 <__sflush_r+0xb2>
 800d6ae:	2b16      	cmp	r3, #22
 800d6b0:	d101      	bne.n	800d6b6 <__sflush_r+0xb6>
 800d6b2:	602f      	str	r7, [r5, #0]
 800d6b4:	e7b1      	b.n	800d61a <__sflush_r+0x1a>
 800d6b6:	89a3      	ldrh	r3, [r4, #12]
 800d6b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6bc:	81a3      	strh	r3, [r4, #12]
 800d6be:	e7ad      	b.n	800d61c <__sflush_r+0x1c>
 800d6c0:	690f      	ldr	r7, [r1, #16]
 800d6c2:	2f00      	cmp	r7, #0
 800d6c4:	d0a9      	beq.n	800d61a <__sflush_r+0x1a>
 800d6c6:	0793      	lsls	r3, r2, #30
 800d6c8:	680e      	ldr	r6, [r1, #0]
 800d6ca:	bf08      	it	eq
 800d6cc:	694b      	ldreq	r3, [r1, #20]
 800d6ce:	600f      	str	r7, [r1, #0]
 800d6d0:	bf18      	it	ne
 800d6d2:	2300      	movne	r3, #0
 800d6d4:	eba6 0807 	sub.w	r8, r6, r7
 800d6d8:	608b      	str	r3, [r1, #8]
 800d6da:	f1b8 0f00 	cmp.w	r8, #0
 800d6de:	dd9c      	ble.n	800d61a <__sflush_r+0x1a>
 800d6e0:	6a21      	ldr	r1, [r4, #32]
 800d6e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d6e4:	4643      	mov	r3, r8
 800d6e6:	463a      	mov	r2, r7
 800d6e8:	4628      	mov	r0, r5
 800d6ea:	47b0      	blx	r6
 800d6ec:	2800      	cmp	r0, #0
 800d6ee:	dc06      	bgt.n	800d6fe <__sflush_r+0xfe>
 800d6f0:	89a3      	ldrh	r3, [r4, #12]
 800d6f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6f6:	81a3      	strh	r3, [r4, #12]
 800d6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6fc:	e78e      	b.n	800d61c <__sflush_r+0x1c>
 800d6fe:	4407      	add	r7, r0
 800d700:	eba8 0800 	sub.w	r8, r8, r0
 800d704:	e7e9      	b.n	800d6da <__sflush_r+0xda>
 800d706:	bf00      	nop
 800d708:	dfbffffe 	.word	0xdfbffffe

0800d70c <_fflush_r>:
 800d70c:	b538      	push	{r3, r4, r5, lr}
 800d70e:	690b      	ldr	r3, [r1, #16]
 800d710:	4605      	mov	r5, r0
 800d712:	460c      	mov	r4, r1
 800d714:	b913      	cbnz	r3, 800d71c <_fflush_r+0x10>
 800d716:	2500      	movs	r5, #0
 800d718:	4628      	mov	r0, r5
 800d71a:	bd38      	pop	{r3, r4, r5, pc}
 800d71c:	b118      	cbz	r0, 800d726 <_fflush_r+0x1a>
 800d71e:	6a03      	ldr	r3, [r0, #32]
 800d720:	b90b      	cbnz	r3, 800d726 <_fflush_r+0x1a>
 800d722:	f7fd f995 	bl	800aa50 <__sinit>
 800d726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d0f3      	beq.n	800d716 <_fflush_r+0xa>
 800d72e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d730:	07d0      	lsls	r0, r2, #31
 800d732:	d404      	bmi.n	800d73e <_fflush_r+0x32>
 800d734:	0599      	lsls	r1, r3, #22
 800d736:	d402      	bmi.n	800d73e <_fflush_r+0x32>
 800d738:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d73a:	f7fd fb50 	bl	800adde <__retarget_lock_acquire_recursive>
 800d73e:	4628      	mov	r0, r5
 800d740:	4621      	mov	r1, r4
 800d742:	f7ff ff5d 	bl	800d600 <__sflush_r>
 800d746:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d748:	07da      	lsls	r2, r3, #31
 800d74a:	4605      	mov	r5, r0
 800d74c:	d4e4      	bmi.n	800d718 <_fflush_r+0xc>
 800d74e:	89a3      	ldrh	r3, [r4, #12]
 800d750:	059b      	lsls	r3, r3, #22
 800d752:	d4e1      	bmi.n	800d718 <_fflush_r+0xc>
 800d754:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d756:	f7fd fb43 	bl	800ade0 <__retarget_lock_release_recursive>
 800d75a:	e7dd      	b.n	800d718 <_fflush_r+0xc>

0800d75c <__sccl>:
 800d75c:	b570      	push	{r4, r5, r6, lr}
 800d75e:	780b      	ldrb	r3, [r1, #0]
 800d760:	4604      	mov	r4, r0
 800d762:	2b5e      	cmp	r3, #94	; 0x5e
 800d764:	bf0b      	itete	eq
 800d766:	784b      	ldrbeq	r3, [r1, #1]
 800d768:	1c4a      	addne	r2, r1, #1
 800d76a:	1c8a      	addeq	r2, r1, #2
 800d76c:	2100      	movne	r1, #0
 800d76e:	bf08      	it	eq
 800d770:	2101      	moveq	r1, #1
 800d772:	3801      	subs	r0, #1
 800d774:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d778:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d77c:	42a8      	cmp	r0, r5
 800d77e:	d1fb      	bne.n	800d778 <__sccl+0x1c>
 800d780:	b90b      	cbnz	r3, 800d786 <__sccl+0x2a>
 800d782:	1e50      	subs	r0, r2, #1
 800d784:	bd70      	pop	{r4, r5, r6, pc}
 800d786:	f081 0101 	eor.w	r1, r1, #1
 800d78a:	54e1      	strb	r1, [r4, r3]
 800d78c:	4610      	mov	r0, r2
 800d78e:	4602      	mov	r2, r0
 800d790:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d794:	2d2d      	cmp	r5, #45	; 0x2d
 800d796:	d005      	beq.n	800d7a4 <__sccl+0x48>
 800d798:	2d5d      	cmp	r5, #93	; 0x5d
 800d79a:	d016      	beq.n	800d7ca <__sccl+0x6e>
 800d79c:	2d00      	cmp	r5, #0
 800d79e:	d0f1      	beq.n	800d784 <__sccl+0x28>
 800d7a0:	462b      	mov	r3, r5
 800d7a2:	e7f2      	b.n	800d78a <__sccl+0x2e>
 800d7a4:	7846      	ldrb	r6, [r0, #1]
 800d7a6:	2e5d      	cmp	r6, #93	; 0x5d
 800d7a8:	d0fa      	beq.n	800d7a0 <__sccl+0x44>
 800d7aa:	42b3      	cmp	r3, r6
 800d7ac:	dcf8      	bgt.n	800d7a0 <__sccl+0x44>
 800d7ae:	3002      	adds	r0, #2
 800d7b0:	461a      	mov	r2, r3
 800d7b2:	3201      	adds	r2, #1
 800d7b4:	4296      	cmp	r6, r2
 800d7b6:	54a1      	strb	r1, [r4, r2]
 800d7b8:	dcfb      	bgt.n	800d7b2 <__sccl+0x56>
 800d7ba:	1af2      	subs	r2, r6, r3
 800d7bc:	3a01      	subs	r2, #1
 800d7be:	1c5d      	adds	r5, r3, #1
 800d7c0:	42b3      	cmp	r3, r6
 800d7c2:	bfa8      	it	ge
 800d7c4:	2200      	movge	r2, #0
 800d7c6:	18ab      	adds	r3, r5, r2
 800d7c8:	e7e1      	b.n	800d78e <__sccl+0x32>
 800d7ca:	4610      	mov	r0, r2
 800d7cc:	e7da      	b.n	800d784 <__sccl+0x28>

0800d7ce <__submore>:
 800d7ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7d2:	460c      	mov	r4, r1
 800d7d4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d7d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d7da:	4299      	cmp	r1, r3
 800d7dc:	d11d      	bne.n	800d81a <__submore+0x4c>
 800d7de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d7e2:	f7fb fb63 	bl	8008eac <_malloc_r>
 800d7e6:	b918      	cbnz	r0, 800d7f0 <__submore+0x22>
 800d7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800d7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d7f4:	63a3      	str	r3, [r4, #56]	; 0x38
 800d7f6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800d7fa:	6360      	str	r0, [r4, #52]	; 0x34
 800d7fc:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d800:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800d804:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800d808:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d80c:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800d810:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d814:	6020      	str	r0, [r4, #0]
 800d816:	2000      	movs	r0, #0
 800d818:	e7e8      	b.n	800d7ec <__submore+0x1e>
 800d81a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800d81c:	0077      	lsls	r7, r6, #1
 800d81e:	463a      	mov	r2, r7
 800d820:	f7fb fbd0 	bl	8008fc4 <_realloc_r>
 800d824:	4605      	mov	r5, r0
 800d826:	2800      	cmp	r0, #0
 800d828:	d0de      	beq.n	800d7e8 <__submore+0x1a>
 800d82a:	eb00 0806 	add.w	r8, r0, r6
 800d82e:	4601      	mov	r1, r0
 800d830:	4632      	mov	r2, r6
 800d832:	4640      	mov	r0, r8
 800d834:	f7fd fad5 	bl	800ade2 <memcpy>
 800d838:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800d83c:	f8c4 8000 	str.w	r8, [r4]
 800d840:	e7e9      	b.n	800d816 <__submore+0x48>

0800d842 <memmove>:
 800d842:	4288      	cmp	r0, r1
 800d844:	b510      	push	{r4, lr}
 800d846:	eb01 0402 	add.w	r4, r1, r2
 800d84a:	d902      	bls.n	800d852 <memmove+0x10>
 800d84c:	4284      	cmp	r4, r0
 800d84e:	4623      	mov	r3, r4
 800d850:	d807      	bhi.n	800d862 <memmove+0x20>
 800d852:	1e43      	subs	r3, r0, #1
 800d854:	42a1      	cmp	r1, r4
 800d856:	d008      	beq.n	800d86a <memmove+0x28>
 800d858:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d85c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d860:	e7f8      	b.n	800d854 <memmove+0x12>
 800d862:	4402      	add	r2, r0
 800d864:	4601      	mov	r1, r0
 800d866:	428a      	cmp	r2, r1
 800d868:	d100      	bne.n	800d86c <memmove+0x2a>
 800d86a:	bd10      	pop	{r4, pc}
 800d86c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d870:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d874:	e7f7      	b.n	800d866 <memmove+0x24>
	...

0800d878 <__assert_func>:
 800d878:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d87a:	4614      	mov	r4, r2
 800d87c:	461a      	mov	r2, r3
 800d87e:	4b09      	ldr	r3, [pc, #36]	; (800d8a4 <__assert_func+0x2c>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	4605      	mov	r5, r0
 800d884:	68d8      	ldr	r0, [r3, #12]
 800d886:	b14c      	cbz	r4, 800d89c <__assert_func+0x24>
 800d888:	4b07      	ldr	r3, [pc, #28]	; (800d8a8 <__assert_func+0x30>)
 800d88a:	9100      	str	r1, [sp, #0]
 800d88c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d890:	4906      	ldr	r1, [pc, #24]	; (800d8ac <__assert_func+0x34>)
 800d892:	462b      	mov	r3, r5
 800d894:	f000 f898 	bl	800d9c8 <fiprintf>
 800d898:	f000 f8a8 	bl	800d9ec <abort>
 800d89c:	4b04      	ldr	r3, [pc, #16]	; (800d8b0 <__assert_func+0x38>)
 800d89e:	461c      	mov	r4, r3
 800d8a0:	e7f3      	b.n	800d88a <__assert_func+0x12>
 800d8a2:	bf00      	nop
 800d8a4:	200001d8 	.word	0x200001d8
 800d8a8:	0800e530 	.word	0x0800e530
 800d8ac:	0800e53d 	.word	0x0800e53d
 800d8b0:	0800e56b 	.word	0x0800e56b

0800d8b4 <_calloc_r>:
 800d8b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8b6:	fba1 2402 	umull	r2, r4, r1, r2
 800d8ba:	b94c      	cbnz	r4, 800d8d0 <_calloc_r+0x1c>
 800d8bc:	4611      	mov	r1, r2
 800d8be:	9201      	str	r2, [sp, #4]
 800d8c0:	f7fb faf4 	bl	8008eac <_malloc_r>
 800d8c4:	9a01      	ldr	r2, [sp, #4]
 800d8c6:	4605      	mov	r5, r0
 800d8c8:	b930      	cbnz	r0, 800d8d8 <_calloc_r+0x24>
 800d8ca:	4628      	mov	r0, r5
 800d8cc:	b003      	add	sp, #12
 800d8ce:	bd30      	pop	{r4, r5, pc}
 800d8d0:	220c      	movs	r2, #12
 800d8d2:	6002      	str	r2, [r0, #0]
 800d8d4:	2500      	movs	r5, #0
 800d8d6:	e7f8      	b.n	800d8ca <_calloc_r+0x16>
 800d8d8:	4621      	mov	r1, r4
 800d8da:	f7fd f980 	bl	800abde <memset>
 800d8de:	e7f4      	b.n	800d8ca <_calloc_r+0x16>

0800d8e0 <_strtoul_l.constprop.0>:
 800d8e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d8e4:	4f36      	ldr	r7, [pc, #216]	; (800d9c0 <_strtoul_l.constprop.0+0xe0>)
 800d8e6:	4686      	mov	lr, r0
 800d8e8:	460d      	mov	r5, r1
 800d8ea:	4628      	mov	r0, r5
 800d8ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d8f0:	5d3e      	ldrb	r6, [r7, r4]
 800d8f2:	f016 0608 	ands.w	r6, r6, #8
 800d8f6:	d1f8      	bne.n	800d8ea <_strtoul_l.constprop.0+0xa>
 800d8f8:	2c2d      	cmp	r4, #45	; 0x2d
 800d8fa:	d130      	bne.n	800d95e <_strtoul_l.constprop.0+0x7e>
 800d8fc:	782c      	ldrb	r4, [r5, #0]
 800d8fe:	2601      	movs	r6, #1
 800d900:	1c85      	adds	r5, r0, #2
 800d902:	2b00      	cmp	r3, #0
 800d904:	d057      	beq.n	800d9b6 <_strtoul_l.constprop.0+0xd6>
 800d906:	2b10      	cmp	r3, #16
 800d908:	d109      	bne.n	800d91e <_strtoul_l.constprop.0+0x3e>
 800d90a:	2c30      	cmp	r4, #48	; 0x30
 800d90c:	d107      	bne.n	800d91e <_strtoul_l.constprop.0+0x3e>
 800d90e:	7828      	ldrb	r0, [r5, #0]
 800d910:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d914:	2858      	cmp	r0, #88	; 0x58
 800d916:	d149      	bne.n	800d9ac <_strtoul_l.constprop.0+0xcc>
 800d918:	786c      	ldrb	r4, [r5, #1]
 800d91a:	2310      	movs	r3, #16
 800d91c:	3502      	adds	r5, #2
 800d91e:	f04f 38ff 	mov.w	r8, #4294967295
 800d922:	2700      	movs	r7, #0
 800d924:	fbb8 f8f3 	udiv	r8, r8, r3
 800d928:	fb03 f908 	mul.w	r9, r3, r8
 800d92c:	ea6f 0909 	mvn.w	r9, r9
 800d930:	4638      	mov	r0, r7
 800d932:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d936:	f1bc 0f09 	cmp.w	ip, #9
 800d93a:	d815      	bhi.n	800d968 <_strtoul_l.constprop.0+0x88>
 800d93c:	4664      	mov	r4, ip
 800d93e:	42a3      	cmp	r3, r4
 800d940:	dd23      	ble.n	800d98a <_strtoul_l.constprop.0+0xaa>
 800d942:	f1b7 3fff 	cmp.w	r7, #4294967295
 800d946:	d007      	beq.n	800d958 <_strtoul_l.constprop.0+0x78>
 800d948:	4580      	cmp	r8, r0
 800d94a:	d31b      	bcc.n	800d984 <_strtoul_l.constprop.0+0xa4>
 800d94c:	d101      	bne.n	800d952 <_strtoul_l.constprop.0+0x72>
 800d94e:	45a1      	cmp	r9, r4
 800d950:	db18      	blt.n	800d984 <_strtoul_l.constprop.0+0xa4>
 800d952:	fb00 4003 	mla	r0, r0, r3, r4
 800d956:	2701      	movs	r7, #1
 800d958:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d95c:	e7e9      	b.n	800d932 <_strtoul_l.constprop.0+0x52>
 800d95e:	2c2b      	cmp	r4, #43	; 0x2b
 800d960:	bf04      	itt	eq
 800d962:	782c      	ldrbeq	r4, [r5, #0]
 800d964:	1c85      	addeq	r5, r0, #2
 800d966:	e7cc      	b.n	800d902 <_strtoul_l.constprop.0+0x22>
 800d968:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d96c:	f1bc 0f19 	cmp.w	ip, #25
 800d970:	d801      	bhi.n	800d976 <_strtoul_l.constprop.0+0x96>
 800d972:	3c37      	subs	r4, #55	; 0x37
 800d974:	e7e3      	b.n	800d93e <_strtoul_l.constprop.0+0x5e>
 800d976:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d97a:	f1bc 0f19 	cmp.w	ip, #25
 800d97e:	d804      	bhi.n	800d98a <_strtoul_l.constprop.0+0xaa>
 800d980:	3c57      	subs	r4, #87	; 0x57
 800d982:	e7dc      	b.n	800d93e <_strtoul_l.constprop.0+0x5e>
 800d984:	f04f 37ff 	mov.w	r7, #4294967295
 800d988:	e7e6      	b.n	800d958 <_strtoul_l.constprop.0+0x78>
 800d98a:	1c7b      	adds	r3, r7, #1
 800d98c:	d106      	bne.n	800d99c <_strtoul_l.constprop.0+0xbc>
 800d98e:	2322      	movs	r3, #34	; 0x22
 800d990:	f8ce 3000 	str.w	r3, [lr]
 800d994:	4638      	mov	r0, r7
 800d996:	b932      	cbnz	r2, 800d9a6 <_strtoul_l.constprop.0+0xc6>
 800d998:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d99c:	b106      	cbz	r6, 800d9a0 <_strtoul_l.constprop.0+0xc0>
 800d99e:	4240      	negs	r0, r0
 800d9a0:	2a00      	cmp	r2, #0
 800d9a2:	d0f9      	beq.n	800d998 <_strtoul_l.constprop.0+0xb8>
 800d9a4:	b107      	cbz	r7, 800d9a8 <_strtoul_l.constprop.0+0xc8>
 800d9a6:	1e69      	subs	r1, r5, #1
 800d9a8:	6011      	str	r1, [r2, #0]
 800d9aa:	e7f5      	b.n	800d998 <_strtoul_l.constprop.0+0xb8>
 800d9ac:	2430      	movs	r4, #48	; 0x30
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d1b5      	bne.n	800d91e <_strtoul_l.constprop.0+0x3e>
 800d9b2:	2308      	movs	r3, #8
 800d9b4:	e7b3      	b.n	800d91e <_strtoul_l.constprop.0+0x3e>
 800d9b6:	2c30      	cmp	r4, #48	; 0x30
 800d9b8:	d0a9      	beq.n	800d90e <_strtoul_l.constprop.0+0x2e>
 800d9ba:	230a      	movs	r3, #10
 800d9bc:	e7af      	b.n	800d91e <_strtoul_l.constprop.0+0x3e>
 800d9be:	bf00      	nop
 800d9c0:	0800e181 	.word	0x0800e181

0800d9c4 <_strtoul_r>:
 800d9c4:	f7ff bf8c 	b.w	800d8e0 <_strtoul_l.constprop.0>

0800d9c8 <fiprintf>:
 800d9c8:	b40e      	push	{r1, r2, r3}
 800d9ca:	b503      	push	{r0, r1, lr}
 800d9cc:	4601      	mov	r1, r0
 800d9ce:	ab03      	add	r3, sp, #12
 800d9d0:	4805      	ldr	r0, [pc, #20]	; (800d9e8 <fiprintf+0x20>)
 800d9d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9d6:	6800      	ldr	r0, [r0, #0]
 800d9d8:	9301      	str	r3, [sp, #4]
 800d9da:	f000 f837 	bl	800da4c <_vfiprintf_r>
 800d9de:	b002      	add	sp, #8
 800d9e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d9e4:	b003      	add	sp, #12
 800d9e6:	4770      	bx	lr
 800d9e8:	200001d8 	.word	0x200001d8

0800d9ec <abort>:
 800d9ec:	b508      	push	{r3, lr}
 800d9ee:	2006      	movs	r0, #6
 800d9f0:	f000 fa04 	bl	800ddfc <raise>
 800d9f4:	2001      	movs	r0, #1
 800d9f6:	f7f6 f803 	bl	8003a00 <_exit>

0800d9fa <__sfputc_r>:
 800d9fa:	6893      	ldr	r3, [r2, #8]
 800d9fc:	3b01      	subs	r3, #1
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	b410      	push	{r4}
 800da02:	6093      	str	r3, [r2, #8]
 800da04:	da08      	bge.n	800da18 <__sfputc_r+0x1e>
 800da06:	6994      	ldr	r4, [r2, #24]
 800da08:	42a3      	cmp	r3, r4
 800da0a:	db01      	blt.n	800da10 <__sfputc_r+0x16>
 800da0c:	290a      	cmp	r1, #10
 800da0e:	d103      	bne.n	800da18 <__sfputc_r+0x1e>
 800da10:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da14:	f000 b934 	b.w	800dc80 <__swbuf_r>
 800da18:	6813      	ldr	r3, [r2, #0]
 800da1a:	1c58      	adds	r0, r3, #1
 800da1c:	6010      	str	r0, [r2, #0]
 800da1e:	7019      	strb	r1, [r3, #0]
 800da20:	4608      	mov	r0, r1
 800da22:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da26:	4770      	bx	lr

0800da28 <__sfputs_r>:
 800da28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da2a:	4606      	mov	r6, r0
 800da2c:	460f      	mov	r7, r1
 800da2e:	4614      	mov	r4, r2
 800da30:	18d5      	adds	r5, r2, r3
 800da32:	42ac      	cmp	r4, r5
 800da34:	d101      	bne.n	800da3a <__sfputs_r+0x12>
 800da36:	2000      	movs	r0, #0
 800da38:	e007      	b.n	800da4a <__sfputs_r+0x22>
 800da3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da3e:	463a      	mov	r2, r7
 800da40:	4630      	mov	r0, r6
 800da42:	f7ff ffda 	bl	800d9fa <__sfputc_r>
 800da46:	1c43      	adds	r3, r0, #1
 800da48:	d1f3      	bne.n	800da32 <__sfputs_r+0xa>
 800da4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800da4c <_vfiprintf_r>:
 800da4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da50:	460d      	mov	r5, r1
 800da52:	b09d      	sub	sp, #116	; 0x74
 800da54:	4614      	mov	r4, r2
 800da56:	4698      	mov	r8, r3
 800da58:	4606      	mov	r6, r0
 800da5a:	b118      	cbz	r0, 800da64 <_vfiprintf_r+0x18>
 800da5c:	6a03      	ldr	r3, [r0, #32]
 800da5e:	b90b      	cbnz	r3, 800da64 <_vfiprintf_r+0x18>
 800da60:	f7fc fff6 	bl	800aa50 <__sinit>
 800da64:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da66:	07d9      	lsls	r1, r3, #31
 800da68:	d405      	bmi.n	800da76 <_vfiprintf_r+0x2a>
 800da6a:	89ab      	ldrh	r3, [r5, #12]
 800da6c:	059a      	lsls	r2, r3, #22
 800da6e:	d402      	bmi.n	800da76 <_vfiprintf_r+0x2a>
 800da70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da72:	f7fd f9b4 	bl	800adde <__retarget_lock_acquire_recursive>
 800da76:	89ab      	ldrh	r3, [r5, #12]
 800da78:	071b      	lsls	r3, r3, #28
 800da7a:	d501      	bpl.n	800da80 <_vfiprintf_r+0x34>
 800da7c:	692b      	ldr	r3, [r5, #16]
 800da7e:	b99b      	cbnz	r3, 800daa8 <_vfiprintf_r+0x5c>
 800da80:	4629      	mov	r1, r5
 800da82:	4630      	mov	r0, r6
 800da84:	f000 f93a 	bl	800dcfc <__swsetup_r>
 800da88:	b170      	cbz	r0, 800daa8 <_vfiprintf_r+0x5c>
 800da8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da8c:	07dc      	lsls	r4, r3, #31
 800da8e:	d504      	bpl.n	800da9a <_vfiprintf_r+0x4e>
 800da90:	f04f 30ff 	mov.w	r0, #4294967295
 800da94:	b01d      	add	sp, #116	; 0x74
 800da96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da9a:	89ab      	ldrh	r3, [r5, #12]
 800da9c:	0598      	lsls	r0, r3, #22
 800da9e:	d4f7      	bmi.n	800da90 <_vfiprintf_r+0x44>
 800daa0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800daa2:	f7fd f99d 	bl	800ade0 <__retarget_lock_release_recursive>
 800daa6:	e7f3      	b.n	800da90 <_vfiprintf_r+0x44>
 800daa8:	2300      	movs	r3, #0
 800daaa:	9309      	str	r3, [sp, #36]	; 0x24
 800daac:	2320      	movs	r3, #32
 800daae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dab2:	f8cd 800c 	str.w	r8, [sp, #12]
 800dab6:	2330      	movs	r3, #48	; 0x30
 800dab8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800dc6c <_vfiprintf_r+0x220>
 800dabc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dac0:	f04f 0901 	mov.w	r9, #1
 800dac4:	4623      	mov	r3, r4
 800dac6:	469a      	mov	sl, r3
 800dac8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dacc:	b10a      	cbz	r2, 800dad2 <_vfiprintf_r+0x86>
 800dace:	2a25      	cmp	r2, #37	; 0x25
 800dad0:	d1f9      	bne.n	800dac6 <_vfiprintf_r+0x7a>
 800dad2:	ebba 0b04 	subs.w	fp, sl, r4
 800dad6:	d00b      	beq.n	800daf0 <_vfiprintf_r+0xa4>
 800dad8:	465b      	mov	r3, fp
 800dada:	4622      	mov	r2, r4
 800dadc:	4629      	mov	r1, r5
 800dade:	4630      	mov	r0, r6
 800dae0:	f7ff ffa2 	bl	800da28 <__sfputs_r>
 800dae4:	3001      	adds	r0, #1
 800dae6:	f000 80a9 	beq.w	800dc3c <_vfiprintf_r+0x1f0>
 800daea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800daec:	445a      	add	r2, fp
 800daee:	9209      	str	r2, [sp, #36]	; 0x24
 800daf0:	f89a 3000 	ldrb.w	r3, [sl]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	f000 80a1 	beq.w	800dc3c <_vfiprintf_r+0x1f0>
 800dafa:	2300      	movs	r3, #0
 800dafc:	f04f 32ff 	mov.w	r2, #4294967295
 800db00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db04:	f10a 0a01 	add.w	sl, sl, #1
 800db08:	9304      	str	r3, [sp, #16]
 800db0a:	9307      	str	r3, [sp, #28]
 800db0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800db10:	931a      	str	r3, [sp, #104]	; 0x68
 800db12:	4654      	mov	r4, sl
 800db14:	2205      	movs	r2, #5
 800db16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db1a:	4854      	ldr	r0, [pc, #336]	; (800dc6c <_vfiprintf_r+0x220>)
 800db1c:	f7f2 fb58 	bl	80001d0 <memchr>
 800db20:	9a04      	ldr	r2, [sp, #16]
 800db22:	b9d8      	cbnz	r0, 800db5c <_vfiprintf_r+0x110>
 800db24:	06d1      	lsls	r1, r2, #27
 800db26:	bf44      	itt	mi
 800db28:	2320      	movmi	r3, #32
 800db2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db2e:	0713      	lsls	r3, r2, #28
 800db30:	bf44      	itt	mi
 800db32:	232b      	movmi	r3, #43	; 0x2b
 800db34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db38:	f89a 3000 	ldrb.w	r3, [sl]
 800db3c:	2b2a      	cmp	r3, #42	; 0x2a
 800db3e:	d015      	beq.n	800db6c <_vfiprintf_r+0x120>
 800db40:	9a07      	ldr	r2, [sp, #28]
 800db42:	4654      	mov	r4, sl
 800db44:	2000      	movs	r0, #0
 800db46:	f04f 0c0a 	mov.w	ip, #10
 800db4a:	4621      	mov	r1, r4
 800db4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db50:	3b30      	subs	r3, #48	; 0x30
 800db52:	2b09      	cmp	r3, #9
 800db54:	d94d      	bls.n	800dbf2 <_vfiprintf_r+0x1a6>
 800db56:	b1b0      	cbz	r0, 800db86 <_vfiprintf_r+0x13a>
 800db58:	9207      	str	r2, [sp, #28]
 800db5a:	e014      	b.n	800db86 <_vfiprintf_r+0x13a>
 800db5c:	eba0 0308 	sub.w	r3, r0, r8
 800db60:	fa09 f303 	lsl.w	r3, r9, r3
 800db64:	4313      	orrs	r3, r2
 800db66:	9304      	str	r3, [sp, #16]
 800db68:	46a2      	mov	sl, r4
 800db6a:	e7d2      	b.n	800db12 <_vfiprintf_r+0xc6>
 800db6c:	9b03      	ldr	r3, [sp, #12]
 800db6e:	1d19      	adds	r1, r3, #4
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	9103      	str	r1, [sp, #12]
 800db74:	2b00      	cmp	r3, #0
 800db76:	bfbb      	ittet	lt
 800db78:	425b      	neglt	r3, r3
 800db7a:	f042 0202 	orrlt.w	r2, r2, #2
 800db7e:	9307      	strge	r3, [sp, #28]
 800db80:	9307      	strlt	r3, [sp, #28]
 800db82:	bfb8      	it	lt
 800db84:	9204      	strlt	r2, [sp, #16]
 800db86:	7823      	ldrb	r3, [r4, #0]
 800db88:	2b2e      	cmp	r3, #46	; 0x2e
 800db8a:	d10c      	bne.n	800dba6 <_vfiprintf_r+0x15a>
 800db8c:	7863      	ldrb	r3, [r4, #1]
 800db8e:	2b2a      	cmp	r3, #42	; 0x2a
 800db90:	d134      	bne.n	800dbfc <_vfiprintf_r+0x1b0>
 800db92:	9b03      	ldr	r3, [sp, #12]
 800db94:	1d1a      	adds	r2, r3, #4
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	9203      	str	r2, [sp, #12]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	bfb8      	it	lt
 800db9e:	f04f 33ff 	movlt.w	r3, #4294967295
 800dba2:	3402      	adds	r4, #2
 800dba4:	9305      	str	r3, [sp, #20]
 800dba6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800dc7c <_vfiprintf_r+0x230>
 800dbaa:	7821      	ldrb	r1, [r4, #0]
 800dbac:	2203      	movs	r2, #3
 800dbae:	4650      	mov	r0, sl
 800dbb0:	f7f2 fb0e 	bl	80001d0 <memchr>
 800dbb4:	b138      	cbz	r0, 800dbc6 <_vfiprintf_r+0x17a>
 800dbb6:	9b04      	ldr	r3, [sp, #16]
 800dbb8:	eba0 000a 	sub.w	r0, r0, sl
 800dbbc:	2240      	movs	r2, #64	; 0x40
 800dbbe:	4082      	lsls	r2, r0
 800dbc0:	4313      	orrs	r3, r2
 800dbc2:	3401      	adds	r4, #1
 800dbc4:	9304      	str	r3, [sp, #16]
 800dbc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbca:	4829      	ldr	r0, [pc, #164]	; (800dc70 <_vfiprintf_r+0x224>)
 800dbcc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dbd0:	2206      	movs	r2, #6
 800dbd2:	f7f2 fafd 	bl	80001d0 <memchr>
 800dbd6:	2800      	cmp	r0, #0
 800dbd8:	d03f      	beq.n	800dc5a <_vfiprintf_r+0x20e>
 800dbda:	4b26      	ldr	r3, [pc, #152]	; (800dc74 <_vfiprintf_r+0x228>)
 800dbdc:	bb1b      	cbnz	r3, 800dc26 <_vfiprintf_r+0x1da>
 800dbde:	9b03      	ldr	r3, [sp, #12]
 800dbe0:	3307      	adds	r3, #7
 800dbe2:	f023 0307 	bic.w	r3, r3, #7
 800dbe6:	3308      	adds	r3, #8
 800dbe8:	9303      	str	r3, [sp, #12]
 800dbea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbec:	443b      	add	r3, r7
 800dbee:	9309      	str	r3, [sp, #36]	; 0x24
 800dbf0:	e768      	b.n	800dac4 <_vfiprintf_r+0x78>
 800dbf2:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbf6:	460c      	mov	r4, r1
 800dbf8:	2001      	movs	r0, #1
 800dbfa:	e7a6      	b.n	800db4a <_vfiprintf_r+0xfe>
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	3401      	adds	r4, #1
 800dc00:	9305      	str	r3, [sp, #20]
 800dc02:	4619      	mov	r1, r3
 800dc04:	f04f 0c0a 	mov.w	ip, #10
 800dc08:	4620      	mov	r0, r4
 800dc0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dc0e:	3a30      	subs	r2, #48	; 0x30
 800dc10:	2a09      	cmp	r2, #9
 800dc12:	d903      	bls.n	800dc1c <_vfiprintf_r+0x1d0>
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d0c6      	beq.n	800dba6 <_vfiprintf_r+0x15a>
 800dc18:	9105      	str	r1, [sp, #20]
 800dc1a:	e7c4      	b.n	800dba6 <_vfiprintf_r+0x15a>
 800dc1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc20:	4604      	mov	r4, r0
 800dc22:	2301      	movs	r3, #1
 800dc24:	e7f0      	b.n	800dc08 <_vfiprintf_r+0x1bc>
 800dc26:	ab03      	add	r3, sp, #12
 800dc28:	9300      	str	r3, [sp, #0]
 800dc2a:	462a      	mov	r2, r5
 800dc2c:	4b12      	ldr	r3, [pc, #72]	; (800dc78 <_vfiprintf_r+0x22c>)
 800dc2e:	a904      	add	r1, sp, #16
 800dc30:	4630      	mov	r0, r6
 800dc32:	f7fc f8ab 	bl	8009d8c <_printf_float>
 800dc36:	4607      	mov	r7, r0
 800dc38:	1c78      	adds	r0, r7, #1
 800dc3a:	d1d6      	bne.n	800dbea <_vfiprintf_r+0x19e>
 800dc3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc3e:	07d9      	lsls	r1, r3, #31
 800dc40:	d405      	bmi.n	800dc4e <_vfiprintf_r+0x202>
 800dc42:	89ab      	ldrh	r3, [r5, #12]
 800dc44:	059a      	lsls	r2, r3, #22
 800dc46:	d402      	bmi.n	800dc4e <_vfiprintf_r+0x202>
 800dc48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc4a:	f7fd f8c9 	bl	800ade0 <__retarget_lock_release_recursive>
 800dc4e:	89ab      	ldrh	r3, [r5, #12]
 800dc50:	065b      	lsls	r3, r3, #25
 800dc52:	f53f af1d 	bmi.w	800da90 <_vfiprintf_r+0x44>
 800dc56:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc58:	e71c      	b.n	800da94 <_vfiprintf_r+0x48>
 800dc5a:	ab03      	add	r3, sp, #12
 800dc5c:	9300      	str	r3, [sp, #0]
 800dc5e:	462a      	mov	r2, r5
 800dc60:	4b05      	ldr	r3, [pc, #20]	; (800dc78 <_vfiprintf_r+0x22c>)
 800dc62:	a904      	add	r1, sp, #16
 800dc64:	4630      	mov	r0, r6
 800dc66:	f7fc fb35 	bl	800a2d4 <_printf_i>
 800dc6a:	e7e4      	b.n	800dc36 <_vfiprintf_r+0x1ea>
 800dc6c:	0800e504 	.word	0x0800e504
 800dc70:	0800e50e 	.word	0x0800e50e
 800dc74:	08009d8d 	.word	0x08009d8d
 800dc78:	0800da29 	.word	0x0800da29
 800dc7c:	0800e50a 	.word	0x0800e50a

0800dc80 <__swbuf_r>:
 800dc80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc82:	460e      	mov	r6, r1
 800dc84:	4614      	mov	r4, r2
 800dc86:	4605      	mov	r5, r0
 800dc88:	b118      	cbz	r0, 800dc92 <__swbuf_r+0x12>
 800dc8a:	6a03      	ldr	r3, [r0, #32]
 800dc8c:	b90b      	cbnz	r3, 800dc92 <__swbuf_r+0x12>
 800dc8e:	f7fc fedf 	bl	800aa50 <__sinit>
 800dc92:	69a3      	ldr	r3, [r4, #24]
 800dc94:	60a3      	str	r3, [r4, #8]
 800dc96:	89a3      	ldrh	r3, [r4, #12]
 800dc98:	071a      	lsls	r2, r3, #28
 800dc9a:	d525      	bpl.n	800dce8 <__swbuf_r+0x68>
 800dc9c:	6923      	ldr	r3, [r4, #16]
 800dc9e:	b31b      	cbz	r3, 800dce8 <__swbuf_r+0x68>
 800dca0:	6823      	ldr	r3, [r4, #0]
 800dca2:	6922      	ldr	r2, [r4, #16]
 800dca4:	1a98      	subs	r0, r3, r2
 800dca6:	6963      	ldr	r3, [r4, #20]
 800dca8:	b2f6      	uxtb	r6, r6
 800dcaa:	4283      	cmp	r3, r0
 800dcac:	4637      	mov	r7, r6
 800dcae:	dc04      	bgt.n	800dcba <__swbuf_r+0x3a>
 800dcb0:	4621      	mov	r1, r4
 800dcb2:	4628      	mov	r0, r5
 800dcb4:	f7ff fd2a 	bl	800d70c <_fflush_r>
 800dcb8:	b9e0      	cbnz	r0, 800dcf4 <__swbuf_r+0x74>
 800dcba:	68a3      	ldr	r3, [r4, #8]
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	60a3      	str	r3, [r4, #8]
 800dcc0:	6823      	ldr	r3, [r4, #0]
 800dcc2:	1c5a      	adds	r2, r3, #1
 800dcc4:	6022      	str	r2, [r4, #0]
 800dcc6:	701e      	strb	r6, [r3, #0]
 800dcc8:	6962      	ldr	r2, [r4, #20]
 800dcca:	1c43      	adds	r3, r0, #1
 800dccc:	429a      	cmp	r2, r3
 800dcce:	d004      	beq.n	800dcda <__swbuf_r+0x5a>
 800dcd0:	89a3      	ldrh	r3, [r4, #12]
 800dcd2:	07db      	lsls	r3, r3, #31
 800dcd4:	d506      	bpl.n	800dce4 <__swbuf_r+0x64>
 800dcd6:	2e0a      	cmp	r6, #10
 800dcd8:	d104      	bne.n	800dce4 <__swbuf_r+0x64>
 800dcda:	4621      	mov	r1, r4
 800dcdc:	4628      	mov	r0, r5
 800dcde:	f7ff fd15 	bl	800d70c <_fflush_r>
 800dce2:	b938      	cbnz	r0, 800dcf4 <__swbuf_r+0x74>
 800dce4:	4638      	mov	r0, r7
 800dce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dce8:	4621      	mov	r1, r4
 800dcea:	4628      	mov	r0, r5
 800dcec:	f000 f806 	bl	800dcfc <__swsetup_r>
 800dcf0:	2800      	cmp	r0, #0
 800dcf2:	d0d5      	beq.n	800dca0 <__swbuf_r+0x20>
 800dcf4:	f04f 37ff 	mov.w	r7, #4294967295
 800dcf8:	e7f4      	b.n	800dce4 <__swbuf_r+0x64>
	...

0800dcfc <__swsetup_r>:
 800dcfc:	b538      	push	{r3, r4, r5, lr}
 800dcfe:	4b2a      	ldr	r3, [pc, #168]	; (800dda8 <__swsetup_r+0xac>)
 800dd00:	4605      	mov	r5, r0
 800dd02:	6818      	ldr	r0, [r3, #0]
 800dd04:	460c      	mov	r4, r1
 800dd06:	b118      	cbz	r0, 800dd10 <__swsetup_r+0x14>
 800dd08:	6a03      	ldr	r3, [r0, #32]
 800dd0a:	b90b      	cbnz	r3, 800dd10 <__swsetup_r+0x14>
 800dd0c:	f7fc fea0 	bl	800aa50 <__sinit>
 800dd10:	89a3      	ldrh	r3, [r4, #12]
 800dd12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dd16:	0718      	lsls	r0, r3, #28
 800dd18:	d422      	bmi.n	800dd60 <__swsetup_r+0x64>
 800dd1a:	06d9      	lsls	r1, r3, #27
 800dd1c:	d407      	bmi.n	800dd2e <__swsetup_r+0x32>
 800dd1e:	2309      	movs	r3, #9
 800dd20:	602b      	str	r3, [r5, #0]
 800dd22:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dd26:	81a3      	strh	r3, [r4, #12]
 800dd28:	f04f 30ff 	mov.w	r0, #4294967295
 800dd2c:	e034      	b.n	800dd98 <__swsetup_r+0x9c>
 800dd2e:	0758      	lsls	r0, r3, #29
 800dd30:	d512      	bpl.n	800dd58 <__swsetup_r+0x5c>
 800dd32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dd34:	b141      	cbz	r1, 800dd48 <__swsetup_r+0x4c>
 800dd36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd3a:	4299      	cmp	r1, r3
 800dd3c:	d002      	beq.n	800dd44 <__swsetup_r+0x48>
 800dd3e:	4628      	mov	r0, r5
 800dd40:	f7fd fee8 	bl	800bb14 <_free_r>
 800dd44:	2300      	movs	r3, #0
 800dd46:	6363      	str	r3, [r4, #52]	; 0x34
 800dd48:	89a3      	ldrh	r3, [r4, #12]
 800dd4a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dd4e:	81a3      	strh	r3, [r4, #12]
 800dd50:	2300      	movs	r3, #0
 800dd52:	6063      	str	r3, [r4, #4]
 800dd54:	6923      	ldr	r3, [r4, #16]
 800dd56:	6023      	str	r3, [r4, #0]
 800dd58:	89a3      	ldrh	r3, [r4, #12]
 800dd5a:	f043 0308 	orr.w	r3, r3, #8
 800dd5e:	81a3      	strh	r3, [r4, #12]
 800dd60:	6923      	ldr	r3, [r4, #16]
 800dd62:	b94b      	cbnz	r3, 800dd78 <__swsetup_r+0x7c>
 800dd64:	89a3      	ldrh	r3, [r4, #12]
 800dd66:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dd6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd6e:	d003      	beq.n	800dd78 <__swsetup_r+0x7c>
 800dd70:	4621      	mov	r1, r4
 800dd72:	4628      	mov	r0, r5
 800dd74:	f000 f884 	bl	800de80 <__smakebuf_r>
 800dd78:	89a0      	ldrh	r0, [r4, #12]
 800dd7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dd7e:	f010 0301 	ands.w	r3, r0, #1
 800dd82:	d00a      	beq.n	800dd9a <__swsetup_r+0x9e>
 800dd84:	2300      	movs	r3, #0
 800dd86:	60a3      	str	r3, [r4, #8]
 800dd88:	6963      	ldr	r3, [r4, #20]
 800dd8a:	425b      	negs	r3, r3
 800dd8c:	61a3      	str	r3, [r4, #24]
 800dd8e:	6923      	ldr	r3, [r4, #16]
 800dd90:	b943      	cbnz	r3, 800dda4 <__swsetup_r+0xa8>
 800dd92:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd96:	d1c4      	bne.n	800dd22 <__swsetup_r+0x26>
 800dd98:	bd38      	pop	{r3, r4, r5, pc}
 800dd9a:	0781      	lsls	r1, r0, #30
 800dd9c:	bf58      	it	pl
 800dd9e:	6963      	ldrpl	r3, [r4, #20]
 800dda0:	60a3      	str	r3, [r4, #8]
 800dda2:	e7f4      	b.n	800dd8e <__swsetup_r+0x92>
 800dda4:	2000      	movs	r0, #0
 800dda6:	e7f7      	b.n	800dd98 <__swsetup_r+0x9c>
 800dda8:	200001d8 	.word	0x200001d8

0800ddac <_raise_r>:
 800ddac:	291f      	cmp	r1, #31
 800ddae:	b538      	push	{r3, r4, r5, lr}
 800ddb0:	4604      	mov	r4, r0
 800ddb2:	460d      	mov	r5, r1
 800ddb4:	d904      	bls.n	800ddc0 <_raise_r+0x14>
 800ddb6:	2316      	movs	r3, #22
 800ddb8:	6003      	str	r3, [r0, #0]
 800ddba:	f04f 30ff 	mov.w	r0, #4294967295
 800ddbe:	bd38      	pop	{r3, r4, r5, pc}
 800ddc0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ddc2:	b112      	cbz	r2, 800ddca <_raise_r+0x1e>
 800ddc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ddc8:	b94b      	cbnz	r3, 800ddde <_raise_r+0x32>
 800ddca:	4620      	mov	r0, r4
 800ddcc:	f000 f830 	bl	800de30 <_getpid_r>
 800ddd0:	462a      	mov	r2, r5
 800ddd2:	4601      	mov	r1, r0
 800ddd4:	4620      	mov	r0, r4
 800ddd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddda:	f000 b817 	b.w	800de0c <_kill_r>
 800ddde:	2b01      	cmp	r3, #1
 800dde0:	d00a      	beq.n	800ddf8 <_raise_r+0x4c>
 800dde2:	1c59      	adds	r1, r3, #1
 800dde4:	d103      	bne.n	800ddee <_raise_r+0x42>
 800dde6:	2316      	movs	r3, #22
 800dde8:	6003      	str	r3, [r0, #0]
 800ddea:	2001      	movs	r0, #1
 800ddec:	e7e7      	b.n	800ddbe <_raise_r+0x12>
 800ddee:	2400      	movs	r4, #0
 800ddf0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ddf4:	4628      	mov	r0, r5
 800ddf6:	4798      	blx	r3
 800ddf8:	2000      	movs	r0, #0
 800ddfa:	e7e0      	b.n	800ddbe <_raise_r+0x12>

0800ddfc <raise>:
 800ddfc:	4b02      	ldr	r3, [pc, #8]	; (800de08 <raise+0xc>)
 800ddfe:	4601      	mov	r1, r0
 800de00:	6818      	ldr	r0, [r3, #0]
 800de02:	f7ff bfd3 	b.w	800ddac <_raise_r>
 800de06:	bf00      	nop
 800de08:	200001d8 	.word	0x200001d8

0800de0c <_kill_r>:
 800de0c:	b538      	push	{r3, r4, r5, lr}
 800de0e:	4d07      	ldr	r5, [pc, #28]	; (800de2c <_kill_r+0x20>)
 800de10:	2300      	movs	r3, #0
 800de12:	4604      	mov	r4, r0
 800de14:	4608      	mov	r0, r1
 800de16:	4611      	mov	r1, r2
 800de18:	602b      	str	r3, [r5, #0]
 800de1a:	f7f5 fde1 	bl	80039e0 <_kill>
 800de1e:	1c43      	adds	r3, r0, #1
 800de20:	d102      	bne.n	800de28 <_kill_r+0x1c>
 800de22:	682b      	ldr	r3, [r5, #0]
 800de24:	b103      	cbz	r3, 800de28 <_kill_r+0x1c>
 800de26:	6023      	str	r3, [r4, #0]
 800de28:	bd38      	pop	{r3, r4, r5, pc}
 800de2a:	bf00      	nop
 800de2c:	20005a60 	.word	0x20005a60

0800de30 <_getpid_r>:
 800de30:	f7f5 bdce 	b.w	80039d0 <_getpid>

0800de34 <__swhatbuf_r>:
 800de34:	b570      	push	{r4, r5, r6, lr}
 800de36:	460c      	mov	r4, r1
 800de38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de3c:	2900      	cmp	r1, #0
 800de3e:	b096      	sub	sp, #88	; 0x58
 800de40:	4615      	mov	r5, r2
 800de42:	461e      	mov	r6, r3
 800de44:	da0d      	bge.n	800de62 <__swhatbuf_r+0x2e>
 800de46:	89a3      	ldrh	r3, [r4, #12]
 800de48:	f013 0f80 	tst.w	r3, #128	; 0x80
 800de4c:	f04f 0100 	mov.w	r1, #0
 800de50:	bf0c      	ite	eq
 800de52:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800de56:	2340      	movne	r3, #64	; 0x40
 800de58:	2000      	movs	r0, #0
 800de5a:	6031      	str	r1, [r6, #0]
 800de5c:	602b      	str	r3, [r5, #0]
 800de5e:	b016      	add	sp, #88	; 0x58
 800de60:	bd70      	pop	{r4, r5, r6, pc}
 800de62:	466a      	mov	r2, sp
 800de64:	f000 f848 	bl	800def8 <_fstat_r>
 800de68:	2800      	cmp	r0, #0
 800de6a:	dbec      	blt.n	800de46 <__swhatbuf_r+0x12>
 800de6c:	9901      	ldr	r1, [sp, #4]
 800de6e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800de72:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800de76:	4259      	negs	r1, r3
 800de78:	4159      	adcs	r1, r3
 800de7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800de7e:	e7eb      	b.n	800de58 <__swhatbuf_r+0x24>

0800de80 <__smakebuf_r>:
 800de80:	898b      	ldrh	r3, [r1, #12]
 800de82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800de84:	079d      	lsls	r5, r3, #30
 800de86:	4606      	mov	r6, r0
 800de88:	460c      	mov	r4, r1
 800de8a:	d507      	bpl.n	800de9c <__smakebuf_r+0x1c>
 800de8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800de90:	6023      	str	r3, [r4, #0]
 800de92:	6123      	str	r3, [r4, #16]
 800de94:	2301      	movs	r3, #1
 800de96:	6163      	str	r3, [r4, #20]
 800de98:	b002      	add	sp, #8
 800de9a:	bd70      	pop	{r4, r5, r6, pc}
 800de9c:	ab01      	add	r3, sp, #4
 800de9e:	466a      	mov	r2, sp
 800dea0:	f7ff ffc8 	bl	800de34 <__swhatbuf_r>
 800dea4:	9900      	ldr	r1, [sp, #0]
 800dea6:	4605      	mov	r5, r0
 800dea8:	4630      	mov	r0, r6
 800deaa:	f7fa ffff 	bl	8008eac <_malloc_r>
 800deae:	b948      	cbnz	r0, 800dec4 <__smakebuf_r+0x44>
 800deb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800deb4:	059a      	lsls	r2, r3, #22
 800deb6:	d4ef      	bmi.n	800de98 <__smakebuf_r+0x18>
 800deb8:	f023 0303 	bic.w	r3, r3, #3
 800debc:	f043 0302 	orr.w	r3, r3, #2
 800dec0:	81a3      	strh	r3, [r4, #12]
 800dec2:	e7e3      	b.n	800de8c <__smakebuf_r+0xc>
 800dec4:	89a3      	ldrh	r3, [r4, #12]
 800dec6:	6020      	str	r0, [r4, #0]
 800dec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800decc:	81a3      	strh	r3, [r4, #12]
 800dece:	9b00      	ldr	r3, [sp, #0]
 800ded0:	6163      	str	r3, [r4, #20]
 800ded2:	9b01      	ldr	r3, [sp, #4]
 800ded4:	6120      	str	r0, [r4, #16]
 800ded6:	b15b      	cbz	r3, 800def0 <__smakebuf_r+0x70>
 800ded8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dedc:	4630      	mov	r0, r6
 800dede:	f000 f81d 	bl	800df1c <_isatty_r>
 800dee2:	b128      	cbz	r0, 800def0 <__smakebuf_r+0x70>
 800dee4:	89a3      	ldrh	r3, [r4, #12]
 800dee6:	f023 0303 	bic.w	r3, r3, #3
 800deea:	f043 0301 	orr.w	r3, r3, #1
 800deee:	81a3      	strh	r3, [r4, #12]
 800def0:	89a3      	ldrh	r3, [r4, #12]
 800def2:	431d      	orrs	r5, r3
 800def4:	81a5      	strh	r5, [r4, #12]
 800def6:	e7cf      	b.n	800de98 <__smakebuf_r+0x18>

0800def8 <_fstat_r>:
 800def8:	b538      	push	{r3, r4, r5, lr}
 800defa:	4d07      	ldr	r5, [pc, #28]	; (800df18 <_fstat_r+0x20>)
 800defc:	2300      	movs	r3, #0
 800defe:	4604      	mov	r4, r0
 800df00:	4608      	mov	r0, r1
 800df02:	4611      	mov	r1, r2
 800df04:	602b      	str	r3, [r5, #0]
 800df06:	f7f5 fdca 	bl	8003a9e <_fstat>
 800df0a:	1c43      	adds	r3, r0, #1
 800df0c:	d102      	bne.n	800df14 <_fstat_r+0x1c>
 800df0e:	682b      	ldr	r3, [r5, #0]
 800df10:	b103      	cbz	r3, 800df14 <_fstat_r+0x1c>
 800df12:	6023      	str	r3, [r4, #0]
 800df14:	bd38      	pop	{r3, r4, r5, pc}
 800df16:	bf00      	nop
 800df18:	20005a60 	.word	0x20005a60

0800df1c <_isatty_r>:
 800df1c:	b538      	push	{r3, r4, r5, lr}
 800df1e:	4d06      	ldr	r5, [pc, #24]	; (800df38 <_isatty_r+0x1c>)
 800df20:	2300      	movs	r3, #0
 800df22:	4604      	mov	r4, r0
 800df24:	4608      	mov	r0, r1
 800df26:	602b      	str	r3, [r5, #0]
 800df28:	f7f5 fdc9 	bl	8003abe <_isatty>
 800df2c:	1c43      	adds	r3, r0, #1
 800df2e:	d102      	bne.n	800df36 <_isatty_r+0x1a>
 800df30:	682b      	ldr	r3, [r5, #0]
 800df32:	b103      	cbz	r3, 800df36 <_isatty_r+0x1a>
 800df34:	6023      	str	r3, [r4, #0]
 800df36:	bd38      	pop	{r3, r4, r5, pc}
 800df38:	20005a60 	.word	0x20005a60

0800df3c <_init>:
 800df3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df3e:	bf00      	nop
 800df40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df42:	bc08      	pop	{r3}
 800df44:	469e      	mov	lr, r3
 800df46:	4770      	bx	lr

0800df48 <_fini>:
 800df48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df4a:	bf00      	nop
 800df4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df4e:	bc08      	pop	{r3}
 800df50:	469e      	mov	lr, r3
 800df52:	4770      	bx	lr
