### Pin Assignment & Constraints

1. [**I/O Pins: Voltages, Currents, and Standards**](https://forums.xilinx.com/t5/PLD-Blog-Archived/I-O-Pins-Voltages-Currents-and-Standards/ba-p/144652)
2. [UG625: Constraints Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/cgd.pdf)
3. [PACKAGE_PIN or LOC?](https://forums.xilinx.com/t5/Vivado-TCL-Community/PACKAGE-PIN-or-LOC/td-p/325765)
4. [TTL And LVTTL Voltage Levels?](https://documentation.euresys.com/Products/Coaxlink/Coaxlink_10_4/Content/03_Using_Coaxlink/application-notes/connecting-ttl-to-isolated-ports/TTL_and_LVTTL_levels.htm?TocPath=Using%20Coaxlink%7CApplication%20Notes%7CConnecting%20TTL%20Devices%20to%20Isolated%20I%2FO%20Ports%7C_____1)



### Xilinx Vivado DDR3 User Guide

1. [latest doc for MIS (DDR3/DDR2) usage](https://www.xilinx.com/support/documentation/ip_documentation/mig_7series/v4_2/ug586_7Series_MIS.pdf)

