#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 18 02:42:10 2020
# Process ID: 8932
# Current directory: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.runs/synth_1
# Command line: vivado.exe -log sinus_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sinus_gen.tcl
# Log file: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.runs/synth_1/sinus_gen.vds
# Journal file: C:/Users/Renan/Documents/GitHub/Simulador_FPGA_UERJ/Circuito_resistivo_read_mem/Circuito_resistivo_read_mem.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sinus_gen.tcl -notrace
