INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/hexcount/hexcount.srcs/sim_1/new/clk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_tb
