
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f8c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  0800511c  0800511c  0001511c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005274  08005274  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005274  08005274  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005274  08005274  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005274  08005274  00015274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005278  08005278  00015278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800527c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  20000070  080052ec  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000174  080052ec  00020174  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d096  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e48  00000000  00000000  0002d136  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ad8  00000000  00000000  0002ef80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009d0  00000000  00000000  0002fa58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002687f  00000000  00000000  00030428  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009830  00000000  00000000  00056ca7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ecda5  00000000  00000000  000604d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014d27c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000301c  00000000  00000000  0014d2f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005104 	.word	0x08005104

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005104 	.word	0x08005104

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ab6:	2003      	movs	r0, #3
 8000ab8:	f000 f940 	bl	8000d3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000abc:	2000      	movs	r0, #0
 8000abe:	f000 f80d 	bl	8000adc <HAL_InitTick>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d002      	beq.n	8000ace <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	71fb      	strb	r3, [r7, #7]
 8000acc:	e001      	b.n	8000ad2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ace:	f003 fd5d 	bl	800458c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}

08000adc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ae8:	4b17      	ldr	r3, [pc, #92]	; (8000b48 <HAL_InitTick+0x6c>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d023      	beq.n	8000b38 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000af0:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <HAL_InitTick+0x70>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b14      	ldr	r3, [pc, #80]	; (8000b48 <HAL_InitTick+0x6c>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4619      	mov	r1, r3
 8000afa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000afe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b06:	4618      	mov	r0, r3
 8000b08:	f000 f93f 	bl	8000d8a <HAL_SYSTICK_Config>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d10f      	bne.n	8000b32 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2b0f      	cmp	r3, #15
 8000b16:	d809      	bhi.n	8000b2c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	6879      	ldr	r1, [r7, #4]
 8000b1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b20:	f000 f917 	bl	8000d52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b24:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <HAL_InitTick+0x74>)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6013      	str	r3, [r2, #0]
 8000b2a:	e007      	b.n	8000b3c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	73fb      	strb	r3, [r7, #15]
 8000b30:	e004      	b.n	8000b3c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	73fb      	strb	r3, [r7, #15]
 8000b36:	e001      	b.n	8000b3c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3710      	adds	r7, #16
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000004 	.word	0x20000004
 8000b4c:	20000008 	.word	0x20000008
 8000b50:	20000000 	.word	0x20000000

08000b54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <HAL_IncTick+0x20>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <HAL_IncTick+0x24>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4413      	add	r3, r2
 8000b64:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <HAL_IncTick+0x24>)
 8000b66:	6013      	str	r3, [r2, #0]
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20000004 	.word	0x20000004
 8000b78:	20000098 	.word	0x20000098

08000b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <HAL_GetTick+0x14>)
 8000b82:	681b      	ldr	r3, [r3, #0]
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	20000098 	.word	0x20000098

08000b94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b9c:	f7ff ffee 	bl	8000b7c <HAL_GetTick>
 8000ba0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000bac:	d005      	beq.n	8000bba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000bae:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <HAL_Delay+0x40>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bba:	bf00      	nop
 8000bbc:	f7ff ffde 	bl	8000b7c <HAL_GetTick>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	1ad3      	subs	r3, r2, r3
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d8f7      	bhi.n	8000bbc <HAL_Delay+0x28>
  {
  }
}
 8000bcc:	bf00      	nop
 8000bce:	3710      	adds	r7, #16
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000004 	.word	0x20000004

08000bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f003 0307 	and.w	r3, r3, #7
 8000be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be8:	4b0c      	ldr	r3, [pc, #48]	; (8000c1c <__NVIC_SetPriorityGrouping+0x44>)
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bee:	68ba      	ldr	r2, [r7, #8]
 8000bf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c0a:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <__NVIC_SetPriorityGrouping+0x44>)
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	60d3      	str	r3, [r2, #12]
}
 8000c10:	bf00      	nop
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c24:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <__NVIC_GetPriorityGrouping+0x18>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	0a1b      	lsrs	r3, r3, #8
 8000c2a:	f003 0307 	and.w	r3, r3, #7
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	6039      	str	r1, [r7, #0]
 8000c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	db0a      	blt.n	8000c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	b2da      	uxtb	r2, r3
 8000c54:	490c      	ldr	r1, [pc, #48]	; (8000c88 <__NVIC_SetPriority+0x4c>)
 8000c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5a:	0112      	lsls	r2, r2, #4
 8000c5c:	b2d2      	uxtb	r2, r2
 8000c5e:	440b      	add	r3, r1
 8000c60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c64:	e00a      	b.n	8000c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	b2da      	uxtb	r2, r3
 8000c6a:	4908      	ldr	r1, [pc, #32]	; (8000c8c <__NVIC_SetPriority+0x50>)
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	f003 030f 	and.w	r3, r3, #15
 8000c72:	3b04      	subs	r3, #4
 8000c74:	0112      	lsls	r2, r2, #4
 8000c76:	b2d2      	uxtb	r2, r2
 8000c78:	440b      	add	r3, r1
 8000c7a:	761a      	strb	r2, [r3, #24]
}
 8000c7c:	bf00      	nop
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000e100 	.word	0xe000e100
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b089      	sub	sp, #36	; 0x24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	f003 0307 	and.w	r3, r3, #7
 8000ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca4:	69fb      	ldr	r3, [r7, #28]
 8000ca6:	f1c3 0307 	rsb	r3, r3, #7
 8000caa:	2b04      	cmp	r3, #4
 8000cac:	bf28      	it	cs
 8000cae:	2304      	movcs	r3, #4
 8000cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	3304      	adds	r3, #4
 8000cb6:	2b06      	cmp	r3, #6
 8000cb8:	d902      	bls.n	8000cc0 <NVIC_EncodePriority+0x30>
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	3b03      	subs	r3, #3
 8000cbe:	e000      	b.n	8000cc2 <NVIC_EncodePriority+0x32>
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43da      	mvns	r2, r3
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	401a      	ands	r2, r3
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce2:	43d9      	mvns	r1, r3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce8:	4313      	orrs	r3, r2
         );
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3724      	adds	r7, #36	; 0x24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
	...

08000cf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d08:	d301      	bcc.n	8000d0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e00f      	b.n	8000d2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	; (8000d38 <SysTick_Config+0x40>)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d16:	210f      	movs	r1, #15
 8000d18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d1c:	f7ff ff8e 	bl	8000c3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d20:	4b05      	ldr	r3, [pc, #20]	; (8000d38 <SysTick_Config+0x40>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d26:	4b04      	ldr	r3, [pc, #16]	; (8000d38 <SysTick_Config+0x40>)
 8000d28:	2207      	movs	r2, #7
 8000d2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	e000e010 	.word	0xe000e010

08000d3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff ff47 	bl	8000bd8 <__NVIC_SetPriorityGrouping>
}
 8000d4a:	bf00      	nop
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b086      	sub	sp, #24
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	4603      	mov	r3, r0
 8000d5a:	60b9      	str	r1, [r7, #8]
 8000d5c:	607a      	str	r2, [r7, #4]
 8000d5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d60:	2300      	movs	r3, #0
 8000d62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d64:	f7ff ff5c 	bl	8000c20 <__NVIC_GetPriorityGrouping>
 8000d68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	68b9      	ldr	r1, [r7, #8]
 8000d6e:	6978      	ldr	r0, [r7, #20]
 8000d70:	f7ff ff8e 	bl	8000c90 <NVIC_EncodePriority>
 8000d74:	4602      	mov	r2, r0
 8000d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d7a:	4611      	mov	r1, r2
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff ff5d 	bl	8000c3c <__NVIC_SetPriority>
}
 8000d82:	bf00      	nop
 8000d84:	3718      	adds	r7, #24
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ffb0 	bl	8000cf8 <SysTick_Config>
 8000d98:	4603      	mov	r3, r0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b087      	sub	sp, #28
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dae:	2300      	movs	r3, #0
 8000db0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000db2:	e17f      	b.n	80010b4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	2101      	movs	r1, #1
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f000 8171 	beq.w	80010ae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d00b      	beq.n	8000dec <HAL_GPIO_Init+0x48>
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d007      	beq.n	8000dec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000de0:	2b11      	cmp	r3, #17
 8000de2:	d003      	beq.n	8000dec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	2b12      	cmp	r3, #18
 8000dea:	d130      	bne.n	8000e4e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	2203      	movs	r2, #3
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4013      	ands	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	68da      	ldr	r2, [r3, #12]
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	693a      	ldr	r2, [r7, #16]
 8000e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e22:	2201      	movs	r2, #1
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	693a      	ldr	r2, [r7, #16]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	091b      	lsrs	r3, r3, #4
 8000e38:	f003 0201 	and.w	r2, r3, #1
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f003 0303 	and.w	r3, r3, #3
 8000e56:	2b03      	cmp	r3, #3
 8000e58:	d118      	bne.n	8000e8c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e60:	2201      	movs	r2, #1
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	693a      	ldr	r2, [r7, #16]
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	08db      	lsrs	r3, r3, #3
 8000e76:	f003 0201 	and.w	r2, r3, #1
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	2203      	movs	r2, #3
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	689a      	ldr	r2, [r3, #8]
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d003      	beq.n	8000ecc <HAL_GPIO_Init+0x128>
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	2b12      	cmp	r3, #18
 8000eca:	d123      	bne.n	8000f14 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	08da      	lsrs	r2, r3, #3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	3208      	adds	r2, #8
 8000ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	f003 0307 	and.w	r3, r3, #7
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	220f      	movs	r2, #15
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	4013      	ands	r3, r2
 8000eee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	691a      	ldr	r2, [r3, #16]
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	08da      	lsrs	r2, r3, #3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3208      	adds	r2, #8
 8000f0e:	6939      	ldr	r1, [r7, #16]
 8000f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	2203      	movs	r2, #3
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 0203 	and.w	r2, r3, #3
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	f000 80ac 	beq.w	80010ae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f56:	4b5e      	ldr	r3, [pc, #376]	; (80010d0 <HAL_GPIO_Init+0x32c>)
 8000f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f5a:	4a5d      	ldr	r2, [pc, #372]	; (80010d0 <HAL_GPIO_Init+0x32c>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6613      	str	r3, [r2, #96]	; 0x60
 8000f62:	4b5b      	ldr	r3, [pc, #364]	; (80010d0 <HAL_GPIO_Init+0x32c>)
 8000f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f6e:	4a59      	ldr	r2, [pc, #356]	; (80010d4 <HAL_GPIO_Init+0x330>)
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	089b      	lsrs	r3, r3, #2
 8000f74:	3302      	adds	r3, #2
 8000f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	f003 0303 	and.w	r3, r3, #3
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	220f      	movs	r2, #15
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	43db      	mvns	r3, r3
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f98:	d025      	beq.n	8000fe6 <HAL_GPIO_Init+0x242>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a4e      	ldr	r2, [pc, #312]	; (80010d8 <HAL_GPIO_Init+0x334>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d01f      	beq.n	8000fe2 <HAL_GPIO_Init+0x23e>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a4d      	ldr	r2, [pc, #308]	; (80010dc <HAL_GPIO_Init+0x338>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d019      	beq.n	8000fde <HAL_GPIO_Init+0x23a>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a4c      	ldr	r2, [pc, #304]	; (80010e0 <HAL_GPIO_Init+0x33c>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d013      	beq.n	8000fda <HAL_GPIO_Init+0x236>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a4b      	ldr	r2, [pc, #300]	; (80010e4 <HAL_GPIO_Init+0x340>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d00d      	beq.n	8000fd6 <HAL_GPIO_Init+0x232>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a4a      	ldr	r2, [pc, #296]	; (80010e8 <HAL_GPIO_Init+0x344>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d007      	beq.n	8000fd2 <HAL_GPIO_Init+0x22e>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a49      	ldr	r2, [pc, #292]	; (80010ec <HAL_GPIO_Init+0x348>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d101      	bne.n	8000fce <HAL_GPIO_Init+0x22a>
 8000fca:	2306      	movs	r3, #6
 8000fcc:	e00c      	b.n	8000fe8 <HAL_GPIO_Init+0x244>
 8000fce:	2307      	movs	r3, #7
 8000fd0:	e00a      	b.n	8000fe8 <HAL_GPIO_Init+0x244>
 8000fd2:	2305      	movs	r3, #5
 8000fd4:	e008      	b.n	8000fe8 <HAL_GPIO_Init+0x244>
 8000fd6:	2304      	movs	r3, #4
 8000fd8:	e006      	b.n	8000fe8 <HAL_GPIO_Init+0x244>
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e004      	b.n	8000fe8 <HAL_GPIO_Init+0x244>
 8000fde:	2302      	movs	r3, #2
 8000fe0:	e002      	b.n	8000fe8 <HAL_GPIO_Init+0x244>
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e000      	b.n	8000fe8 <HAL_GPIO_Init+0x244>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	697a      	ldr	r2, [r7, #20]
 8000fea:	f002 0203 	and.w	r2, r2, #3
 8000fee:	0092      	lsls	r2, r2, #2
 8000ff0:	4093      	lsls	r3, r2
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ff8:	4936      	ldr	r1, [pc, #216]	; (80010d4 <HAL_GPIO_Init+0x330>)
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	089b      	lsrs	r3, r3, #2
 8000ffe:	3302      	adds	r3, #2
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001006:	4b3a      	ldr	r3, [pc, #232]	; (80010f0 <HAL_GPIO_Init+0x34c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	43db      	mvns	r3, r3
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800102a:	4a31      	ldr	r2, [pc, #196]	; (80010f0 <HAL_GPIO_Init+0x34c>)
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001030:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <HAL_GPIO_Init+0x34c>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	43db      	mvns	r3, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001054:	4a26      	ldr	r2, [pc, #152]	; (80010f0 <HAL_GPIO_Init+0x34c>)
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800105a:	4b25      	ldr	r3, [pc, #148]	; (80010f0 <HAL_GPIO_Init+0x34c>)
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	43db      	mvns	r3, r3
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800107e:	4a1c      	ldr	r2, [pc, #112]	; (80010f0 <HAL_GPIO_Init+0x34c>)
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001084:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <HAL_GPIO_Init+0x34c>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	43db      	mvns	r3, r3
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d003      	beq.n	80010a8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010a8:	4a11      	ldr	r2, [pc, #68]	; (80010f0 <HAL_GPIO_Init+0x34c>)
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	3301      	adds	r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	fa22 f303 	lsr.w	r3, r2, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	f47f ae78 	bne.w	8000db4 <HAL_GPIO_Init+0x10>
  }
}
 80010c4:	bf00      	nop
 80010c6:	371c      	adds	r7, #28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	40021000 	.word	0x40021000
 80010d4:	40010000 	.word	0x40010000
 80010d8:	48000400 	.word	0x48000400
 80010dc:	48000800 	.word	0x48000800
 80010e0:	48000c00 	.word	0x48000c00
 80010e4:	48001000 	.word	0x48001000
 80010e8:	48001400 	.word	0x48001400
 80010ec:	48001800 	.word	0x48001800
 80010f0:	40010400 	.word	0x40010400

080010f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d101      	bne.n	8001106 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e081      	b.n	800120a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d106      	bne.n	8001120 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f003 fa5a 	bl	80045d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2224      	movs	r2, #36	; 0x24
 8001124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f022 0201 	bic.w	r2, r2, #1
 8001136:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685a      	ldr	r2, [r3, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001144:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001154:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	68db      	ldr	r3, [r3, #12]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d107      	bne.n	800116e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	689a      	ldr	r2, [r3, #8]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	e006      	b.n	800117c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689a      	ldr	r2, [r3, #8]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800117a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	2b02      	cmp	r3, #2
 8001182:	d104      	bne.n	800118e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800118c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800119c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	68da      	ldr	r2, [r3, #12]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	691a      	ldr	r2, [r3, #16]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	ea42 0103 	orr.w	r1, r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	021a      	lsls	r2, r3, #8
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	430a      	orrs	r2, r1
 80011ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	69d9      	ldr	r1, [r3, #28]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a1a      	ldr	r2, [r3, #32]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	430a      	orrs	r2, r1
 80011da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f042 0201 	orr.w	r2, r2, #1
 80011ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2200      	movs	r2, #0
 80011f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2220      	movs	r2, #32
 80011f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2200      	movs	r2, #0
 80011fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af02      	add	r7, sp, #8
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	4608      	mov	r0, r1
 800121e:	4611      	mov	r1, r2
 8001220:	461a      	mov	r2, r3
 8001222:	4603      	mov	r3, r0
 8001224:	817b      	strh	r3, [r7, #10]
 8001226:	460b      	mov	r3, r1
 8001228:	813b      	strh	r3, [r7, #8]
 800122a:	4613      	mov	r3, r2
 800122c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b20      	cmp	r3, #32
 8001238:	f040 80f9 	bne.w	800142e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800123c:	6a3b      	ldr	r3, [r7, #32]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d002      	beq.n	8001248 <HAL_I2C_Mem_Write+0x34>
 8001242:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001244:	2b00      	cmp	r3, #0
 8001246:	d105      	bne.n	8001254 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800124e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e0ed      	b.n	8001430 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800125a:	2b01      	cmp	r3, #1
 800125c:	d101      	bne.n	8001262 <HAL_I2C_Mem_Write+0x4e>
 800125e:	2302      	movs	r3, #2
 8001260:	e0e6      	b.n	8001430 <HAL_I2C_Mem_Write+0x21c>
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2201      	movs	r2, #1
 8001266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800126a:	f7ff fc87 	bl	8000b7c <HAL_GetTick>
 800126e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2319      	movs	r3, #25
 8001276:	2201      	movs	r2, #1
 8001278:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800127c:	68f8      	ldr	r0, [r7, #12]
 800127e:	f000 fac3 	bl	8001808 <I2C_WaitOnFlagUntilTimeout>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e0d1      	b.n	8001430 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2221      	movs	r2, #33	; 0x21
 8001290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	2240      	movs	r2, #64	; 0x40
 8001298:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	2200      	movs	r2, #0
 80012a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	6a3a      	ldr	r2, [r7, #32]
 80012a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80012ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	2200      	movs	r2, #0
 80012b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80012b4:	88f8      	ldrh	r0, [r7, #6]
 80012b6:	893a      	ldrh	r2, [r7, #8]
 80012b8:	8979      	ldrh	r1, [r7, #10]
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	9301      	str	r3, [sp, #4]
 80012be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	4603      	mov	r3, r0
 80012c4:	68f8      	ldr	r0, [r7, #12]
 80012c6:	f000 f9d3 	bl	8001670 <I2C_RequestMemoryWrite>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d005      	beq.n	80012dc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e0a9      	b.n	8001430 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	2bff      	cmp	r3, #255	; 0xff
 80012e4:	d90e      	bls.n	8001304 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	22ff      	movs	r2, #255	; 0xff
 80012ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	8979      	ldrh	r1, [r7, #10]
 80012f4:	2300      	movs	r3, #0
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012fc:	68f8      	ldr	r0, [r7, #12]
 80012fe:	f000 fba5 	bl	8001a4c <I2C_TransferConfig>
 8001302:	e00f      	b.n	8001324 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001308:	b29a      	uxth	r2, r3
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001312:	b2da      	uxtb	r2, r3
 8001314:	8979      	ldrh	r1, [r7, #10]
 8001316:	2300      	movs	r3, #0
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f000 fb94 	bl	8001a4c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001324:	697a      	ldr	r2, [r7, #20]
 8001326:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f000 faad 	bl	8001888 <I2C_WaitOnTXISFlagUntilTimeout>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e07b      	b.n	8001430 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133c:	781a      	ldrb	r2, [r3, #0]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001348:	1c5a      	adds	r2, r3, #1
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001352:	b29b      	uxth	r3, r3
 8001354:	3b01      	subs	r3, #1
 8001356:	b29a      	uxth	r2, r3
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001360:	3b01      	subs	r3, #1
 8001362:	b29a      	uxth	r2, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800136c:	b29b      	uxth	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d034      	beq.n	80013dc <HAL_I2C_Mem_Write+0x1c8>
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001376:	2b00      	cmp	r3, #0
 8001378:	d130      	bne.n	80013dc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001380:	2200      	movs	r2, #0
 8001382:	2180      	movs	r1, #128	; 0x80
 8001384:	68f8      	ldr	r0, [r7, #12]
 8001386:	f000 fa3f 	bl	8001808 <I2C_WaitOnFlagUntilTimeout>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e04d      	b.n	8001430 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001398:	b29b      	uxth	r3, r3
 800139a:	2bff      	cmp	r3, #255	; 0xff
 800139c:	d90e      	bls.n	80013bc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	22ff      	movs	r2, #255	; 0xff
 80013a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	8979      	ldrh	r1, [r7, #10]
 80013ac:	2300      	movs	r3, #0
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f000 fb49 	bl	8001a4c <I2C_TransferConfig>
 80013ba:	e00f      	b.n	80013dc <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	8979      	ldrh	r1, [r7, #10]
 80013ce:	2300      	movs	r3, #0
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f000 fb38 	bl	8001a4c <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d19e      	bne.n	8001324 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f000 fa8c 	bl	8001908 <I2C_WaitOnSTOPFlagUntilTimeout>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e01a      	b.n	8001430 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2220      	movs	r2, #32
 8001400:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6859      	ldr	r1, [r3, #4]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <HAL_I2C_Mem_Write+0x224>)
 800140e:	400b      	ands	r3, r1
 8001410:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2220      	movs	r2, #32
 8001416:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2200      	movs	r2, #0
 800141e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2200      	movs	r2, #0
 8001426:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800142a:	2300      	movs	r3, #0
 800142c:	e000      	b.n	8001430 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800142e:	2302      	movs	r3, #2
  }
}
 8001430:	4618      	mov	r0, r3
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	fe00e800 	.word	0xfe00e800

0800143c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af02      	add	r7, sp, #8
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	4608      	mov	r0, r1
 8001446:	4611      	mov	r1, r2
 8001448:	461a      	mov	r2, r3
 800144a:	4603      	mov	r3, r0
 800144c:	817b      	strh	r3, [r7, #10]
 800144e:	460b      	mov	r3, r1
 8001450:	813b      	strh	r3, [r7, #8]
 8001452:	4613      	mov	r3, r2
 8001454:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2b20      	cmp	r3, #32
 8001460:	f040 80fd 	bne.w	800165e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001464:	6a3b      	ldr	r3, [r7, #32]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d002      	beq.n	8001470 <HAL_I2C_Mem_Read+0x34>
 800146a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800146c:	2b00      	cmp	r3, #0
 800146e:	d105      	bne.n	800147c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001476:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e0f1      	b.n	8001660 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001482:	2b01      	cmp	r3, #1
 8001484:	d101      	bne.n	800148a <HAL_I2C_Mem_Read+0x4e>
 8001486:	2302      	movs	r3, #2
 8001488:	e0ea      	b.n	8001660 <HAL_I2C_Mem_Read+0x224>
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2201      	movs	r2, #1
 800148e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001492:	f7ff fb73 	bl	8000b7c <HAL_GetTick>
 8001496:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2319      	movs	r3, #25
 800149e:	2201      	movs	r2, #1
 80014a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f000 f9af 	bl	8001808 <I2C_WaitOnFlagUntilTimeout>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e0d5      	b.n	8001660 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2222      	movs	r2, #34	; 0x22
 80014b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2240      	movs	r2, #64	; 0x40
 80014c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2200      	movs	r2, #0
 80014c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6a3a      	ldr	r2, [r7, #32]
 80014ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80014d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	2200      	movs	r2, #0
 80014da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80014dc:	88f8      	ldrh	r0, [r7, #6]
 80014de:	893a      	ldrh	r2, [r7, #8]
 80014e0:	8979      	ldrh	r1, [r7, #10]
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	9301      	str	r3, [sp, #4]
 80014e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014e8:	9300      	str	r3, [sp, #0]
 80014ea:	4603      	mov	r3, r0
 80014ec:	68f8      	ldr	r0, [r7, #12]
 80014ee:	f000 f913 	bl	8001718 <I2C_RequestMemoryRead>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d005      	beq.n	8001504 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e0ad      	b.n	8001660 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001508:	b29b      	uxth	r3, r3
 800150a:	2bff      	cmp	r3, #255	; 0xff
 800150c:	d90e      	bls.n	800152c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	22ff      	movs	r2, #255	; 0xff
 8001512:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001518:	b2da      	uxtb	r2, r3
 800151a:	8979      	ldrh	r1, [r7, #10]
 800151c:	4b52      	ldr	r3, [pc, #328]	; (8001668 <HAL_I2C_Mem_Read+0x22c>)
 800151e:	9300      	str	r3, [sp, #0]
 8001520:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001524:	68f8      	ldr	r0, [r7, #12]
 8001526:	f000 fa91 	bl	8001a4c <I2C_TransferConfig>
 800152a:	e00f      	b.n	800154c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001530:	b29a      	uxth	r2, r3
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800153a:	b2da      	uxtb	r2, r3
 800153c:	8979      	ldrh	r1, [r7, #10]
 800153e:	4b4a      	ldr	r3, [pc, #296]	; (8001668 <HAL_I2C_Mem_Read+0x22c>)
 8001540:	9300      	str	r3, [sp, #0]
 8001542:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f000 fa80 	bl	8001a4c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001552:	2200      	movs	r2, #0
 8001554:	2104      	movs	r1, #4
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	f000 f956 	bl	8001808 <I2C_WaitOnFlagUntilTimeout>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e07c      	b.n	8001660 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001570:	b2d2      	uxtb	r2, r2
 8001572:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001578:	1c5a      	adds	r2, r3, #1
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001582:	3b01      	subs	r3, #1
 8001584:	b29a      	uxth	r2, r3
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800158e:	b29b      	uxth	r3, r3
 8001590:	3b01      	subs	r3, #1
 8001592:	b29a      	uxth	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800159c:	b29b      	uxth	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d034      	beq.n	800160c <HAL_I2C_Mem_Read+0x1d0>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d130      	bne.n	800160c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b0:	2200      	movs	r2, #0
 80015b2:	2180      	movs	r1, #128	; 0x80
 80015b4:	68f8      	ldr	r0, [r7, #12]
 80015b6:	f000 f927 	bl	8001808 <I2C_WaitOnFlagUntilTimeout>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e04d      	b.n	8001660 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	2bff      	cmp	r3, #255	; 0xff
 80015cc:	d90e      	bls.n	80015ec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	22ff      	movs	r2, #255	; 0xff
 80015d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	8979      	ldrh	r1, [r7, #10]
 80015dc:	2300      	movs	r3, #0
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015e4:	68f8      	ldr	r0, [r7, #12]
 80015e6:	f000 fa31 	bl	8001a4c <I2C_TransferConfig>
 80015ea:	e00f      	b.n	800160c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	8979      	ldrh	r1, [r7, #10]
 80015fe:	2300      	movs	r3, #0
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001606:	68f8      	ldr	r0, [r7, #12]
 8001608:	f000 fa20 	bl	8001a4c <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001610:	b29b      	uxth	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d19a      	bne.n	800154c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800161a:	68f8      	ldr	r0, [r7, #12]
 800161c:	f000 f974 	bl	8001908 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e01a      	b.n	8001660 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2220      	movs	r2, #32
 8001630:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	6859      	ldr	r1, [r3, #4]
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b0b      	ldr	r3, [pc, #44]	; (800166c <HAL_I2C_Mem_Read+0x230>)
 800163e:	400b      	ands	r3, r1
 8001640:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2220      	movs	r2, #32
 8001646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2200      	movs	r2, #0
 800164e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	2200      	movs	r2, #0
 8001656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800165a:	2300      	movs	r3, #0
 800165c:	e000      	b.n	8001660 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800165e:	2302      	movs	r3, #2
  }
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	80002400 	.word	0x80002400
 800166c:	fe00e800 	.word	0xfe00e800

08001670 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af02      	add	r7, sp, #8
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	4608      	mov	r0, r1
 800167a:	4611      	mov	r1, r2
 800167c:	461a      	mov	r2, r3
 800167e:	4603      	mov	r3, r0
 8001680:	817b      	strh	r3, [r7, #10]
 8001682:	460b      	mov	r3, r1
 8001684:	813b      	strh	r3, [r7, #8]
 8001686:	4613      	mov	r3, r2
 8001688:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800168a:	88fb      	ldrh	r3, [r7, #6]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	8979      	ldrh	r1, [r7, #10]
 8001690:	4b20      	ldr	r3, [pc, #128]	; (8001714 <I2C_RequestMemoryWrite+0xa4>)
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f000 f9d7 	bl	8001a4c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800169e:	69fa      	ldr	r2, [r7, #28]
 80016a0:	69b9      	ldr	r1, [r7, #24]
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f000 f8f0 	bl	8001888 <I2C_WaitOnTXISFlagUntilTimeout>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e02c      	b.n	800170c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d105      	bne.n	80016c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016b8:	893b      	ldrh	r3, [r7, #8]
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	629a      	str	r2, [r3, #40]	; 0x28
 80016c2:	e015      	b.n	80016f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80016c4:	893b      	ldrh	r3, [r7, #8]
 80016c6:	0a1b      	lsrs	r3, r3, #8
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016d2:	69fa      	ldr	r2, [r7, #28]
 80016d4:	69b9      	ldr	r1, [r7, #24]
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f000 f8d6 	bl	8001888 <I2C_WaitOnTXISFlagUntilTimeout>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e012      	b.n	800170c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016e6:	893b      	ldrh	r3, [r7, #8]
 80016e8:	b2da      	uxtb	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	2200      	movs	r2, #0
 80016f8:	2180      	movs	r1, #128	; 0x80
 80016fa:	68f8      	ldr	r0, [r7, #12]
 80016fc:	f000 f884 	bl	8001808 <I2C_WaitOnFlagUntilTimeout>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	80002000 	.word	0x80002000

08001718 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af02      	add	r7, sp, #8
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	4608      	mov	r0, r1
 8001722:	4611      	mov	r1, r2
 8001724:	461a      	mov	r2, r3
 8001726:	4603      	mov	r3, r0
 8001728:	817b      	strh	r3, [r7, #10]
 800172a:	460b      	mov	r3, r1
 800172c:	813b      	strh	r3, [r7, #8]
 800172e:	4613      	mov	r3, r2
 8001730:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	b2da      	uxtb	r2, r3
 8001736:	8979      	ldrh	r1, [r7, #10]
 8001738:	4b20      	ldr	r3, [pc, #128]	; (80017bc <I2C_RequestMemoryRead+0xa4>)
 800173a:	9300      	str	r3, [sp, #0]
 800173c:	2300      	movs	r3, #0
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	f000 f984 	bl	8001a4c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001744:	69fa      	ldr	r2, [r7, #28]
 8001746:	69b9      	ldr	r1, [r7, #24]
 8001748:	68f8      	ldr	r0, [r7, #12]
 800174a:	f000 f89d 	bl	8001888 <I2C_WaitOnTXISFlagUntilTimeout>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e02c      	b.n	80017b2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001758:	88fb      	ldrh	r3, [r7, #6]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d105      	bne.n	800176a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800175e:	893b      	ldrh	r3, [r7, #8]
 8001760:	b2da      	uxtb	r2, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	629a      	str	r2, [r3, #40]	; 0x28
 8001768:	e015      	b.n	8001796 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800176a:	893b      	ldrh	r3, [r7, #8]
 800176c:	0a1b      	lsrs	r3, r3, #8
 800176e:	b29b      	uxth	r3, r3
 8001770:	b2da      	uxtb	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001778:	69fa      	ldr	r2, [r7, #28]
 800177a:	69b9      	ldr	r1, [r7, #24]
 800177c:	68f8      	ldr	r0, [r7, #12]
 800177e:	f000 f883 	bl	8001888 <I2C_WaitOnTXISFlagUntilTimeout>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e012      	b.n	80017b2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800178c:	893b      	ldrh	r3, [r7, #8]
 800178e:	b2da      	uxtb	r2, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	2200      	movs	r2, #0
 800179e:	2140      	movs	r1, #64	; 0x40
 80017a0:	68f8      	ldr	r0, [r7, #12]
 80017a2:	f000 f831 	bl	8001808 <I2C_WaitOnFlagUntilTimeout>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e000      	b.n	80017b2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80017b0:	2300      	movs	r3, #0
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	80002000 	.word	0x80002000

080017c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d103      	bne.n	80017de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2200      	movs	r2, #0
 80017dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d007      	beq.n	80017fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	699a      	ldr	r2, [r3, #24]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f042 0201 	orr.w	r2, r2, #1
 80017fa:	619a      	str	r2, [r3, #24]
  }
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	603b      	str	r3, [r7, #0]
 8001814:	4613      	mov	r3, r2
 8001816:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001818:	e022      	b.n	8001860 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001820:	d01e      	beq.n	8001860 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001822:	f7ff f9ab 	bl	8000b7c <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	429a      	cmp	r2, r3
 8001830:	d302      	bcc.n	8001838 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d113      	bne.n	8001860 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183c:	f043 0220 	orr.w	r2, r3, #32
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2220      	movs	r2, #32
 8001848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2200      	movs	r2, #0
 8001850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2200      	movs	r2, #0
 8001858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e00f      	b.n	8001880 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	699a      	ldr	r2, [r3, #24]
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	4013      	ands	r3, r2
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	429a      	cmp	r2, r3
 800186e:	bf0c      	ite	eq
 8001870:	2301      	moveq	r3, #1
 8001872:	2300      	movne	r3, #0
 8001874:	b2db      	uxtb	r3, r3
 8001876:	461a      	mov	r2, r3
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	429a      	cmp	r2, r3
 800187c:	d0cd      	beq.n	800181a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800187e:	2300      	movs	r3, #0
}
 8001880:	4618      	mov	r0, r3
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001894:	e02c      	b.n	80018f0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	68b9      	ldr	r1, [r7, #8]
 800189a:	68f8      	ldr	r0, [r7, #12]
 800189c:	f000 f870 	bl	8001980 <I2C_IsAcknowledgeFailed>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e02a      	b.n	8001900 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018b0:	d01e      	beq.n	80018f0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018b2:	f7ff f963 	bl	8000b7c <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d302      	bcc.n	80018c8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d113      	bne.n	80018f0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018cc:	f043 0220 	orr.w	r2, r3, #32
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2220      	movs	r2, #32
 80018d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2200      	movs	r2, #0
 80018e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e007      	b.n	8001900 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d1cb      	bne.n	8001896 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	4618      	mov	r0, r3
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001914:	e028      	b.n	8001968 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	68b9      	ldr	r1, [r7, #8]
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f000 f830 	bl	8001980 <I2C_IsAcknowledgeFailed>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e026      	b.n	8001978 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800192a:	f7ff f927 	bl	8000b7c <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	68ba      	ldr	r2, [r7, #8]
 8001936:	429a      	cmp	r2, r3
 8001938:	d302      	bcc.n	8001940 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d113      	bne.n	8001968 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001944:	f043 0220 	orr.w	r2, r3, #32
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2220      	movs	r2, #32
 8001950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2200      	movs	r2, #0
 8001958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2200      	movs	r2, #0
 8001960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e007      	b.n	8001978 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	f003 0320 	and.w	r3, r3, #32
 8001972:	2b20      	cmp	r3, #32
 8001974:	d1cf      	bne.n	8001916 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0310 	and.w	r3, r3, #16
 8001996:	2b10      	cmp	r3, #16
 8001998:	d151      	bne.n	8001a3e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800199a:	e022      	b.n	80019e2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019a2:	d01e      	beq.n	80019e2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019a4:	f7ff f8ea 	bl	8000b7c <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	68ba      	ldr	r2, [r7, #8]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d302      	bcc.n	80019ba <I2C_IsAcknowledgeFailed+0x3a>
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d113      	bne.n	80019e2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	f043 0220 	orr.w	r2, r3, #32
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2220      	movs	r2, #32
 80019ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2200      	movs	r2, #0
 80019d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2200      	movs	r2, #0
 80019da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e02e      	b.n	8001a40 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	f003 0320 	and.w	r3, r3, #32
 80019ec:	2b20      	cmp	r3, #32
 80019ee:	d1d5      	bne.n	800199c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2210      	movs	r2, #16
 80019f6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2220      	movs	r2, #32
 80019fe:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001a00:	68f8      	ldr	r0, [r7, #12]
 8001a02:	f7ff fedd 	bl	80017c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6859      	ldr	r1, [r3, #4]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b0d      	ldr	r3, [pc, #52]	; (8001a48 <I2C_IsAcknowledgeFailed+0xc8>)
 8001a12:	400b      	ands	r3, r1
 8001a14:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	f043 0204 	orr.w	r2, r3, #4
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2220      	movs	r2, #32
 8001a26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e000      	b.n	8001a40 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	fe00e800 	.word	0xfe00e800

08001a4c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	460b      	mov	r3, r1
 8001a58:	817b      	strh	r3, [r7, #10]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	0d5b      	lsrs	r3, r3, #21
 8001a68:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001a6c:	4b0d      	ldr	r3, [pc, #52]	; (8001aa4 <I2C_TransferConfig+0x58>)
 8001a6e:	430b      	orrs	r3, r1
 8001a70:	43db      	mvns	r3, r3
 8001a72:	ea02 0103 	and.w	r1, r2, r3
 8001a76:	897b      	ldrh	r3, [r7, #10]
 8001a78:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001a7c:	7a7b      	ldrb	r3, [r7, #9]
 8001a7e:	041b      	lsls	r3, r3, #16
 8001a80:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	431a      	orrs	r2, r3
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	430a      	orrs	r2, r1
 8001a94:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001a96:	bf00      	nop
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	03ff63ff 	.word	0x03ff63ff

08001aa8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2b20      	cmp	r3, #32
 8001abc:	d138      	bne.n	8001b30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d101      	bne.n	8001acc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001ac8:	2302      	movs	r3, #2
 8001aca:	e032      	b.n	8001b32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2224      	movs	r2, #36	; 0x24
 8001ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 0201 	bic.w	r2, r2, #1
 8001aea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001afa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6819      	ldr	r1, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f042 0201 	orr.w	r2, r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2220      	movs	r2, #32
 8001b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	e000      	b.n	8001b32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b30:	2302      	movs	r3, #2
  }
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b085      	sub	sp, #20
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
 8001b46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b20      	cmp	r3, #32
 8001b52:	d139      	bne.n	8001bc8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d101      	bne.n	8001b62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001b5e:	2302      	movs	r3, #2
 8001b60:	e033      	b.n	8001bca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2201      	movs	r2, #1
 8001b66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2224      	movs	r2, #36	; 0x24
 8001b6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 0201 	bic.w	r2, r2, #1
 8001b80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001b90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	021b      	lsls	r3, r3, #8
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f042 0201 	orr.w	r2, r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2220      	movs	r2, #32
 8001bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	e000      	b.n	8001bca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001bc8:	2302      	movs	r3, #2
  }
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
	...

08001bd8 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d101      	bne.n	8001bea <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e0af      	b.n	8001d4a <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d106      	bne.n	8001c04 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f002 fd2c 	bl	800465c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2202      	movs	r2, #2
 8001c08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f022 0201 	bic.w	r2, r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	e00a      	b.n	8001c38 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	009b      	lsls	r3, r3, #2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	2200      	movs	r2, #0
 8001c30:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	3301      	adds	r3, #1
 8001c36:	617b      	str	r3, [r7, #20]
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	2b0f      	cmp	r3, #15
 8001c3c:	d9f1      	bls.n	8001c22 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f042 0204 	orr.w	r2, r2, #4
 8001c4c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	4b3f      	ldr	r3, [pc, #252]	; (8001d54 <HAL_LCD_Init+0x17c>)
 8001c56:	4013      	ands	r3, r2
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	6851      	ldr	r1, [r2, #4]
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	6892      	ldr	r2, [r2, #8]
 8001c60:	4311      	orrs	r1, r2
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001c66:	4311      	orrs	r1, r2
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001c6c:	4311      	orrs	r1, r2
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	69d2      	ldr	r2, [r2, #28]
 8001c72:	4311      	orrs	r1, r2
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6a12      	ldr	r2, [r2, #32]
 8001c78:	4311      	orrs	r1, r2
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6992      	ldr	r2, [r2, #24]
 8001c7e:	4311      	orrs	r1, r2
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c84:	4311      	orrs	r1, r2
 8001c86:	687a      	ldr	r2, [r7, #4]
 8001c88:	6812      	ldr	r2, [r2, #0]
 8001c8a:	430b      	orrs	r3, r1
 8001c8c:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f94c 	bl	8001f2c <LCD_WaitForSynchro>
 8001c94:	4603      	mov	r3, r0
 8001c96:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8001c98:	7cfb      	ldrb	r3, [r7, #19]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <HAL_LCD_Init+0xca>
  {
    return status;
 8001c9e:	7cfb      	ldrb	r3, [r7, #19]
 8001ca0:	e053      	b.n	8001d4a <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68da      	ldr	r2, [r3, #12]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	431a      	orrs	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc0:	431a      	orrs	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f042 0201 	orr.w	r2, r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001cda:	f7fe ff4f 	bl	8000b7c <HAL_GetTick>
 8001cde:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001ce0:	e00c      	b.n	8001cfc <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001ce2:	f7fe ff4b 	bl	8000b7c <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cf0:	d904      	bls.n	8001cfc <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2208      	movs	r2, #8
 8001cf6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e026      	b.n	8001d4a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d1eb      	bne.n	8001ce2 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001d0a:	f7fe ff37 	bl	8000b7c <HAL_GetTick>
 8001d0e:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001d10:	e00c      	b.n	8001d2c <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001d12:	f7fe ff33 	bl	8000b7c <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d20:	d904      	bls.n	8001d2c <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2210      	movs	r2, #16
 8001d26:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e00e      	b.n	8001d4a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 0310 	and.w	r3, r3, #16
 8001d36:	2b10      	cmp	r3, #16
 8001d38:	d1eb      	bne.n	8001d12 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8001d48:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	fc00000e 	.word	0xfc00000e

08001d58 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
 8001d64:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d6c:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001d6e:	7dfb      	ldrb	r3, [r7, #23]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d002      	beq.n	8001d7a <HAL_LCD_Write+0x22>
 8001d74:	7dfb      	ldrb	r3, [r7, #23]
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d144      	bne.n	8001e04 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d12a      	bne.n	8001ddc <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_LCD_Write+0x3c>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e038      	b.n	8001e06 <HAL_LCD_Write+0xae>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2202      	movs	r2, #2
 8001da0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001da4:	f7fe feea 	bl	8000b7c <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001daa:	e010      	b.n	8001dce <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001dac:	f7fe fee6 	bl	8000b7c <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dba:	d908      	bls.n	8001dce <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e01b      	b.n	8001e06 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b04      	cmp	r3, #4
 8001dda:	d0e7      	beq.n	8001dac <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	3304      	adds	r3, #4
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	401a      	ands	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6819      	ldr	r1, [r3, #0]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	431a      	orrs	r2, r3
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	3304      	adds	r3, #4
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	440b      	add	r3, r1
 8001dfe:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	e000      	b.n	8001e06 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
  }
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e20:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001e22:	7cbb      	ldrb	r3, [r7, #18]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d002      	beq.n	8001e2e <HAL_LCD_Clear+0x20>
 8001e28:	7cbb      	ldrb	r3, [r7, #18]
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d140      	bne.n	8001eb0 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d101      	bne.n	8001e3c <HAL_LCD_Clear+0x2e>
 8001e38:	2302      	movs	r3, #2
 8001e3a:	e03a      	b.n	8001eb2 <HAL_LCD_Clear+0xa4>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2201      	movs	r2, #1
 8001e40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2202      	movs	r2, #2
 8001e48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8001e4c:	f7fe fe96 	bl	8000b7c <HAL_GetTick>
 8001e50:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001e52:	e010      	b.n	8001e76 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001e54:	f7fe fe92 	bl	8000b7c <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e62:	d908      	bls.n	8001e76 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2202      	movs	r2, #2
 8001e68:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e01d      	b.n	8001eb2 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	d0e7      	beq.n	8001e54 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	e00a      	b.n	8001ea0 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	3304      	adds	r3, #4
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	2200      	movs	r2, #0
 8001e98:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	2b0f      	cmp	r3, #15
 8001ea4:	d9f1      	bls.n	8001e8a <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f807 	bl	8001eba <HAL_LCD_UpdateDisplayRequest>
 8001eac:	4603      	mov	r3, r0
 8001eae:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8001eb0:	7cfb      	ldrb	r3, [r7, #19]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b084      	sub	sp, #16
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2208      	movs	r2, #8
 8001ec8:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f042 0204 	orr.w	r2, r2, #4
 8001ed8:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001eda:	f7fe fe4f 	bl	8000b7c <HAL_GetTick>
 8001ede:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001ee0:	e010      	b.n	8001f04 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001ee2:	f7fe fe4b 	bl	8000b7c <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ef0:	d908      	bls.n	8001f04 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2204      	movs	r2, #4
 8001ef6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e00f      	b.n	8001f24 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d1e7      	bne.n	8001ee2 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2201      	movs	r2, #1
 8001f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001f34:	f7fe fe22 	bl	8000b7c <HAL_GetTick>
 8001f38:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001f3a:	e00c      	b.n	8001f56 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001f3c:	f7fe fe1e 	bl	8000b7c <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f4a:	d904      	bls.n	8001f56 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e007      	b.n	8001f66 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	f003 0320 	and.w	r3, r3, #32
 8001f60:	2b20      	cmp	r3, #32
 8001f62:	d1eb      	bne.n	8001f3c <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001f74:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <HAL_PWREx_GetVoltageRange+0x18>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40007000 	.word	0x40007000

08001f8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f9a:	d130      	bne.n	8001ffe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f9c:	4b23      	ldr	r3, [pc, #140]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001fa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fa8:	d038      	beq.n	800201c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001faa:	4b20      	ldr	r3, [pc, #128]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001fb2:	4a1e      	ldr	r2, [pc, #120]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fb4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001fba:	4b1d      	ldr	r3, [pc, #116]	; (8002030 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2232      	movs	r2, #50	; 0x32
 8001fc0:	fb02 f303 	mul.w	r3, r2, r3
 8001fc4:	4a1b      	ldr	r2, [pc, #108]	; (8002034 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fca:	0c9b      	lsrs	r3, r3, #18
 8001fcc:	3301      	adds	r3, #1
 8001fce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fd0:	e002      	b.n	8001fd8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fd8:	4b14      	ldr	r3, [pc, #80]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fe4:	d102      	bne.n	8001fec <HAL_PWREx_ControlVoltageScaling+0x60>
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d1f2      	bne.n	8001fd2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fec:	4b0f      	ldr	r3, [pc, #60]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fee:	695b      	ldr	r3, [r3, #20]
 8001ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ff8:	d110      	bne.n	800201c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e00f      	b.n	800201e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800200a:	d007      	beq.n	800201c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800200c:	4b07      	ldr	r3, [pc, #28]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002014:	4a05      	ldr	r2, [pc, #20]	; (800202c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002016:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800201a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40007000 	.word	0x40007000
 8002030:	20000008 	.word	0x20000008
 8002034:	431bde83 	.word	0x431bde83

08002038 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b088      	sub	sp, #32
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e3d4      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800204a:	4ba1      	ldr	r3, [pc, #644]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f003 030c 	and.w	r3, r3, #12
 8002052:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002054:	4b9e      	ldr	r3, [pc, #632]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	f003 0303 	and.w	r3, r3, #3
 800205c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0310 	and.w	r3, r3, #16
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 80e4 	beq.w	8002234 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <HAL_RCC_OscConfig+0x4a>
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	2b0c      	cmp	r3, #12
 8002076:	f040 808b 	bne.w	8002190 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	2b01      	cmp	r3, #1
 800207e:	f040 8087 	bne.w	8002190 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002082:	4b93      	ldr	r3, [pc, #588]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d005      	beq.n	800209a <HAL_RCC_OscConfig+0x62>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e3ac      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a1a      	ldr	r2, [r3, #32]
 800209e:	4b8c      	ldr	r3, [pc, #560]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0308 	and.w	r3, r3, #8
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d004      	beq.n	80020b4 <HAL_RCC_OscConfig+0x7c>
 80020aa:	4b89      	ldr	r3, [pc, #548]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020b2:	e005      	b.n	80020c0 <HAL_RCC_OscConfig+0x88>
 80020b4:	4b86      	ldr	r3, [pc, #536]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80020b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020ba:	091b      	lsrs	r3, r3, #4
 80020bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d223      	bcs.n	800210c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f000 fd07 	bl	8002adc <RCC_SetFlashLatencyFromMSIRange>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e38d      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020d8:	4b7d      	ldr	r3, [pc, #500]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a7c      	ldr	r2, [pc, #496]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80020de:	f043 0308 	orr.w	r3, r3, #8
 80020e2:	6013      	str	r3, [r2, #0]
 80020e4:	4b7a      	ldr	r3, [pc, #488]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	4977      	ldr	r1, [pc, #476]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80020f2:	4313      	orrs	r3, r2
 80020f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020f6:	4b76      	ldr	r3, [pc, #472]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	021b      	lsls	r3, r3, #8
 8002104:	4972      	ldr	r1, [pc, #456]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002106:	4313      	orrs	r3, r2
 8002108:	604b      	str	r3, [r1, #4]
 800210a:	e025      	b.n	8002158 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800210c:	4b70      	ldr	r3, [pc, #448]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a6f      	ldr	r2, [pc, #444]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002112:	f043 0308 	orr.w	r3, r3, #8
 8002116:	6013      	str	r3, [r2, #0]
 8002118:	4b6d      	ldr	r3, [pc, #436]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	496a      	ldr	r1, [pc, #424]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002126:	4313      	orrs	r3, r2
 8002128:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800212a:	4b69      	ldr	r3, [pc, #420]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	021b      	lsls	r3, r3, #8
 8002138:	4965      	ldr	r1, [pc, #404]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800213a:	4313      	orrs	r3, r2
 800213c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d109      	bne.n	8002158 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	4618      	mov	r0, r3
 800214a:	f000 fcc7 	bl	8002adc <RCC_SetFlashLatencyFromMSIRange>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e34d      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002158:	f000 fc36 	bl	80029c8 <HAL_RCC_GetSysClockFreq>
 800215c:	4601      	mov	r1, r0
 800215e:	4b5c      	ldr	r3, [pc, #368]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	091b      	lsrs	r3, r3, #4
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	4a5a      	ldr	r2, [pc, #360]	; (80022d4 <HAL_RCC_OscConfig+0x29c>)
 800216a:	5cd3      	ldrb	r3, [r2, r3]
 800216c:	f003 031f 	and.w	r3, r3, #31
 8002170:	fa21 f303 	lsr.w	r3, r1, r3
 8002174:	4a58      	ldr	r2, [pc, #352]	; (80022d8 <HAL_RCC_OscConfig+0x2a0>)
 8002176:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002178:	4b58      	ldr	r3, [pc, #352]	; (80022dc <HAL_RCC_OscConfig+0x2a4>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f7fe fcad 	bl	8000adc <HAL_InitTick>
 8002182:	4603      	mov	r3, r0
 8002184:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d052      	beq.n	8002232 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800218c:	7bfb      	ldrb	r3, [r7, #15]
 800218e:	e331      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d032      	beq.n	80021fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002198:	4b4d      	ldr	r3, [pc, #308]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a4c      	ldr	r2, [pc, #304]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021a4:	f7fe fcea 	bl	8000b7c <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021ac:	f7fe fce6 	bl	8000b7c <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e31a      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021be:	4b44      	ldr	r3, [pc, #272]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021ca:	4b41      	ldr	r3, [pc, #260]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a40      	ldr	r2, [pc, #256]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80021d0:	f043 0308 	orr.w	r3, r3, #8
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	4b3e      	ldr	r3, [pc, #248]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a1b      	ldr	r3, [r3, #32]
 80021e2:	493b      	ldr	r1, [pc, #236]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021e8:	4b39      	ldr	r3, [pc, #228]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	69db      	ldr	r3, [r3, #28]
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	4936      	ldr	r1, [pc, #216]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	604b      	str	r3, [r1, #4]
 80021fc:	e01a      	b.n	8002234 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021fe:	4b34      	ldr	r3, [pc, #208]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a33      	ldr	r2, [pc, #204]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002204:	f023 0301 	bic.w	r3, r3, #1
 8002208:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800220a:	f7fe fcb7 	bl	8000b7c <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002210:	e008      	b.n	8002224 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002212:	f7fe fcb3 	bl	8000b7c <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e2e7      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002224:	4b2a      	ldr	r3, [pc, #168]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1f0      	bne.n	8002212 <HAL_RCC_OscConfig+0x1da>
 8002230:	e000      	b.n	8002234 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002232:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b00      	cmp	r3, #0
 800223e:	d074      	beq.n	800232a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	2b08      	cmp	r3, #8
 8002244:	d005      	beq.n	8002252 <HAL_RCC_OscConfig+0x21a>
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	2b0c      	cmp	r3, #12
 800224a:	d10e      	bne.n	800226a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2b03      	cmp	r3, #3
 8002250:	d10b      	bne.n	800226a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002252:	4b1f      	ldr	r3, [pc, #124]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d064      	beq.n	8002328 <HAL_RCC_OscConfig+0x2f0>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d160      	bne.n	8002328 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e2c4      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002272:	d106      	bne.n	8002282 <HAL_RCC_OscConfig+0x24a>
 8002274:	4b16      	ldr	r3, [pc, #88]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a15      	ldr	r2, [pc, #84]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800227a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800227e:	6013      	str	r3, [r2, #0]
 8002280:	e01d      	b.n	80022be <HAL_RCC_OscConfig+0x286>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800228a:	d10c      	bne.n	80022a6 <HAL_RCC_OscConfig+0x26e>
 800228c:	4b10      	ldr	r3, [pc, #64]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a0f      	ldr	r2, [pc, #60]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 8002292:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002296:	6013      	str	r3, [r2, #0]
 8002298:	4b0d      	ldr	r3, [pc, #52]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0c      	ldr	r2, [pc, #48]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800229e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	e00b      	b.n	80022be <HAL_RCC_OscConfig+0x286>
 80022a6:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a09      	ldr	r2, [pc, #36]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80022ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	4b07      	ldr	r3, [pc, #28]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a06      	ldr	r2, [pc, #24]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 80022b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022bc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d01c      	beq.n	8002300 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c6:	f7fe fc59 	bl	8000b7c <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022cc:	e011      	b.n	80022f2 <HAL_RCC_OscConfig+0x2ba>
 80022ce:	bf00      	nop
 80022d0:	40021000 	.word	0x40021000
 80022d4:	080051a0 	.word	0x080051a0
 80022d8:	20000008 	.word	0x20000008
 80022dc:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e0:	f7fe fc4c 	bl	8000b7c <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b64      	cmp	r3, #100	; 0x64
 80022ec:	d901      	bls.n	80022f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e280      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022f2:	4baf      	ldr	r3, [pc, #700]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d0f0      	beq.n	80022e0 <HAL_RCC_OscConfig+0x2a8>
 80022fe:	e014      	b.n	800232a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002300:	f7fe fc3c 	bl	8000b7c <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002308:	f7fe fc38 	bl	8000b7c <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b64      	cmp	r3, #100	; 0x64
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e26c      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800231a:	4ba5      	ldr	r3, [pc, #660]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1f0      	bne.n	8002308 <HAL_RCC_OscConfig+0x2d0>
 8002326:	e000      	b.n	800232a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002328:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d060      	beq.n	80023f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	2b04      	cmp	r3, #4
 800233a:	d005      	beq.n	8002348 <HAL_RCC_OscConfig+0x310>
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	2b0c      	cmp	r3, #12
 8002340:	d119      	bne.n	8002376 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	2b02      	cmp	r3, #2
 8002346:	d116      	bne.n	8002376 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002348:	4b99      	ldr	r3, [pc, #612]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002350:	2b00      	cmp	r3, #0
 8002352:	d005      	beq.n	8002360 <HAL_RCC_OscConfig+0x328>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d101      	bne.n	8002360 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e249      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002360:	4b93      	ldr	r3, [pc, #588]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	061b      	lsls	r3, r3, #24
 800236e:	4990      	ldr	r1, [pc, #576]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002370:	4313      	orrs	r3, r2
 8002372:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002374:	e040      	b.n	80023f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d023      	beq.n	80023c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800237e:	4b8c      	ldr	r3, [pc, #560]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a8b      	ldr	r2, [pc, #556]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238a:	f7fe fbf7 	bl	8000b7c <HAL_GetTick>
 800238e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002392:	f7fe fbf3 	bl	8000b7c <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e227      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023a4:	4b82      	ldr	r3, [pc, #520]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0f0      	beq.n	8002392 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b0:	4b7f      	ldr	r3, [pc, #508]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	061b      	lsls	r3, r3, #24
 80023be:	497c      	ldr	r1, [pc, #496]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	604b      	str	r3, [r1, #4]
 80023c4:	e018      	b.n	80023f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023c6:	4b7a      	ldr	r3, [pc, #488]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a79      	ldr	r2, [pc, #484]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80023cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d2:	f7fe fbd3 	bl	8000b7c <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023d8:	e008      	b.n	80023ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023da:	f7fe fbcf 	bl	8000b7c <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e203      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023ec:	4b70      	ldr	r3, [pc, #448]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1f0      	bne.n	80023da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0308 	and.w	r3, r3, #8
 8002400:	2b00      	cmp	r3, #0
 8002402:	d03c      	beq.n	800247e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d01c      	beq.n	8002446 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800240c:	4b68      	ldr	r3, [pc, #416]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800240e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002412:	4a67      	ldr	r2, [pc, #412]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800241c:	f7fe fbae 	bl	8000b7c <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002424:	f7fe fbaa 	bl	8000b7c <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e1de      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002436:	4b5e      	ldr	r3, [pc, #376]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002438:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d0ef      	beq.n	8002424 <HAL_RCC_OscConfig+0x3ec>
 8002444:	e01b      	b.n	800247e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002446:	4b5a      	ldr	r3, [pc, #360]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002448:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800244c:	4a58      	ldr	r2, [pc, #352]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800244e:	f023 0301 	bic.w	r3, r3, #1
 8002452:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002456:	f7fe fb91 	bl	8000b7c <HAL_GetTick>
 800245a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800245c:	e008      	b.n	8002470 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800245e:	f7fe fb8d 	bl	8000b7c <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e1c1      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002470:	4b4f      	ldr	r3, [pc, #316]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002472:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1ef      	bne.n	800245e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0304 	and.w	r3, r3, #4
 8002486:	2b00      	cmp	r3, #0
 8002488:	f000 80a6 	beq.w	80025d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800248c:	2300      	movs	r3, #0
 800248e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002490:	4b47      	ldr	r3, [pc, #284]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002492:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d10d      	bne.n	80024b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800249c:	4b44      	ldr	r3, [pc, #272]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800249e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a0:	4a43      	ldr	r2, [pc, #268]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80024a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024a6:	6593      	str	r3, [r2, #88]	; 0x58
 80024a8:	4b41      	ldr	r3, [pc, #260]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 80024aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024b0:	60bb      	str	r3, [r7, #8]
 80024b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024b4:	2301      	movs	r3, #1
 80024b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024b8:	4b3e      	ldr	r3, [pc, #248]	; (80025b4 <HAL_RCC_OscConfig+0x57c>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d118      	bne.n	80024f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024c4:	4b3b      	ldr	r3, [pc, #236]	; (80025b4 <HAL_RCC_OscConfig+0x57c>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a3a      	ldr	r2, [pc, #232]	; (80025b4 <HAL_RCC_OscConfig+0x57c>)
 80024ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024d0:	f7fe fb54 	bl	8000b7c <HAL_GetTick>
 80024d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024d6:	e008      	b.n	80024ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024d8:	f7fe fb50 	bl	8000b7c <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d901      	bls.n	80024ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e184      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024ea:	4b32      	ldr	r3, [pc, #200]	; (80025b4 <HAL_RCC_OscConfig+0x57c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d0f0      	beq.n	80024d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d108      	bne.n	8002510 <HAL_RCC_OscConfig+0x4d8>
 80024fe:	4b2c      	ldr	r3, [pc, #176]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002504:	4a2a      	ldr	r2, [pc, #168]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002506:	f043 0301 	orr.w	r3, r3, #1
 800250a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800250e:	e024      	b.n	800255a <HAL_RCC_OscConfig+0x522>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	2b05      	cmp	r3, #5
 8002516:	d110      	bne.n	800253a <HAL_RCC_OscConfig+0x502>
 8002518:	4b25      	ldr	r3, [pc, #148]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800251a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800251e:	4a24      	ldr	r2, [pc, #144]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002520:	f043 0304 	orr.w	r3, r3, #4
 8002524:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002528:	4b21      	ldr	r3, [pc, #132]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800252a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800252e:	4a20      	ldr	r2, [pc, #128]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002538:	e00f      	b.n	800255a <HAL_RCC_OscConfig+0x522>
 800253a:	4b1d      	ldr	r3, [pc, #116]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800253c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002540:	4a1b      	ldr	r2, [pc, #108]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002542:	f023 0301 	bic.w	r3, r3, #1
 8002546:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800254a:	4b19      	ldr	r3, [pc, #100]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 800254c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002550:	4a17      	ldr	r2, [pc, #92]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002552:	f023 0304 	bic.w	r3, r3, #4
 8002556:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d016      	beq.n	8002590 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002562:	f7fe fb0b 	bl	8000b7c <HAL_GetTick>
 8002566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002568:	e00a      	b.n	8002580 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800256a:	f7fe fb07 	bl	8000b7c <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	f241 3288 	movw	r2, #5000	; 0x1388
 8002578:	4293      	cmp	r3, r2
 800257a:	d901      	bls.n	8002580 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	e139      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002580:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <HAL_RCC_OscConfig+0x578>)
 8002582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d0ed      	beq.n	800256a <HAL_RCC_OscConfig+0x532>
 800258e:	e01a      	b.n	80025c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002590:	f7fe faf4 	bl	8000b7c <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002596:	e00f      	b.n	80025b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002598:	f7fe faf0 	bl	8000b7c <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d906      	bls.n	80025b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e122      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
 80025ae:	bf00      	nop
 80025b0:	40021000 	.word	0x40021000
 80025b4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025b8:	4b90      	ldr	r3, [pc, #576]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80025ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1e8      	bne.n	8002598 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025c6:	7ffb      	ldrb	r3, [r7, #31]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d105      	bne.n	80025d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025cc:	4b8b      	ldr	r3, [pc, #556]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80025ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025d0:	4a8a      	ldr	r2, [pc, #552]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80025d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 8108 	beq.w	80027f2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	f040 80d0 	bne.w	800278c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80025ec:	4b83      	ldr	r3, [pc, #524]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f003 0203 	and.w	r2, r3, #3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d130      	bne.n	8002662 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260a:	3b01      	subs	r3, #1
 800260c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800260e:	429a      	cmp	r2, r3
 8002610:	d127      	bne.n	8002662 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800261c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800261e:	429a      	cmp	r2, r3
 8002620:	d11f      	bne.n	8002662 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800262c:	2a07      	cmp	r2, #7
 800262e:	bf14      	ite	ne
 8002630:	2201      	movne	r2, #1
 8002632:	2200      	moveq	r2, #0
 8002634:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002636:	4293      	cmp	r3, r2
 8002638:	d113      	bne.n	8002662 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002644:	085b      	lsrs	r3, r3, #1
 8002646:	3b01      	subs	r3, #1
 8002648:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800264a:	429a      	cmp	r2, r3
 800264c:	d109      	bne.n	8002662 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002658:	085b      	lsrs	r3, r3, #1
 800265a:	3b01      	subs	r3, #1
 800265c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800265e:	429a      	cmp	r2, r3
 8002660:	d06e      	beq.n	8002740 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	2b0c      	cmp	r3, #12
 8002666:	d069      	beq.n	800273c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002668:	4b64      	ldr	r3, [pc, #400]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d105      	bne.n	8002680 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002674:	4b61      	ldr	r3, [pc, #388]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0b7      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002684:	4b5d      	ldr	r3, [pc, #372]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a5c      	ldr	r2, [pc, #368]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 800268a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800268e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002690:	f7fe fa74 	bl	8000b7c <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002698:	f7fe fa70 	bl	8000b7c <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e0a4      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026aa:	4b54      	ldr	r3, [pc, #336]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f0      	bne.n	8002698 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b6:	4b51      	ldr	r3, [pc, #324]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80026b8:	68da      	ldr	r2, [r3, #12]
 80026ba:	4b51      	ldr	r3, [pc, #324]	; (8002800 <HAL_RCC_OscConfig+0x7c8>)
 80026bc:	4013      	ands	r3, r2
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80026c6:	3a01      	subs	r2, #1
 80026c8:	0112      	lsls	r2, r2, #4
 80026ca:	4311      	orrs	r1, r2
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026d0:	0212      	lsls	r2, r2, #8
 80026d2:	4311      	orrs	r1, r2
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80026d8:	0852      	lsrs	r2, r2, #1
 80026da:	3a01      	subs	r2, #1
 80026dc:	0552      	lsls	r2, r2, #21
 80026de:	4311      	orrs	r1, r2
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80026e4:	0852      	lsrs	r2, r2, #1
 80026e6:	3a01      	subs	r2, #1
 80026e8:	0652      	lsls	r2, r2, #25
 80026ea:	4311      	orrs	r1, r2
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026f0:	0912      	lsrs	r2, r2, #4
 80026f2:	0452      	lsls	r2, r2, #17
 80026f4:	430a      	orrs	r2, r1
 80026f6:	4941      	ldr	r1, [pc, #260]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80026fc:	4b3f      	ldr	r3, [pc, #252]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a3e      	ldr	r2, [pc, #248]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002702:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002706:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002708:	4b3c      	ldr	r3, [pc, #240]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	4a3b      	ldr	r2, [pc, #236]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 800270e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002712:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002714:	f7fe fa32 	bl	8000b7c <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800271c:	f7fe fa2e 	bl	8000b7c <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e062      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800272e:	4b33      	ldr	r3, [pc, #204]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d0f0      	beq.n	800271c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800273a:	e05a      	b.n	80027f2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e059      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002740:	4b2e      	ldr	r3, [pc, #184]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d152      	bne.n	80027f2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800274c:	4b2b      	ldr	r3, [pc, #172]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a2a      	ldr	r2, [pc, #168]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002752:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002756:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002758:	4b28      	ldr	r3, [pc, #160]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	4a27      	ldr	r2, [pc, #156]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 800275e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002762:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002764:	f7fe fa0a 	bl	8000b7c <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800276a:	e008      	b.n	800277e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800276c:	f7fe fa06 	bl	8000b7c <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d901      	bls.n	800277e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e03a      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800277e:	4b1f      	ldr	r3, [pc, #124]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d0f0      	beq.n	800276c <HAL_RCC_OscConfig+0x734>
 800278a:	e032      	b.n	80027f2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	2b0c      	cmp	r3, #12
 8002790:	d02d      	beq.n	80027ee <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002792:	4b1a      	ldr	r3, [pc, #104]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a19      	ldr	r2, [pc, #100]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 8002798:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800279c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800279e:	4b17      	ldr	r3, [pc, #92]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d105      	bne.n	80027b6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80027aa:	4b14      	ldr	r3, [pc, #80]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	4a13      	ldr	r2, [pc, #76]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80027b0:	f023 0303 	bic.w	r3, r3, #3
 80027b4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80027b6:	4b11      	ldr	r3, [pc, #68]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	4a10      	ldr	r2, [pc, #64]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80027bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80027c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027c4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c6:	f7fe f9d9 	bl	8000b7c <HAL_GetTick>
 80027ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027cc:	e008      	b.n	80027e0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ce:	f7fe f9d5 	bl	8000b7c <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d901      	bls.n	80027e0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e009      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_RCC_OscConfig+0x7c4>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d1f0      	bne.n	80027ce <HAL_RCC_OscConfig+0x796>
 80027ec:	e001      	b.n	80027f2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3720      	adds	r7, #32
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40021000 	.word	0x40021000
 8002800:	f99d808c 	.word	0xf99d808c

08002804 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e0c8      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002818:	4b66      	ldr	r3, [pc, #408]	; (80029b4 <HAL_RCC_ClockConfig+0x1b0>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	429a      	cmp	r2, r3
 8002824:	d910      	bls.n	8002848 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002826:	4b63      	ldr	r3, [pc, #396]	; (80029b4 <HAL_RCC_ClockConfig+0x1b0>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f023 0207 	bic.w	r2, r3, #7
 800282e:	4961      	ldr	r1, [pc, #388]	; (80029b4 <HAL_RCC_ClockConfig+0x1b0>)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	4313      	orrs	r3, r2
 8002834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002836:	4b5f      	ldr	r3, [pc, #380]	; (80029b4 <HAL_RCC_ClockConfig+0x1b0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0307 	and.w	r3, r3, #7
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	429a      	cmp	r2, r3
 8002842:	d001      	beq.n	8002848 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e0b0      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d04c      	beq.n	80028ee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b03      	cmp	r3, #3
 800285a:	d107      	bne.n	800286c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800285c:	4b56      	ldr	r3, [pc, #344]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d121      	bne.n	80028ac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e09e      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	2b02      	cmp	r3, #2
 8002872:	d107      	bne.n	8002884 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002874:	4b50      	ldr	r3, [pc, #320]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d115      	bne.n	80028ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e092      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d107      	bne.n	800289c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800288c:	4b4a      	ldr	r3, [pc, #296]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d109      	bne.n	80028ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e086      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800289c:	4b46      	ldr	r3, [pc, #280]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e07e      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028ac:	4b42      	ldr	r3, [pc, #264]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f023 0203 	bic.w	r2, r3, #3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	493f      	ldr	r1, [pc, #252]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028be:	f7fe f95d 	bl	8000b7c <HAL_GetTick>
 80028c2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c4:	e00a      	b.n	80028dc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c6:	f7fe f959 	bl	8000b7c <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d901      	bls.n	80028dc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80028d8:	2303      	movs	r3, #3
 80028da:	e066      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028dc:	4b36      	ldr	r3, [pc, #216]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f003 020c 	and.w	r2, r3, #12
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d1eb      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d008      	beq.n	800290c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028fa:	4b2f      	ldr	r3, [pc, #188]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	492c      	ldr	r1, [pc, #176]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002908:	4313      	orrs	r3, r2
 800290a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800290c:	4b29      	ldr	r3, [pc, #164]	; (80029b4 <HAL_RCC_ClockConfig+0x1b0>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0307 	and.w	r3, r3, #7
 8002914:	683a      	ldr	r2, [r7, #0]
 8002916:	429a      	cmp	r2, r3
 8002918:	d210      	bcs.n	800293c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800291a:	4b26      	ldr	r3, [pc, #152]	; (80029b4 <HAL_RCC_ClockConfig+0x1b0>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f023 0207 	bic.w	r2, r3, #7
 8002922:	4924      	ldr	r1, [pc, #144]	; (80029b4 <HAL_RCC_ClockConfig+0x1b0>)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	4313      	orrs	r3, r2
 8002928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800292a:	4b22      	ldr	r3, [pc, #136]	; (80029b4 <HAL_RCC_ClockConfig+0x1b0>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0307 	and.w	r3, r3, #7
 8002932:	683a      	ldr	r2, [r7, #0]
 8002934:	429a      	cmp	r2, r3
 8002936:	d001      	beq.n	800293c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e036      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d008      	beq.n	800295a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002948:	4b1b      	ldr	r3, [pc, #108]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	4918      	ldr	r1, [pc, #96]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002956:	4313      	orrs	r3, r2
 8002958:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0308 	and.w	r3, r3, #8
 8002962:	2b00      	cmp	r3, #0
 8002964:	d009      	beq.n	800297a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002966:	4b14      	ldr	r3, [pc, #80]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	691b      	ldr	r3, [r3, #16]
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4910      	ldr	r1, [pc, #64]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002976:	4313      	orrs	r3, r2
 8002978:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800297a:	f000 f825 	bl	80029c8 <HAL_RCC_GetSysClockFreq>
 800297e:	4601      	mov	r1, r0
 8002980:	4b0d      	ldr	r3, [pc, #52]	; (80029b8 <HAL_RCC_ClockConfig+0x1b4>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	091b      	lsrs	r3, r3, #4
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	4a0c      	ldr	r2, [pc, #48]	; (80029bc <HAL_RCC_ClockConfig+0x1b8>)
 800298c:	5cd3      	ldrb	r3, [r2, r3]
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	fa21 f303 	lsr.w	r3, r1, r3
 8002996:	4a0a      	ldr	r2, [pc, #40]	; (80029c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800299a:	4b0a      	ldr	r3, [pc, #40]	; (80029c4 <HAL_RCC_ClockConfig+0x1c0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe f89c 	bl	8000adc <HAL_InitTick>
 80029a4:	4603      	mov	r3, r0
 80029a6:	72fb      	strb	r3, [r7, #11]

  return status;
 80029a8:	7afb      	ldrb	r3, [r7, #11]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40022000 	.word	0x40022000
 80029b8:	40021000 	.word	0x40021000
 80029bc:	080051a0 	.word	0x080051a0
 80029c0:	20000008 	.word	0x20000008
 80029c4:	20000000 	.word	0x20000000

080029c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b089      	sub	sp, #36	; 0x24
 80029cc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]
 80029d2:	2300      	movs	r3, #0
 80029d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029d6:	4b3d      	ldr	r3, [pc, #244]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 030c 	and.w	r3, r3, #12
 80029de:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029e0:	4b3a      	ldr	r3, [pc, #232]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	f003 0303 	and.w	r3, r3, #3
 80029e8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d005      	beq.n	80029fc <HAL_RCC_GetSysClockFreq+0x34>
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	2b0c      	cmp	r3, #12
 80029f4:	d121      	bne.n	8002a3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d11e      	bne.n	8002a3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80029fc:	4b33      	ldr	r3, [pc, #204]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0308 	and.w	r3, r3, #8
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d107      	bne.n	8002a18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a08:	4b30      	ldr	r3, [pc, #192]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 8002a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a0e:	0a1b      	lsrs	r3, r3, #8
 8002a10:	f003 030f 	and.w	r3, r3, #15
 8002a14:	61fb      	str	r3, [r7, #28]
 8002a16:	e005      	b.n	8002a24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a18:	4b2c      	ldr	r3, [pc, #176]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	091b      	lsrs	r3, r3, #4
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a24:	4a2a      	ldr	r2, [pc, #168]	; (8002ad0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10d      	bne.n	8002a50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a38:	e00a      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d102      	bne.n	8002a46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a40:	4b24      	ldr	r3, [pc, #144]	; (8002ad4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a42:	61bb      	str	r3, [r7, #24]
 8002a44:	e004      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	2b08      	cmp	r3, #8
 8002a4a:	d101      	bne.n	8002a50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a4c:	4b22      	ldr	r3, [pc, #136]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	2b0c      	cmp	r3, #12
 8002a54:	d133      	bne.n	8002abe <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a56:	4b1d      	ldr	r3, [pc, #116]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d002      	beq.n	8002a6c <HAL_RCC_GetSysClockFreq+0xa4>
 8002a66:	2b03      	cmp	r3, #3
 8002a68:	d003      	beq.n	8002a72 <HAL_RCC_GetSysClockFreq+0xaa>
 8002a6a:	e005      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002a6c:	4b19      	ldr	r3, [pc, #100]	; (8002ad4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a6e:	617b      	str	r3, [r7, #20]
      break;
 8002a70:	e005      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a72:	4b19      	ldr	r3, [pc, #100]	; (8002ad8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a74:	617b      	str	r3, [r7, #20]
      break;
 8002a76:	e002      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	617b      	str	r3, [r7, #20]
      break;
 8002a7c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a7e:	4b13      	ldr	r3, [pc, #76]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	091b      	lsrs	r3, r3, #4
 8002a84:	f003 0307 	and.w	r3, r3, #7
 8002a88:	3301      	adds	r3, #1
 8002a8a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a8c:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	0a1b      	lsrs	r3, r3, #8
 8002a92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	fb02 f203 	mul.w	r2, r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002aa4:	4b09      	ldr	r3, [pc, #36]	; (8002acc <HAL_RCC_GetSysClockFreq+0x104>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	0e5b      	lsrs	r3, r3, #25
 8002aaa:	f003 0303 	and.w	r3, r3, #3
 8002aae:	3301      	adds	r3, #1
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002ab4:	697a      	ldr	r2, [r7, #20]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002abc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002abe:	69bb      	ldr	r3, [r7, #24]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3724      	adds	r7, #36	; 0x24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	080051b0 	.word	0x080051b0
 8002ad4:	00f42400 	.word	0x00f42400
 8002ad8:	007a1200 	.word	0x007a1200

08002adc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ae8:	4b2a      	ldr	r3, [pc, #168]	; (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002af4:	f7ff fa3c 	bl	8001f70 <HAL_PWREx_GetVoltageRange>
 8002af8:	6178      	str	r0, [r7, #20]
 8002afa:	e014      	b.n	8002b26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002afc:	4b25      	ldr	r3, [pc, #148]	; (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b00:	4a24      	ldr	r2, [pc, #144]	; (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b06:	6593      	str	r3, [r2, #88]	; 0x58
 8002b08:	4b22      	ldr	r3, [pc, #136]	; (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b14:	f7ff fa2c 	bl	8001f70 <HAL_PWREx_GetVoltageRange>
 8002b18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b1a:	4b1e      	ldr	r3, [pc, #120]	; (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1e:	4a1d      	ldr	r2, [pc, #116]	; (8002b94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b24:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b2c:	d10b      	bne.n	8002b46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b80      	cmp	r3, #128	; 0x80
 8002b32:	d919      	bls.n	8002b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2ba0      	cmp	r3, #160	; 0xa0
 8002b38:	d902      	bls.n	8002b40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	613b      	str	r3, [r7, #16]
 8002b3e:	e013      	b.n	8002b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b40:	2301      	movs	r3, #1
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	e010      	b.n	8002b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2b80      	cmp	r3, #128	; 0x80
 8002b4a:	d902      	bls.n	8002b52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	613b      	str	r3, [r7, #16]
 8002b50:	e00a      	b.n	8002b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b80      	cmp	r3, #128	; 0x80
 8002b56:	d102      	bne.n	8002b5e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b58:	2302      	movs	r3, #2
 8002b5a:	613b      	str	r3, [r7, #16]
 8002b5c:	e004      	b.n	8002b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2b70      	cmp	r3, #112	; 0x70
 8002b62:	d101      	bne.n	8002b68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b64:	2301      	movs	r3, #1
 8002b66:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b68:	4b0b      	ldr	r3, [pc, #44]	; (8002b98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f023 0207 	bic.w	r2, r3, #7
 8002b70:	4909      	ldr	r1, [pc, #36]	; (8002b98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b78:	4b07      	ldr	r3, [pc, #28]	; (8002b98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0307 	and.w	r3, r3, #7
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d001      	beq.n	8002b8a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e000      	b.n	8002b8c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40022000 	.word	0x40022000

08002b9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ba8:	2300      	movs	r3, #0
 8002baa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d03f      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bbc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bc0:	d01c      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002bc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bc6:	d802      	bhi.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00e      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002bcc:	e01f      	b.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002bce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002bd2:	d003      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002bd4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002bd8:	d01c      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002bda:	e018      	b.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002bdc:	4b85      	ldr	r3, [pc, #532]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	4a84      	ldr	r2, [pc, #528]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002be6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002be8:	e015      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3304      	adds	r3, #4
 8002bee:	2100      	movs	r1, #0
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 fab9 	bl	8003168 <RCCEx_PLLSAI1_Config>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bfa:	e00c      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3320      	adds	r3, #32
 8002c00:	2100      	movs	r1, #0
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 fba0 	bl	8003348 <RCCEx_PLLSAI2_Config>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c0c:	e003      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	74fb      	strb	r3, [r7, #19]
      break;
 8002c12:	e000      	b.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002c14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c16:	7cfb      	ldrb	r3, [r7, #19]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10b      	bne.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c1c:	4b75      	ldr	r3, [pc, #468]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c22:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c2a:	4972      	ldr	r1, [pc, #456]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002c32:	e001      	b.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c34:	7cfb      	ldrb	r3, [r7, #19]
 8002c36:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d03f      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c4c:	d01c      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002c4e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c52:	d802      	bhi.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00e      	beq.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002c58:	e01f      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002c5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002c5e:	d003      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002c60:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002c64:	d01c      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002c66:	e018      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c68:	4b62      	ldr	r3, [pc, #392]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	4a61      	ldr	r2, [pc, #388]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c72:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c74:	e015      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 fa73 	bl	8003168 <RCCEx_PLLSAI1_Config>
 8002c82:	4603      	mov	r3, r0
 8002c84:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c86:	e00c      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3320      	adds	r3, #32
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f000 fb5a 	bl	8003348 <RCCEx_PLLSAI2_Config>
 8002c94:	4603      	mov	r3, r0
 8002c96:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c98:	e003      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	74fb      	strb	r3, [r7, #19]
      break;
 8002c9e:	e000      	b.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002ca0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ca2:	7cfb      	ldrb	r3, [r7, #19]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10b      	bne.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ca8:	4b52      	ldr	r3, [pc, #328]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cae:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002cb6:	494f      	ldr	r1, [pc, #316]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002cbe:	e001      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cc0:	7cfb      	ldrb	r3, [r7, #19]
 8002cc2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 80a0 	beq.w	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002cd6:	4b47      	ldr	r3, [pc, #284]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e000      	b.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00d      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cec:	4b41      	ldr	r3, [pc, #260]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf0:	4a40      	ldr	r2, [pc, #256]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	6593      	str	r3, [r2, #88]	; 0x58
 8002cf8:	4b3e      	ldr	r3, [pc, #248]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d04:	2301      	movs	r3, #1
 8002d06:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d08:	4b3b      	ldr	r3, [pc, #236]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a3a      	ldr	r2, [pc, #232]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d14:	f7fd ff32 	bl	8000b7c <HAL_GetTick>
 8002d18:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d1a:	e009      	b.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d1c:	f7fd ff2e 	bl	8000b7c <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d902      	bls.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	74fb      	strb	r3, [r7, #19]
        break;
 8002d2e:	e005      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d30:	4b31      	ldr	r3, [pc, #196]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0ef      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002d3c:	7cfb      	ldrb	r3, [r7, #19]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d15c      	bne.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d42:	4b2c      	ldr	r3, [pc, #176]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d4c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d01f      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d019      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d60:	4b24      	ldr	r3, [pc, #144]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d6c:	4b21      	ldr	r3, [pc, #132]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d72:	4a20      	ldr	r2, [pc, #128]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d7c:	4b1d      	ldr	r3, [pc, #116]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d82:	4a1c      	ldr	r2, [pc, #112]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d8c:	4a19      	ldr	r2, [pc, #100]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d016      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d9e:	f7fd feed 	bl	8000b7c <HAL_GetTick>
 8002da2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002da4:	e00b      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da6:	f7fd fee9 	bl	8000b7c <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d902      	bls.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	74fb      	strb	r3, [r7, #19]
            break;
 8002dbc:	e006      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dbe:	4b0d      	ldr	r3, [pc, #52]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0ec      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002dcc:	7cfb      	ldrb	r3, [r7, #19]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d10c      	bne.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dd2:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002de2:	4904      	ldr	r1, [pc, #16]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002dea:	e009      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002dec:	7cfb      	ldrb	r3, [r7, #19]
 8002dee:	74bb      	strb	r3, [r7, #18]
 8002df0:	e006      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002df2:	bf00      	nop
 8002df4:	40021000 	.word	0x40021000
 8002df8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dfc:	7cfb      	ldrb	r3, [r7, #19]
 8002dfe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e00:	7c7b      	ldrb	r3, [r7, #17]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d105      	bne.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e06:	4b9e      	ldr	r3, [pc, #632]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e0a:	4a9d      	ldr	r2, [pc, #628]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e10:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00a      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e1e:	4b98      	ldr	r3, [pc, #608]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e24:	f023 0203 	bic.w	r2, r3, #3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e2c:	4994      	ldr	r1, [pc, #592]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00a      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e40:	4b8f      	ldr	r3, [pc, #572]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e46:	f023 020c 	bic.w	r2, r3, #12
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e4e:	498c      	ldr	r1, [pc, #560]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e50:	4313      	orrs	r3, r2
 8002e52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0304 	and.w	r3, r3, #4
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00a      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e62:	4b87      	ldr	r3, [pc, #540]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e68:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	4983      	ldr	r1, [pc, #524]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0308 	and.w	r3, r3, #8
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00a      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e84:	4b7e      	ldr	r3, [pc, #504]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e8a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e92:	497b      	ldr	r1, [pc, #492]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0310 	and.w	r3, r3, #16
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ea6:	4b76      	ldr	r3, [pc, #472]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eb4:	4972      	ldr	r1, [pc, #456]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0320 	and.w	r3, r3, #32
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00a      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ec8:	4b6d      	ldr	r3, [pc, #436]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ece:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed6:	496a      	ldr	r1, [pc, #424]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00a      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eea:	4b65      	ldr	r3, [pc, #404]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef8:	4961      	ldr	r1, [pc, #388]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00a      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f0c:	4b5c      	ldr	r3, [pc, #368]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f12:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f1a:	4959      	ldr	r1, [pc, #356]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00a      	beq.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f2e:	4b54      	ldr	r3, [pc, #336]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f34:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f3c:	4950      	ldr	r1, [pc, #320]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d00a      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f50:	4b4b      	ldr	r3, [pc, #300]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f56:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f5e:	4948      	ldr	r1, [pc, #288]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00a      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f72:	4b43      	ldr	r3, [pc, #268]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f80:	493f      	ldr	r1, [pc, #252]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d028      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f94:	4b3a      	ldr	r3, [pc, #232]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fa2:	4937      	ldr	r1, [pc, #220]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fb2:	d106      	bne.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fb4:	4b32      	ldr	r3, [pc, #200]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	4a31      	ldr	r2, [pc, #196]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002fba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fbe:	60d3      	str	r3, [r2, #12]
 8002fc0:	e011      	b.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fc6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fca:	d10c      	bne.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3304      	adds	r3, #4
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f000 f8c8 	bl	8003168 <RCCEx_PLLSAI1_Config>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002fdc:	7cfb      	ldrb	r3, [r7, #19]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002fe2:	7cfb      	ldrb	r3, [r7, #19]
 8002fe4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d028      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ff2:	4b23      	ldr	r3, [pc, #140]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003000:	491f      	ldr	r1, [pc, #124]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003002:	4313      	orrs	r3, r2
 8003004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800300c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003010:	d106      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003012:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	4a1a      	ldr	r2, [pc, #104]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003018:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800301c:	60d3      	str	r3, [r2, #12]
 800301e:	e011      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003024:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003028:	d10c      	bne.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	3304      	adds	r3, #4
 800302e:	2101      	movs	r1, #1
 8003030:	4618      	mov	r0, r3
 8003032:	f000 f899 	bl	8003168 <RCCEx_PLLSAI1_Config>
 8003036:	4603      	mov	r3, r0
 8003038:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800303a:	7cfb      	ldrb	r3, [r7, #19]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003040:	7cfb      	ldrb	r3, [r7, #19]
 8003042:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d02b      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003050:	4b0b      	ldr	r3, [pc, #44]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003056:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800305e:	4908      	ldr	r1, [pc, #32]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003060:	4313      	orrs	r3, r2
 8003062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800306a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800306e:	d109      	bne.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003070:	4b03      	ldr	r3, [pc, #12]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	4a02      	ldr	r2, [pc, #8]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003076:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800307a:	60d3      	str	r3, [r2, #12]
 800307c:	e014      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800307e:	bf00      	nop
 8003080:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003088:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800308c:	d10c      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3304      	adds	r3, #4
 8003092:	2101      	movs	r1, #1
 8003094:	4618      	mov	r0, r3
 8003096:	f000 f867 	bl	8003168 <RCCEx_PLLSAI1_Config>
 800309a:	4603      	mov	r3, r0
 800309c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800309e:	7cfb      	ldrb	r3, [r7, #19]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d001      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80030a4:	7cfb      	ldrb	r3, [r7, #19]
 80030a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d02f      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030b4:	4b2b      	ldr	r3, [pc, #172]	; (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030c2:	4928      	ldr	r1, [pc, #160]	; (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030d2:	d10d      	bne.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3304      	adds	r3, #4
 80030d8:	2102      	movs	r1, #2
 80030da:	4618      	mov	r0, r3
 80030dc:	f000 f844 	bl	8003168 <RCCEx_PLLSAI1_Config>
 80030e0:	4603      	mov	r3, r0
 80030e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030e4:	7cfb      	ldrb	r3, [r7, #19]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d014      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80030ea:	7cfb      	ldrb	r3, [r7, #19]
 80030ec:	74bb      	strb	r3, [r7, #18]
 80030ee:	e011      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030f8:	d10c      	bne.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	3320      	adds	r3, #32
 80030fe:	2102      	movs	r1, #2
 8003100:	4618      	mov	r0, r3
 8003102:	f000 f921 	bl	8003348 <RCCEx_PLLSAI2_Config>
 8003106:	4603      	mov	r3, r0
 8003108:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800310a:	7cfb      	ldrb	r3, [r7, #19]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003110:	7cfb      	ldrb	r3, [r7, #19]
 8003112:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00a      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003120:	4b10      	ldr	r3, [pc, #64]	; (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003126:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800312e:	490d      	ldr	r1, [pc, #52]	; (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003130:	4313      	orrs	r3, r2
 8003132:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00b      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003142:	4b08      	ldr	r3, [pc, #32]	; (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003148:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003152:	4904      	ldr	r1, [pc, #16]	; (8003164 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800315a:	7cbb      	ldrb	r3, [r7, #18]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40021000 	.word	0x40021000

08003168 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003176:	4b73      	ldr	r3, [pc, #460]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d018      	beq.n	80031b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003182:	4b70      	ldr	r3, [pc, #448]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	f003 0203 	and.w	r2, r3, #3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	429a      	cmp	r2, r3
 8003190:	d10d      	bne.n	80031ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
       ||
 8003196:	2b00      	cmp	r3, #0
 8003198:	d009      	beq.n	80031ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800319a:	4b6a      	ldr	r3, [pc, #424]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	091b      	lsrs	r3, r3, #4
 80031a0:	f003 0307 	and.w	r3, r3, #7
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
       ||
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d044      	beq.n	8003238 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	73fb      	strb	r3, [r7, #15]
 80031b2:	e041      	b.n	8003238 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d00c      	beq.n	80031d6 <RCCEx_PLLSAI1_Config+0x6e>
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d013      	beq.n	80031e8 <RCCEx_PLLSAI1_Config+0x80>
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d120      	bne.n	8003206 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80031c4:	4b5f      	ldr	r3, [pc, #380]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d11d      	bne.n	800320c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031d4:	e01a      	b.n	800320c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031d6:	4b5b      	ldr	r3, [pc, #364]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d116      	bne.n	8003210 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031e6:	e013      	b.n	8003210 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031e8:	4b56      	ldr	r3, [pc, #344]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d10f      	bne.n	8003214 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031f4:	4b53      	ldr	r3, [pc, #332]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d109      	bne.n	8003214 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003204:	e006      	b.n	8003214 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	73fb      	strb	r3, [r7, #15]
      break;
 800320a:	e004      	b.n	8003216 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800320c:	bf00      	nop
 800320e:	e002      	b.n	8003216 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003210:	bf00      	nop
 8003212:	e000      	b.n	8003216 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003214:	bf00      	nop
    }

    if(status == HAL_OK)
 8003216:	7bfb      	ldrb	r3, [r7, #15]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d10d      	bne.n	8003238 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800321c:	4b49      	ldr	r3, [pc, #292]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6819      	ldr	r1, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	3b01      	subs	r3, #1
 800322e:	011b      	lsls	r3, r3, #4
 8003230:	430b      	orrs	r3, r1
 8003232:	4944      	ldr	r1, [pc, #272]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003234:	4313      	orrs	r3, r2
 8003236:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d17d      	bne.n	800333a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800323e:	4b41      	ldr	r3, [pc, #260]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a40      	ldr	r2, [pc, #256]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003244:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800324a:	f7fd fc97 	bl	8000b7c <HAL_GetTick>
 800324e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003250:	e009      	b.n	8003266 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003252:	f7fd fc93 	bl	8000b7c <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d902      	bls.n	8003266 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	73fb      	strb	r3, [r7, #15]
        break;
 8003264:	e005      	b.n	8003272 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003266:	4b37      	ldr	r3, [pc, #220]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1ef      	bne.n	8003252 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d160      	bne.n	800333a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d111      	bne.n	80032a2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800327e:	4b31      	ldr	r3, [pc, #196]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003286:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	6892      	ldr	r2, [r2, #8]
 800328e:	0211      	lsls	r1, r2, #8
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	68d2      	ldr	r2, [r2, #12]
 8003294:	0912      	lsrs	r2, r2, #4
 8003296:	0452      	lsls	r2, r2, #17
 8003298:	430a      	orrs	r2, r1
 800329a:	492a      	ldr	r1, [pc, #168]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 800329c:	4313      	orrs	r3, r2
 800329e:	610b      	str	r3, [r1, #16]
 80032a0:	e027      	b.n	80032f2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d112      	bne.n	80032ce <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032a8:	4b26      	ldr	r3, [pc, #152]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80032b0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6892      	ldr	r2, [r2, #8]
 80032b8:	0211      	lsls	r1, r2, #8
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6912      	ldr	r2, [r2, #16]
 80032be:	0852      	lsrs	r2, r2, #1
 80032c0:	3a01      	subs	r2, #1
 80032c2:	0552      	lsls	r2, r2, #21
 80032c4:	430a      	orrs	r2, r1
 80032c6:	491f      	ldr	r1, [pc, #124]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	610b      	str	r3, [r1, #16]
 80032cc:	e011      	b.n	80032f2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032ce:	4b1d      	ldr	r3, [pc, #116]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80032d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	6892      	ldr	r2, [r2, #8]
 80032de:	0211      	lsls	r1, r2, #8
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6952      	ldr	r2, [r2, #20]
 80032e4:	0852      	lsrs	r2, r2, #1
 80032e6:	3a01      	subs	r2, #1
 80032e8:	0652      	lsls	r2, r2, #25
 80032ea:	430a      	orrs	r2, r1
 80032ec:	4915      	ldr	r1, [pc, #84]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80032f2:	4b14      	ldr	r3, [pc, #80]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a13      	ldr	r2, [pc, #76]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 80032f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80032fc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fe:	f7fd fc3d 	bl	8000b7c <HAL_GetTick>
 8003302:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003304:	e009      	b.n	800331a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003306:	f7fd fc39 	bl	8000b7c <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d902      	bls.n	800331a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	73fb      	strb	r3, [r7, #15]
          break;
 8003318:	e005      	b.n	8003326 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800331a:	4b0a      	ldr	r3, [pc, #40]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d0ef      	beq.n	8003306 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d106      	bne.n	800333a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800332c:	4b05      	ldr	r3, [pc, #20]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 800332e:	691a      	ldr	r2, [r3, #16]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	4903      	ldr	r1, [pc, #12]	; (8003344 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003336:	4313      	orrs	r3, r2
 8003338:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800333a:	7bfb      	ldrb	r3, [r7, #15]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40021000 	.word	0x40021000

08003348 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003352:	2300      	movs	r3, #0
 8003354:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003356:	4b68      	ldr	r3, [pc, #416]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d018      	beq.n	8003394 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003362:	4b65      	ldr	r3, [pc, #404]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	f003 0203 	and.w	r2, r3, #3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d10d      	bne.n	800338e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
       ||
 8003376:	2b00      	cmp	r3, #0
 8003378:	d009      	beq.n	800338e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800337a:	4b5f      	ldr	r3, [pc, #380]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	091b      	lsrs	r3, r3, #4
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
       ||
 800338a:	429a      	cmp	r2, r3
 800338c:	d044      	beq.n	8003418 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	73fb      	strb	r3, [r7, #15]
 8003392:	e041      	b.n	8003418 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b02      	cmp	r3, #2
 800339a:	d00c      	beq.n	80033b6 <RCCEx_PLLSAI2_Config+0x6e>
 800339c:	2b03      	cmp	r3, #3
 800339e:	d013      	beq.n	80033c8 <RCCEx_PLLSAI2_Config+0x80>
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d120      	bne.n	80033e6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033a4:	4b54      	ldr	r3, [pc, #336]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d11d      	bne.n	80033ec <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033b4:	e01a      	b.n	80033ec <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033b6:	4b50      	ldr	r3, [pc, #320]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d116      	bne.n	80033f0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033c6:	e013      	b.n	80033f0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033c8:	4b4b      	ldr	r3, [pc, #300]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d10f      	bne.n	80033f4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033d4:	4b48      	ldr	r3, [pc, #288]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d109      	bne.n	80033f4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033e4:	e006      	b.n	80033f4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	73fb      	strb	r3, [r7, #15]
      break;
 80033ea:	e004      	b.n	80033f6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80033ec:	bf00      	nop
 80033ee:	e002      	b.n	80033f6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80033f0:	bf00      	nop
 80033f2:	e000      	b.n	80033f6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80033f4:	bf00      	nop
    }

    if(status == HAL_OK)
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10d      	bne.n	8003418 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033fc:	4b3e      	ldr	r3, [pc, #248]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6819      	ldr	r1, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	3b01      	subs	r3, #1
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	430b      	orrs	r3, r1
 8003412:	4939      	ldr	r1, [pc, #228]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003414:	4313      	orrs	r3, r2
 8003416:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003418:	7bfb      	ldrb	r3, [r7, #15]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d167      	bne.n	80034ee <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800341e:	4b36      	ldr	r3, [pc, #216]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a35      	ldr	r2, [pc, #212]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003424:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003428:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800342a:	f7fd fba7 	bl	8000b7c <HAL_GetTick>
 800342e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003430:	e009      	b.n	8003446 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003432:	f7fd fba3 	bl	8000b7c <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d902      	bls.n	8003446 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	73fb      	strb	r3, [r7, #15]
        break;
 8003444:	e005      	b.n	8003452 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003446:	4b2c      	ldr	r3, [pc, #176]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1ef      	bne.n	8003432 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003452:	7bfb      	ldrb	r3, [r7, #15]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d14a      	bne.n	80034ee <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d111      	bne.n	8003482 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800345e:	4b26      	ldr	r3, [pc, #152]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	6892      	ldr	r2, [r2, #8]
 800346e:	0211      	lsls	r1, r2, #8
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	68d2      	ldr	r2, [r2, #12]
 8003474:	0912      	lsrs	r2, r2, #4
 8003476:	0452      	lsls	r2, r2, #17
 8003478:	430a      	orrs	r2, r1
 800347a:	491f      	ldr	r1, [pc, #124]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800347c:	4313      	orrs	r3, r2
 800347e:	614b      	str	r3, [r1, #20]
 8003480:	e011      	b.n	80034a6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003482:	4b1d      	ldr	r3, [pc, #116]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800348a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6892      	ldr	r2, [r2, #8]
 8003492:	0211      	lsls	r1, r2, #8
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6912      	ldr	r2, [r2, #16]
 8003498:	0852      	lsrs	r2, r2, #1
 800349a:	3a01      	subs	r2, #1
 800349c:	0652      	lsls	r2, r2, #25
 800349e:	430a      	orrs	r2, r1
 80034a0:	4915      	ldr	r1, [pc, #84]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80034a6:	4b14      	ldr	r3, [pc, #80]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a13      	ldr	r2, [pc, #76]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80034ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034b0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034b2:	f7fd fb63 	bl	8000b7c <HAL_GetTick>
 80034b6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034b8:	e009      	b.n	80034ce <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80034ba:	f7fd fb5f 	bl	8000b7c <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d902      	bls.n	80034ce <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	73fb      	strb	r3, [r7, #15]
          break;
 80034cc:	e005      	b.n	80034da <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80034ce:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0ef      	beq.n	80034ba <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80034da:	7bfb      	ldrb	r3, [r7, #15]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d106      	bne.n	80034ee <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80034e0:	4b05      	ldr	r3, [pc, #20]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80034e2:	695a      	ldr	r2, [r3, #20]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	4903      	ldr	r1, [pc, #12]	; (80034f8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	40021000 	.word	0x40021000

080034fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b098      	sub	sp, #96	; 0x60
 8003500:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003502:	f7fd fad3 	bl	8000aac <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 8003506:	f000 fabf 	bl	8003a88 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800350a:	f000 f839 	bl	8003580 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800350e:	f000 f91b 	bl	8003748 <MX_GPIO_Init>
  MX_LCD_Init();
 8003512:	f000 f8e1 	bl	80036d8 <MX_LCD_Init>
  MX_I2C1_Init();
 8003516:	f000 f8a1 	bl	800365c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  int status;
//  uint8_t data =  0xFF;
//  status = HAL_I2C_Mem_Write(&hi2c1, 0x64 << 1, 0x1D, I2C_MEMADD_SIZE_8BIT,(uint8_t *) &data, 1, 100);

  bool intialize_successful = initialize_motion_sensor(&hi2c1);
 800351a:	4817      	ldr	r0, [pc, #92]	; (8003578 <main+0x7c>)
 800351c:	f000 f9a0 	bl	8003860 <initialize_motion_sensor>
 8003520:	4603      	mov	r3, r0
 8003522:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if(intialize_successful == false)
 8003526:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <main+0x36>
  {
	  return false;
 800352e:	2300      	movs	r3, #0
 8003530:	e01e      	b.n	8003570 <main+0x74>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 
    /* USER CODE END WHILE */
		  float temperature =  get_IR_or_TMP(&hi2c1, 5);
 8003532:	2105      	movs	r1, #5
 8003534:	4810      	ldr	r0, [pc, #64]	; (8003578 <main+0x7c>)
 8003536:	f000 fa2b 	bl	8003990 <get_IR_or_TMP>
 800353a:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
		  int output = (int) temperature;
 800353e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003542:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003546:	ee17 3a90 	vmov	r3, s15
 800354a:	657b      	str	r3, [r7, #84]	; 0x54
		  refresh(&hi2c1);
 800354c:	480a      	ldr	r0, [pc, #40]	; (8003578 <main+0x7c>)
 800354e:	f000 f976 	bl	800383e <refresh>

		  sprintf(str, "%d", output);
 8003552:	1d3b      	adds	r3, r7, #4
 8003554:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003556:	4909      	ldr	r1, [pc, #36]	; (800357c <main+0x80>)
 8003558:	4618      	mov	r0, r3
 800355a:	f001 f9cd 	bl	80048f8 <siprintf>
		  BSP_LCD_GLASS_DisplayString(str);
 800355e:	1d3b      	adds	r3, r7, #4
 8003560:	4618      	mov	r0, r3
 8003562:	f000 facb 	bl	8003afc <BSP_LCD_GLASS_DisplayString>
		  HAL_Delay(500);
 8003566:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800356a:	f7fd fb13 	bl	8000b94 <HAL_Delay>
  {
 800356e:	e7e0      	b.n	8003532 <main+0x36>
    /* USER CODE BEGIN 3 */

  }
  /* USER CODE END 3 */
}
 8003570:	4618      	mov	r0, r3
 8003572:	3760      	adds	r7, #96	; 0x60
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	2000009c 	.word	0x2000009c
 800357c:	0800511c 	.word	0x0800511c

08003580 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b0b8      	sub	sp, #224	; 0xe0
 8003584:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003586:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800358a:	2244      	movs	r2, #68	; 0x44
 800358c:	2100      	movs	r1, #0
 800358e:	4618      	mov	r0, r3
 8003590:	f001 f9aa 	bl	80048e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003594:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]
 800359c:	605a      	str	r2, [r3, #4]
 800359e:	609a      	str	r2, [r3, #8]
 80035a0:	60da      	str	r2, [r3, #12]
 80035a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035a4:	463b      	mov	r3, r7
 80035a6:	2288      	movs	r2, #136	; 0x88
 80035a8:	2100      	movs	r1, #0
 80035aa:	4618      	mov	r0, r3
 80035ac:	f001 f99c 	bl	80048e8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80035b0:	2318      	movs	r3, #24
 80035b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80035b6:	2301      	movs	r3, #1
 80035b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80035bc:	2301      	movs	r3, #1
 80035be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80035c8:	2360      	movs	r3, #96	; 0x60
 80035ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80035ce:	2300      	movs	r3, #0
 80035d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035d4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80035d8:	4618      	mov	r0, r3
 80035da:	f7fe fd2d 	bl	8002038 <HAL_RCC_OscConfig>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80035e4:	f000 f8e0 	bl	80037a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035e8:	230f      	movs	r3, #15
 80035ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80035ee:	2300      	movs	r3, #0
 80035f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035f4:	2300      	movs	r3, #0
 80035f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80035fa:	2300      	movs	r3, #0
 80035fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003600:	2300      	movs	r3, #0
 8003602:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003606:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800360a:	2100      	movs	r1, #0
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff f8f9 	bl	8002804 <HAL_RCC_ClockConfig>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003618:	f000 f8c6 	bl	80037a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_I2C1;
 800361c:	4b0e      	ldr	r3, [pc, #56]	; (8003658 <SystemClock_Config+0xd8>)
 800361e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003620:	2300      	movs	r3, #0
 8003622:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003624:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003628:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800362c:	463b      	mov	r3, r7
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff fab4 	bl	8002b9c <HAL_RCCEx_PeriphCLKConfig>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800363a:	f000 f8b5 	bl	80037a8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800363e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003642:	f7fe fca3 	bl	8001f8c <HAL_PWREx_ControlVoltageScaling>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d001      	beq.n	8003650 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800364c:	f000 f8ac 	bl	80037a8 <Error_Handler>
  }
}
 8003650:	bf00      	nop
 8003652:	37e0      	adds	r7, #224	; 0xe0
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	00020040 	.word	0x00020040

0800365c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003660:	4b1b      	ldr	r3, [pc, #108]	; (80036d0 <MX_I2C1_Init+0x74>)
 8003662:	4a1c      	ldr	r2, [pc, #112]	; (80036d4 <MX_I2C1_Init+0x78>)
 8003664:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8003666:	4b1a      	ldr	r3, [pc, #104]	; (80036d0 <MX_I2C1_Init+0x74>)
 8003668:	f640 6214 	movw	r2, #3604	; 0xe14
 800366c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800366e:	4b18      	ldr	r3, [pc, #96]	; (80036d0 <MX_I2C1_Init+0x74>)
 8003670:	2200      	movs	r2, #0
 8003672:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003674:	4b16      	ldr	r3, [pc, #88]	; (80036d0 <MX_I2C1_Init+0x74>)
 8003676:	2201      	movs	r2, #1
 8003678:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800367a:	4b15      	ldr	r3, [pc, #84]	; (80036d0 <MX_I2C1_Init+0x74>)
 800367c:	2200      	movs	r2, #0
 800367e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003680:	4b13      	ldr	r3, [pc, #76]	; (80036d0 <MX_I2C1_Init+0x74>)
 8003682:	2200      	movs	r2, #0
 8003684:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003686:	4b12      	ldr	r3, [pc, #72]	; (80036d0 <MX_I2C1_Init+0x74>)
 8003688:	2200      	movs	r2, #0
 800368a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800368c:	4b10      	ldr	r3, [pc, #64]	; (80036d0 <MX_I2C1_Init+0x74>)
 800368e:	2200      	movs	r2, #0
 8003690:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003692:	4b0f      	ldr	r3, [pc, #60]	; (80036d0 <MX_I2C1_Init+0x74>)
 8003694:	2200      	movs	r2, #0
 8003696:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003698:	480d      	ldr	r0, [pc, #52]	; (80036d0 <MX_I2C1_Init+0x74>)
 800369a:	f7fd fd2b 	bl	80010f4 <HAL_I2C_Init>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80036a4:	f000 f880 	bl	80037a8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80036a8:	2100      	movs	r1, #0
 80036aa:	4809      	ldr	r0, [pc, #36]	; (80036d0 <MX_I2C1_Init+0x74>)
 80036ac:	f7fe f9fc 	bl	8001aa8 <HAL_I2CEx_ConfigAnalogFilter>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80036b6:	f000 f877 	bl	80037a8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80036ba:	2100      	movs	r1, #0
 80036bc:	4804      	ldr	r0, [pc, #16]	; (80036d0 <MX_I2C1_Init+0x74>)
 80036be:	f7fe fa3e 	bl	8001b3e <HAL_I2CEx_ConfigDigitalFilter>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80036c8:	f000 f86e 	bl	80037a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80036cc:	bf00      	nop
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	2000009c 	.word	0x2000009c
 80036d4:	40005400 	.word	0x40005400

080036d8 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80036dc:	4b18      	ldr	r3, [pc, #96]	; (8003740 <MX_LCD_Init+0x68>)
 80036de:	4a19      	ldr	r2, [pc, #100]	; (8003744 <MX_LCD_Init+0x6c>)
 80036e0:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80036e2:	4b17      	ldr	r3, [pc, #92]	; (8003740 <MX_LCD_Init+0x68>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80036e8:	4b15      	ldr	r3, [pc, #84]	; (8003740 <MX_LCD_Init+0x68>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 80036ee:	4b14      	ldr	r3, [pc, #80]	; (8003740 <MX_LCD_Init+0x68>)
 80036f0:	2204      	movs	r2, #4
 80036f2:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80036f4:	4b12      	ldr	r3, [pc, #72]	; (8003740 <MX_LCD_Init+0x68>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80036fa:	4b11      	ldr	r3, [pc, #68]	; (8003740 <MX_LCD_Init+0x68>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8003700:	4b0f      	ldr	r3, [pc, #60]	; (8003740 <MX_LCD_Init+0x68>)
 8003702:	2200      	movs	r2, #0
 8003704:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8003706:	4b0e      	ldr	r3, [pc, #56]	; (8003740 <MX_LCD_Init+0x68>)
 8003708:	2200      	movs	r2, #0
 800370a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800370c:	4b0c      	ldr	r3, [pc, #48]	; (8003740 <MX_LCD_Init+0x68>)
 800370e:	2200      	movs	r2, #0
 8003710:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8003712:	4b0b      	ldr	r3, [pc, #44]	; (8003740 <MX_LCD_Init+0x68>)
 8003714:	2200      	movs	r2, #0
 8003716:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8003718:	4b09      	ldr	r3, [pc, #36]	; (8003740 <MX_LCD_Init+0x68>)
 800371a:	2200      	movs	r2, #0
 800371c:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800371e:	4b08      	ldr	r3, [pc, #32]	; (8003740 <MX_LCD_Init+0x68>)
 8003720:	2200      	movs	r2, #0
 8003722:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8003724:	4b06      	ldr	r3, [pc, #24]	; (8003740 <MX_LCD_Init+0x68>)
 8003726:	2200      	movs	r2, #0
 8003728:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800372a:	4805      	ldr	r0, [pc, #20]	; (8003740 <MX_LCD_Init+0x68>)
 800372c:	f7fe fa54 	bl	8001bd8 <HAL_LCD_Init>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8003736:	f000 f837 	bl	80037a8 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800373a:	bf00      	nop
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	200000e8 	.word	0x200000e8
 8003744:	40002400 	.word	0x40002400

08003748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800374e:	4b15      	ldr	r3, [pc, #84]	; (80037a4 <MX_GPIO_Init+0x5c>)
 8003750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003752:	4a14      	ldr	r2, [pc, #80]	; (80037a4 <MX_GPIO_Init+0x5c>)
 8003754:	f043 0304 	orr.w	r3, r3, #4
 8003758:	64d3      	str	r3, [r2, #76]	; 0x4c
 800375a:	4b12      	ldr	r3, [pc, #72]	; (80037a4 <MX_GPIO_Init+0x5c>)
 800375c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800375e:	f003 0304 	and.w	r3, r3, #4
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003766:	4b0f      	ldr	r3, [pc, #60]	; (80037a4 <MX_GPIO_Init+0x5c>)
 8003768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800376a:	4a0e      	ldr	r2, [pc, #56]	; (80037a4 <MX_GPIO_Init+0x5c>)
 800376c:	f043 0301 	orr.w	r3, r3, #1
 8003770:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003772:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <MX_GPIO_Init+0x5c>)
 8003774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	60bb      	str	r3, [r7, #8]
 800377c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800377e:	4b09      	ldr	r3, [pc, #36]	; (80037a4 <MX_GPIO_Init+0x5c>)
 8003780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003782:	4a08      	ldr	r2, [pc, #32]	; (80037a4 <MX_GPIO_Init+0x5c>)
 8003784:	f043 0302 	orr.w	r3, r3, #2
 8003788:	64d3      	str	r3, [r2, #76]	; 0x4c
 800378a:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <MX_GPIO_Init+0x5c>)
 800378c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	607b      	str	r3, [r7, #4]
 8003794:	687b      	ldr	r3, [r7, #4]

}
 8003796:	bf00      	nop
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	40021000 	.word	0x40021000

080037a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80037ac:	bf00      	nop
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr

080037b6 <read_register>:

static uint8_t movement = MOVEMENT_NONE;


// Functions start here
uint8_t read_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len) {
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b08a      	sub	sp, #40	; 0x28
 80037ba:	af04      	add	r7, sp, #16
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	607a      	str	r2, [r7, #4]
 80037c0:	603b      	str	r3, [r7, #0]
 80037c2:	460b      	mov	r3, r1
 80037c4:	817b      	strh	r3, [r7, #10]
	 HAL_StatusTypeDef status;

	 status = HAL_I2C_Mem_Read(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data , len, 100);
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	8979      	ldrh	r1, [r7, #10]
 80037cc:	2264      	movs	r2, #100	; 0x64
 80037ce:	9202      	str	r2, [sp, #8]
 80037d0:	9301      	str	r3, [sp, #4]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	9300      	str	r3, [sp, #0]
 80037d6:	2301      	movs	r3, #1
 80037d8:	460a      	mov	r2, r1
 80037da:	21c8      	movs	r1, #200	; 0xc8
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f7fd fe2d 	bl	800143c <HAL_I2C_Mem_Read>
 80037e2:	4603      	mov	r3, r0
 80037e4:	75fb      	strb	r3, [r7, #23]
	    if(status != HAL_OK)
 80037e6:	7dfb      	ldrb	r3, [r7, #23]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <read_register+0x3a>
	   		return MOTION_ERROR;
 80037ec:	23ff      	movs	r3, #255	; 0xff
 80037ee:	e000      	b.n	80037f2 <read_register+0x3c>

	return MOTION_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3718      	adds	r7, #24
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <write_register>:

uint8_t write_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len){
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b08a      	sub	sp, #40	; 0x28
 80037fe:	af04      	add	r7, sp, #16
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	607a      	str	r2, [r7, #4]
 8003804:	603b      	str	r3, [r7, #0]
 8003806:	460b      	mov	r3, r1
 8003808:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data, len, 100);
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	b29b      	uxth	r3, r3
 800380e:	8979      	ldrh	r1, [r7, #10]
 8003810:	2264      	movs	r2, #100	; 0x64
 8003812:	9202      	str	r2, [sp, #8]
 8003814:	9301      	str	r3, [sp, #4]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	2301      	movs	r3, #1
 800381c:	460a      	mov	r2, r1
 800381e:	21c8      	movs	r1, #200	; 0xc8
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f7fd fcf7 	bl	8001214 <HAL_I2C_Mem_Write>
 8003826:	4603      	mov	r3, r0
 8003828:	75fb      	strb	r3, [r7, #23]
    if(status != HAL_OK)
 800382a:	7dfb      	ldrb	r3, [r7, #23]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d001      	beq.n	8003834 <write_register+0x3a>
   		return MOTION_ERROR;
 8003830:	23ff      	movs	r3, #255	; 0xff
 8003832:	e000      	b.n	8003836 <write_register+0x3c>

    return MOTION_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}

0800383e <refresh>:

void refresh(I2C_HandleTypeDef* hi2c) {
 800383e:	b580      	push	{r7, lr}
 8003840:	b084      	sub	sp, #16
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
	uint8_t data = 0; // dummy val
 8003846:	2300      	movs	r3, #0
 8003848:	73fb      	strb	r3, [r7, #15]
	read_register(hi2c, AK975X_ST2, &data, 1);
 800384a:	f107 020f 	add.w	r2, r7, #15
 800384e:	2301      	movs	r3, #1
 8003850:	2110      	movs	r1, #16
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7ff ffaf 	bl	80037b6 <read_register>
}
 8003858:	bf00      	nop
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <initialize_motion_sensor>:


bool initialize_motion_sensor(I2C_HandleTypeDef* hi2c)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 8003868:	2300      	movs	r3, #0
 800386a:	73bb      	strb	r3, [r7, #14]
	uint8_t ret;
	// wait 3ms
	HAL_Delay(3);
 800386c:	2003      	movs	r0, #3
 800386e:	f7fd f991 	bl	8000b94 <HAL_Delay>

	// soft Reset
    data = 0xFF;
 8003872:	23ff      	movs	r3, #255	; 0xff
 8003874:	73bb      	strb	r3, [r7, #14]
    ret = write_register(hi2c, AK975X_CNTL2, &data, 1);
 8003876:	f107 020e 	add.w	r2, r7, #14
 800387a:	2301      	movs	r3, #1
 800387c:	211d      	movs	r1, #29
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f7ff ffbb 	bl	80037fa <write_register>
 8003884:	4603      	mov	r3, r0
 8003886:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 8003888:	7bfb      	ldrb	r3, [r7, #15]
 800388a:	2bff      	cmp	r3, #255	; 0xff
 800388c:	d104      	bne.n	8003898 <initialize_motion_sensor+0x38>
    {
	  BSP_LCD_GLASS_DisplayString("Error0");
 800388e:	4827      	ldr	r0, [pc, #156]	; (800392c <initialize_motion_sensor+0xcc>)
 8003890:	f000 f934 	bl	8003afc <BSP_LCD_GLASS_DisplayString>
	  return false;
 8003894:	2300      	movs	r3, #0
 8003896:	e044      	b.n	8003922 <initialize_motion_sensor+0xc2>
    }

    // check sensor type
	uint8_t sensor_type = 0;
 8003898:	2300      	movs	r3, #0
 800389a:	737b      	strb	r3, [r7, #13]
	ret = read_register(hi2c,AK975X_WIA2, &sensor_type , 1);
 800389c:	f107 020d 	add.w	r2, r7, #13
 80038a0:	2301      	movs	r3, #1
 80038a2:	2101      	movs	r1, #1
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f7ff ff86 	bl	80037b6 <read_register>
 80038aa:	4603      	mov	r3, r0
 80038ac:	73fb      	strb	r3, [r7, #15]
	if(ret == MOTION_ERROR)
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	2bff      	cmp	r3, #255	; 0xff
 80038b2:	d104      	bne.n	80038be <initialize_motion_sensor+0x5e>
	{
		BSP_LCD_GLASS_DisplayString("Error1");
 80038b4:	481e      	ldr	r0, [pc, #120]	; (8003930 <initialize_motion_sensor+0xd0>)
 80038b6:	f000 f921 	bl	8003afc <BSP_LCD_GLASS_DisplayString>
		return false;
 80038ba:	2300      	movs	r3, #0
 80038bc:	e031      	b.n	8003922 <initialize_motion_sensor+0xc2>
	}
	if(sensor_type != 0x13)
 80038be:	7b7b      	ldrb	r3, [r7, #13]
 80038c0:	2b13      	cmp	r3, #19
 80038c2:	d004      	beq.n	80038ce <initialize_motion_sensor+0x6e>
	{
		BSP_LCD_GLASS_DisplayString("Error2");
 80038c4:	481b      	ldr	r0, [pc, #108]	; (8003934 <initialize_motion_sensor+0xd4>)
 80038c6:	f000 f919 	bl	8003afc <BSP_LCD_GLASS_DisplayString>
		return false;
 80038ca:	2300      	movs	r3, #0
 80038cc:	e029      	b.n	8003922 <initialize_motion_sensor+0xc2>
	}

	// set to continous read and output frequency to fastest
	data = (AK975X_FREQ_8_8HZ << 3) | AK975X_MODE_0;
 80038ce:	232c      	movs	r3, #44	; 0x2c
 80038d0:	73bb      	strb	r3, [r7, #14]
	ret = write_register(hi2c, AK975X_ECNTL1, &data, 1);
 80038d2:	f107 020e 	add.w	r2, r7, #14
 80038d6:	2301      	movs	r3, #1
 80038d8:	211c      	movs	r1, #28
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff ff8d 	bl	80037fa <write_register>
 80038e0:	4603      	mov	r3, r0
 80038e2:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	2bff      	cmp	r3, #255	; 0xff
 80038e8:	d104      	bne.n	80038f4 <initialize_motion_sensor+0x94>
	{
	  BSP_LCD_GLASS_DisplayString("Error3");
 80038ea:	4813      	ldr	r0, [pc, #76]	; (8003938 <initialize_motion_sensor+0xd8>)
 80038ec:	f000 f906 	bl	8003afc <BSP_LCD_GLASS_DisplayString>
	  return false;
 80038f0:	2300      	movs	r3, #0
 80038f2:	e016      	b.n	8003922 <initialize_motion_sensor+0xc2>
	}

    // enable interrupt
    data = 0x1f;
 80038f4:	231f      	movs	r3, #31
 80038f6:	73bb      	strb	r3, [r7, #14]
    ret = write_register(hi2c, AK975X_EINTEN, &data, 1);
 80038f8:	f107 020e 	add.w	r2, r7, #14
 80038fc:	2301      	movs	r3, #1
 80038fe:	211b      	movs	r1, #27
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f7ff ff7a 	bl	80037fa <write_register>
 8003906:	4603      	mov	r3, r0
 8003908:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 800390a:	7bfb      	ldrb	r3, [r7, #15]
 800390c:	2bff      	cmp	r3, #255	; 0xff
 800390e:	d104      	bne.n	800391a <initialize_motion_sensor+0xba>
    {
    	BSP_LCD_GLASS_DisplayString("Error4");
 8003910:	480a      	ldr	r0, [pc, #40]	; (800393c <initialize_motion_sensor+0xdc>)
 8003912:	f000 f8f3 	bl	8003afc <BSP_LCD_GLASS_DisplayString>
    	return false;
 8003916:	2300      	movs	r3, #0
 8003918:	e003      	b.n	8003922 <initialize_motion_sensor+0xc2>
    }

    // reading dummy register return 255 so we don't need to check return value
    refresh(hi2c);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7ff ff8f 	bl	800383e <refresh>

	return true;
 8003920:	2301      	movs	r3, #1
}
 8003922:	4618      	mov	r0, r3
 8003924:	3710      	adds	r7, #16
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	08005120 	.word	0x08005120
 8003930:	08005128 	.word	0x08005128
 8003934:	08005130 	.word	0x08005130
 8003938:	08005138 	.word	0x08005138
 800393c:	08005140 	.word	0x08005140

08003940 <get_raw_IR>:
		return MOTION_ERROR;
	}
	return ((data & 0x01) == 0x01);
}

uint16_t get_raw_IR(I2C_HandleTypeDef* hi2c, uint16_t IR_address ) {
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	460b      	mov	r3, r1
 800394a:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	uint8_t ret;
	ret = read_register(hi2c, IR_address, data, 2);
 800394c:	f107 020c 	add.w	r2, r7, #12
 8003950:	8879      	ldrh	r1, [r7, #2]
 8003952:	2302      	movs	r3, #2
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f7ff ff2e 	bl	80037b6 <read_register>
 800395a:	4603      	mov	r3, r0
 800395c:	73fb      	strb	r3, [r7, #15]
	if(ret != MOTION_OK)
 800395e:	7bfb      	ldrb	r3, [r7, #15]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d004      	beq.n	800396e <get_raw_IR+0x2e>
	{
		BSP_LCD_GLASS_DisplayString("Error7");
 8003964:	4808      	ldr	r0, [pc, #32]	; (8003988 <get_raw_IR+0x48>)
 8003966:	f000 f8c9 	bl	8003afc <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 800396a:	23ff      	movs	r3, #255	; 0xff
 800396c:	e007      	b.n	800397e <get_raw_IR+0x3e>
	}
	return (data[1] << 8 | data[0]);
 800396e:	7b7b      	ldrb	r3, [r7, #13]
 8003970:	021b      	lsls	r3, r3, #8
 8003972:	b21a      	sxth	r2, r3
 8003974:	7b3b      	ldrb	r3, [r7, #12]
 8003976:	b21b      	sxth	r3, r3
 8003978:	4313      	orrs	r3, r2
 800397a:	b21b      	sxth	r3, r3
 800397c:	b29b      	uxth	r3, r3
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	08005150 	.word	0x08005150
 800398c:	00000000 	.word	0x00000000

08003990 <get_IR_or_TMP>:

float get_IR_or_TMP(I2C_HandleTypeDef* hi2c, uint8_t which_IR) {
 8003990:	b590      	push	{r4, r7, lr}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	70fb      	strb	r3, [r7, #3]
	uint16_t IR_address;
	switch (which_IR) {
 800399c:	78fb      	ldrb	r3, [r7, #3]
 800399e:	3b01      	subs	r3, #1
 80039a0:	2b04      	cmp	r3, #4
 80039a2:	d81c      	bhi.n	80039de <get_IR_or_TMP+0x4e>
 80039a4:	a201      	add	r2, pc, #4	; (adr r2, 80039ac <get_IR_or_TMP+0x1c>)
 80039a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039aa:	bf00      	nop
 80039ac:	080039c1 	.word	0x080039c1
 80039b0:	080039c7 	.word	0x080039c7
 80039b4:	080039cd 	.word	0x080039cd
 80039b8:	080039d3 	.word	0x080039d3
 80039bc:	080039d9 	.word	0x080039d9
	case 1:
		IR_address = AK975X_IR1;
 80039c0:	2306      	movs	r3, #6
 80039c2:	81fb      	strh	r3, [r7, #14]
		break;
 80039c4:	e00e      	b.n	80039e4 <get_IR_or_TMP+0x54>
	case 2:
		IR_address = AK975X_IR2;
 80039c6:	2308      	movs	r3, #8
 80039c8:	81fb      	strh	r3, [r7, #14]
		break;
 80039ca:	e00b      	b.n	80039e4 <get_IR_or_TMP+0x54>
	case 3:
		IR_address = AK975X_IR3;
 80039cc:	230a      	movs	r3, #10
 80039ce:	81fb      	strh	r3, [r7, #14]
		break;
 80039d0:	e008      	b.n	80039e4 <get_IR_or_TMP+0x54>
	case 4:
		IR_address = AK975X_IR4;
 80039d2:	230c      	movs	r3, #12
 80039d4:	81fb      	strh	r3, [r7, #14]
		break;
 80039d6:	e005      	b.n	80039e4 <get_IR_or_TMP+0x54>
	case 5:
		IR_address = AK975X_TMP;
 80039d8:	230e      	movs	r3, #14
 80039da:	81fb      	strh	r3, [r7, #14]
		break;
 80039dc:	e002      	b.n	80039e4 <get_IR_or_TMP+0x54>
	default:
		return 0;
 80039de:	f04f 0300 	mov.w	r3, #0
 80039e2:	e041      	b.n	8003a68 <get_IR_or_TMP+0xd8>
	}
	short IR_val = (short) get_raw_IR(hi2c, IR_address);
 80039e4:	89fb      	ldrh	r3, [r7, #14]
 80039e6:	4619      	mov	r1, r3
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7ff ffa9 	bl	8003940 <get_raw_IR>
 80039ee:	4603      	mov	r3, r0
 80039f0:	81bb      	strh	r3, [r7, #12]

	if(which_IR == 5){
 80039f2:	78fb      	ldrb	r3, [r7, #3]
 80039f4:	2b05      	cmp	r3, #5
 80039f6:	d11d      	bne.n	8003a34 <get_IR_or_TMP+0xa4>
		 float temperature = 26.75 + IR_val/ 512.0;
 80039f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fc fd89 	bl	8000514 <__aeabi_i2d>
 8003a02:	f04f 0200 	mov.w	r2, #0
 8003a06:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8003a0a:	f7fc ff17 	bl	800083c <__aeabi_ddiv>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	460c      	mov	r4, r1
 8003a12:	4618      	mov	r0, r3
 8003a14:	4621      	mov	r1, r4
 8003a16:	f04f 0200 	mov.w	r2, #0
 8003a1a:	4b19      	ldr	r3, [pc, #100]	; (8003a80 <get_IR_or_TMP+0xf0>)
 8003a1c:	f7fc fc2e 	bl	800027c <__adddf3>
 8003a20:	4603      	mov	r3, r0
 8003a22:	460c      	mov	r4, r1
 8003a24:	4618      	mov	r0, r3
 8003a26:	4621      	mov	r1, r4
 8003a28:	f7fc fff0 	bl	8000a0c <__aeabi_d2f>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	60bb      	str	r3, [r7, #8]
		 return temperature;
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	e019      	b.n	8003a68 <get_IR_or_TMP+0xd8>
	}

	return 14286.8 * IR_val / 32768.0;
 8003a34:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fc fd6b 	bl	8000514 <__aeabi_i2d>
 8003a3e:	a30e      	add	r3, pc, #56	; (adr r3, 8003a78 <get_IR_or_TMP+0xe8>)
 8003a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a44:	f7fc fdd0 	bl	80005e8 <__aeabi_dmul>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	460c      	mov	r4, r1
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	4621      	mov	r1, r4
 8003a50:	f04f 0200 	mov.w	r2, #0
 8003a54:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <get_IR_or_TMP+0xf4>)
 8003a56:	f7fc fef1 	bl	800083c <__aeabi_ddiv>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	460c      	mov	r4, r1
 8003a5e:	4618      	mov	r0, r3
 8003a60:	4621      	mov	r1, r4
 8003a62:	f7fc ffd3 	bl	8000a0c <__aeabi_d2f>
 8003a66:	4603      	mov	r3, r0
 8003a68:	ee07 3a90 	vmov	s15, r3
}
 8003a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd90      	pop	{r4, r7, pc}
 8003a76:	bf00      	nop
 8003a78:	66666666 	.word	0x66666666
 8003a7c:	40cbe766 	.word	0x40cbe766
 8003a80:	403ac000 	.word	0x403ac000
 8003a84:	40e00000 	.word	0x40e00000

08003a88 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8003a8c:	4b19      	ldr	r3, [pc, #100]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003a8e:	4a1a      	ldr	r2, [pc, #104]	; (8003af8 <BSP_LCD_GLASS_Init+0x70>)
 8003a90:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8003a92:	4b18      	ldr	r3, [pc, #96]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8003a98:	4b16      	ldr	r3, [pc, #88]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003a9a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003a9e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8003aa0:	4b14      	ldr	r3, [pc, #80]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003aa2:	220c      	movs	r2, #12
 8003aa4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8003aa6:	4b13      	ldr	r3, [pc, #76]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003aa8:	2240      	movs	r2, #64	; 0x40
 8003aaa:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8003aac:	4b11      	ldr	r3, [pc, #68]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8003ab2:	4b10      	ldr	r3, [pc, #64]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003ab4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8003ab8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8003aba:	4b0e      	ldr	r3, [pc, #56]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8003ac0:	4b0c      	ldr	r3, [pc, #48]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003ac2:	2240      	movs	r2, #64	; 0x40
 8003ac4:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8003ac6:	4b0b      	ldr	r3, [pc, #44]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8003acc:	4b09      	ldr	r3, [pc, #36]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8003ad2:	4b08      	ldr	r3, [pc, #32]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003ad4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ad8:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8003ada:	4b06      	ldr	r3, [pc, #24]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8003ae0:	4804      	ldr	r0, [pc, #16]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003ae2:	f000 f843 	bl	8003b6c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8003ae6:	4803      	ldr	r0, [pc, #12]	; (8003af4 <BSP_LCD_GLASS_Init+0x6c>)
 8003ae8:	f7fe f876 	bl	8001bd8 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8003aec:	f000 f834 	bl	8003b58 <BSP_LCD_GLASS_Clear>
}
 8003af0:	bf00      	nop
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	20000134 	.word	0x20000134
 8003af8:	40002400 	.word	0x40002400

08003afc <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8003b04:	2300      	movs	r3, #0
 8003b06:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8003b08:	e00b      	b.n	8003b22 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2100      	movs	r1, #0
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f9bb 	bl	8003e8c <WriteChar>

    /* Point on the next character */
    ptr++;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	bf14      	ite	ne
 8003b2a:	2301      	movne	r3, #1
 8003b2c:	2300      	moveq	r3, #0
 8003b2e:	b2da      	uxtb	r2, r3
 8003b30:	7bfb      	ldrb	r3, [r7, #15]
 8003b32:	2b05      	cmp	r3, #5
 8003b34:	bf94      	ite	ls
 8003b36:	2301      	movls	r3, #1
 8003b38:	2300      	movhi	r3, #0
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1e2      	bne.n	8003b0a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8003b44:	4803      	ldr	r0, [pc, #12]	; (8003b54 <BSP_LCD_GLASS_DisplayString+0x58>)
 8003b46:	f7fe f9b8 	bl	8001eba <HAL_LCD_UpdateDisplayRequest>
}
 8003b4a:	bf00      	nop
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	20000134 	.word	0x20000134

08003b58 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8003b5c:	4802      	ldr	r0, [pc, #8]	; (8003b68 <BSP_LCD_GLASS_Clear+0x10>)
 8003b5e:	f7fe f956 	bl	8001e0e <HAL_LCD_Clear>
}
 8003b62:	bf00      	nop
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	20000134 	.word	0x20000134

08003b6c <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b0c0      	sub	sp, #256	; 0x100
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8003b74:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	605a      	str	r2, [r3, #4]
 8003b7e:	609a      	str	r2, [r3, #8]
 8003b80:	60da      	str	r2, [r3, #12]
 8003b82:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8003b84:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003b88:	2244      	movs	r2, #68	; 0x44
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 feab 	bl	80048e8 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8003b92:	f107 0320 	add.w	r3, r7, #32
 8003b96:	2288      	movs	r2, #136	; 0x88
 8003b98:	2100      	movs	r1, #0
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 fea4 	bl	80048e8 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ba0:	4b51      	ldr	r3, [pc, #324]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba4:	4a50      	ldr	r2, [pc, #320]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003ba6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003baa:	6593      	str	r3, [r2, #88]	; 0x58
 8003bac:	4b4e      	ldr	r3, [pc, #312]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb4:	61fb      	str	r3, [r7, #28]
 8003bb6:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8003bb8:	2304      	movs	r3, #4
 8003bba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8003bca:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7fe fa32 	bl	8002038 <HAL_RCC_OscConfig>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d000      	beq.n	8003bdc <LCD_MspInit+0x70>
  { 
    while(1);
 8003bda:	e7fe      	b.n	8003bda <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003bdc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003be0:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003be2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003be6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8003bea:	f107 0320 	add.w	r3, r7, #32
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7fe ffd4 	bl	8002b9c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bf4:	4b3c      	ldr	r3, [pc, #240]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bf8:	4a3b      	ldr	r2, [pc, #236]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003bfa:	f043 0301 	orr.w	r3, r3, #1
 8003bfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c00:	4b39      	ldr	r3, [pc, #228]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	61bb      	str	r3, [r7, #24]
 8003c0a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c0c:	4b36      	ldr	r3, [pc, #216]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c10:	4a35      	ldr	r2, [pc, #212]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c12:	f043 0302 	orr.w	r3, r3, #2
 8003c16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c18:	4b33      	ldr	r3, [pc, #204]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c24:	4b30      	ldr	r3, [pc, #192]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c28:	4a2f      	ldr	r2, [pc, #188]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c2a:	f043 0304 	orr.w	r3, r3, #4
 8003c2e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c30:	4b2d      	ldr	r3, [pc, #180]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c34:	f003 0304 	and.w	r3, r3, #4
 8003c38:	613b      	str	r3, [r7, #16]
 8003c3a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c3c:	4b2a      	ldr	r3, [pc, #168]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c40:	4a29      	ldr	r2, [pc, #164]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c42:	f043 0308 	orr.w	r3, r3, #8
 8003c46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c48:	4b27      	ldr	r3, [pc, #156]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003c4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c4c:	f003 0308 	and.w	r3, r3, #8
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8003c54:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8003c58:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8003c62:	2300      	movs	r3, #0
 8003c64:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8003c6e:	230b      	movs	r3, #11
 8003c70:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8003c74:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c7e:	f7fd f891 	bl	8000da4 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8003c82:	f24f 2333 	movw	r3, #62003	; 0xf233
 8003c86:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8003c8a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003c8e:	4619      	mov	r1, r3
 8003c90:	4816      	ldr	r0, [pc, #88]	; (8003cec <LCD_MspInit+0x180>)
 8003c92:	f7fd f887 	bl	8000da4 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8003c96:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8003c9a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8003c9e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4812      	ldr	r0, [pc, #72]	; (8003cf0 <LCD_MspInit+0x184>)
 8003ca6:	f7fd f87d 	bl	8000da4 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8003caa:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8003cae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8003cb2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	480e      	ldr	r0, [pc, #56]	; (8003cf4 <LCD_MspInit+0x188>)
 8003cba:	f7fd f873 	bl	8000da4 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8003cbe:	2002      	movs	r0, #2
 8003cc0:	f7fc ff68 	bl	8000b94 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8003cc4:	4b08      	ldr	r3, [pc, #32]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cc8:	4a07      	ldr	r2, [pc, #28]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003cca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cce:	6593      	str	r3, [r2, #88]	; 0x58
 8003cd0:	4b05      	ldr	r3, [pc, #20]	; (8003ce8 <LCD_MspInit+0x17c>)
 8003cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cd8:	60bb      	str	r3, [r7, #8]
 8003cda:	68bb      	ldr	r3, [r7, #8]
}
 8003cdc:	bf00      	nop
 8003cde:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	48000400 	.word	0x48000400
 8003cf0:	48000800 	.word	0x48000800
 8003cf4:	48000c00 	.word	0x48000c00

08003cf8 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b085      	sub	sp, #20
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	460b      	mov	r3, r1
 8003d02:	70fb      	strb	r3, [r7, #3]
 8003d04:	4613      	mov	r3, r2
 8003d06:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	737b      	strb	r3, [r7, #13]
 8003d10:	2300      	movs	r3, #0
 8003d12:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b2f      	cmp	r3, #47	; 0x2f
 8003d1a:	d04d      	beq.n	8003db8 <Convert+0xc0>
 8003d1c:	2b2f      	cmp	r3, #47	; 0x2f
 8003d1e:	dc11      	bgt.n	8003d44 <Convert+0x4c>
 8003d20:	2b29      	cmp	r3, #41	; 0x29
 8003d22:	d02e      	beq.n	8003d82 <Convert+0x8a>
 8003d24:	2b29      	cmp	r3, #41	; 0x29
 8003d26:	dc06      	bgt.n	8003d36 <Convert+0x3e>
 8003d28:	2b25      	cmp	r3, #37	; 0x25
 8003d2a:	d04c      	beq.n	8003dc6 <Convert+0xce>
 8003d2c:	2b28      	cmp	r3, #40	; 0x28
 8003d2e:	d025      	beq.n	8003d7c <Convert+0x84>
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d01c      	beq.n	8003d6e <Convert+0x76>
 8003d34:	e057      	b.n	8003de6 <Convert+0xee>
 8003d36:	2b2b      	cmp	r3, #43	; 0x2b
 8003d38:	d03a      	beq.n	8003db0 <Convert+0xb8>
 8003d3a:	2b2b      	cmp	r3, #43	; 0x2b
 8003d3c:	db1a      	blt.n	8003d74 <Convert+0x7c>
 8003d3e:	2b2d      	cmp	r3, #45	; 0x2d
 8003d40:	d032      	beq.n	8003da8 <Convert+0xb0>
 8003d42:	e050      	b.n	8003de6 <Convert+0xee>
 8003d44:	2b6d      	cmp	r3, #109	; 0x6d
 8003d46:	d023      	beq.n	8003d90 <Convert+0x98>
 8003d48:	2b6d      	cmp	r3, #109	; 0x6d
 8003d4a:	dc04      	bgt.n	8003d56 <Convert+0x5e>
 8003d4c:	2b39      	cmp	r3, #57	; 0x39
 8003d4e:	dd42      	ble.n	8003dd6 <Convert+0xde>
 8003d50:	2b64      	cmp	r3, #100	; 0x64
 8003d52:	d019      	beq.n	8003d88 <Convert+0x90>
 8003d54:	e047      	b.n	8003de6 <Convert+0xee>
 8003d56:	2bb0      	cmp	r3, #176	; 0xb0
 8003d58:	d031      	beq.n	8003dbe <Convert+0xc6>
 8003d5a:	2bb0      	cmp	r3, #176	; 0xb0
 8003d5c:	dc02      	bgt.n	8003d64 <Convert+0x6c>
 8003d5e:	2b6e      	cmp	r3, #110	; 0x6e
 8003d60:	d01a      	beq.n	8003d98 <Convert+0xa0>
 8003d62:	e040      	b.n	8003de6 <Convert+0xee>
 8003d64:	2bb5      	cmp	r3, #181	; 0xb5
 8003d66:	d01b      	beq.n	8003da0 <Convert+0xa8>
 8003d68:	2bff      	cmp	r3, #255	; 0xff
 8003d6a:	d030      	beq.n	8003dce <Convert+0xd6>
 8003d6c:	e03b      	b.n	8003de6 <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	81fb      	strh	r3, [r7, #14]
      break;
 8003d72:	e057      	b.n	8003e24 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8003d74:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8003d78:	81fb      	strh	r3, [r7, #14]
      break;
 8003d7a:	e053      	b.n	8003e24 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8003d7c:	2328      	movs	r3, #40	; 0x28
 8003d7e:	81fb      	strh	r3, [r7, #14]
      break;
 8003d80:	e050      	b.n	8003e24 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8003d82:	2311      	movs	r3, #17
 8003d84:	81fb      	strh	r3, [r7, #14]
      break;
 8003d86:	e04d      	b.n	8003e24 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 8003d88:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8003d8c:	81fb      	strh	r3, [r7, #14]
      break;
 8003d8e:	e049      	b.n	8003e24 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 8003d90:	f24b 2310 	movw	r3, #45584	; 0xb210
 8003d94:	81fb      	strh	r3, [r7, #14]
      break;
 8003d96:	e045      	b.n	8003e24 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 8003d98:	f242 2310 	movw	r3, #8720	; 0x2210
 8003d9c:	81fb      	strh	r3, [r7, #14]
      break;
 8003d9e:	e041      	b.n	8003e24 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8003da0:	f246 0384 	movw	r3, #24708	; 0x6084
 8003da4:	81fb      	strh	r3, [r7, #14]
      break;
 8003da6:	e03d      	b.n	8003e24 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8003da8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003dac:	81fb      	strh	r3, [r7, #14]
      break;
 8003dae:	e039      	b.n	8003e24 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8003db0:	f24a 0314 	movw	r3, #40980	; 0xa014
 8003db4:	81fb      	strh	r3, [r7, #14]
      break;
 8003db6:	e035      	b.n	8003e24 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8003db8:	23c0      	movs	r3, #192	; 0xc0
 8003dba:	81fb      	strh	r3, [r7, #14]
      break;  
 8003dbc:	e032      	b.n	8003e24 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 8003dbe:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8003dc2:	81fb      	strh	r3, [r7, #14]
      break;  
 8003dc4:	e02e      	b.n	8003e24 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 8003dc6:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8003dca:	81fb      	strh	r3, [r7, #14]
      break;
 8003dcc:	e02a      	b.n	8003e24 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8003dce:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8003dd2:	81fb      	strh	r3, [r7, #14]
      break ;
 8003dd4:	e026      	b.n	8003e24 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	3b30      	subs	r3, #48	; 0x30
 8003ddc:	4a28      	ldr	r2, [pc, #160]	; (8003e80 <Convert+0x188>)
 8003dde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003de2:	81fb      	strh	r3, [r7, #14]
      break;
 8003de4:	e01e      	b.n	8003e24 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	2b5a      	cmp	r3, #90	; 0x5a
 8003dec:	d80a      	bhi.n	8003e04 <Convert+0x10c>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	2b40      	cmp	r3, #64	; 0x40
 8003df4:	d906      	bls.n	8003e04 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	3b41      	subs	r3, #65	; 0x41
 8003dfc:	4a21      	ldr	r2, [pc, #132]	; (8003e84 <Convert+0x18c>)
 8003dfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e02:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	2b7a      	cmp	r3, #122	; 0x7a
 8003e0a:	d80a      	bhi.n	8003e22 <Convert+0x12a>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	2b60      	cmp	r3, #96	; 0x60
 8003e12:	d906      	bls.n	8003e22 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	3b61      	subs	r3, #97	; 0x61
 8003e1a:	4a1a      	ldr	r2, [pc, #104]	; (8003e84 <Convert+0x18c>)
 8003e1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e20:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8003e22:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8003e24:	78fb      	ldrb	r3, [r7, #3]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d103      	bne.n	8003e32 <Convert+0x13a>
  {
    ch |= 0x0002;
 8003e2a:	89fb      	ldrh	r3, [r7, #14]
 8003e2c:	f043 0302 	orr.w	r3, r3, #2
 8003e30:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8003e32:	78bb      	ldrb	r3, [r7, #2]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d103      	bne.n	8003e40 <Convert+0x148>
  {
    ch |= 0x0020;
 8003e38:	89fb      	ldrh	r3, [r7, #14]
 8003e3a:	f043 0320 	orr.w	r3, r3, #32
 8003e3e:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8003e40:	230c      	movs	r3, #12
 8003e42:	737b      	strb	r3, [r7, #13]
 8003e44:	2300      	movs	r3, #0
 8003e46:	733b      	strb	r3, [r7, #12]
 8003e48:	e010      	b.n	8003e6c <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8003e4a:	89fa      	ldrh	r2, [r7, #14]
 8003e4c:	7b7b      	ldrb	r3, [r7, #13]
 8003e4e:	fa42 f303 	asr.w	r3, r2, r3
 8003e52:	461a      	mov	r2, r3
 8003e54:	7b3b      	ldrb	r3, [r7, #12]
 8003e56:	f002 020f 	and.w	r2, r2, #15
 8003e5a:	490b      	ldr	r1, [pc, #44]	; (8003e88 <Convert+0x190>)
 8003e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8003e60:	7b7b      	ldrb	r3, [r7, #13]
 8003e62:	3b04      	subs	r3, #4
 8003e64:	737b      	strb	r3, [r7, #13]
 8003e66:	7b3b      	ldrb	r3, [r7, #12]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	733b      	strb	r3, [r7, #12]
 8003e6c:	7b3b      	ldrb	r3, [r7, #12]
 8003e6e:	2b03      	cmp	r3, #3
 8003e70:	d9eb      	bls.n	8003e4a <Convert+0x152>
  }
}
 8003e72:	bf00      	nop
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	0800518c 	.word	0x0800518c
 8003e84:	08005158 	.word	0x08005158
 8003e88:	20000124 	.word	0x20000124

08003e8c <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	4608      	mov	r0, r1
 8003e96:	4611      	mov	r1, r2
 8003e98:	461a      	mov	r2, r3
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	70fb      	strb	r3, [r7, #3]
 8003e9e:	460b      	mov	r3, r1
 8003ea0:	70bb      	strb	r3, [r7, #2]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8003eaa:	78ba      	ldrb	r2, [r7, #2]
 8003eac:	78fb      	ldrb	r3, [r7, #3]
 8003eae:	4619      	mov	r1, r3
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7ff ff21 	bl	8003cf8 <Convert>

  switch (Position)
 8003eb6:	787b      	ldrb	r3, [r7, #1]
 8003eb8:	2b05      	cmp	r3, #5
 8003eba:	f200 835b 	bhi.w	8004574 <WriteChar+0x6e8>
 8003ebe:	a201      	add	r2, pc, #4	; (adr r2, 8003ec4 <WriteChar+0x38>)
 8003ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec4:	08003edd 	.word	0x08003edd
 8003ec8:	08003fd7 	.word	0x08003fd7
 8003ecc:	080040f1 	.word	0x080040f1
 8003ed0:	080041f3 	.word	0x080041f3
 8003ed4:	08004321 	.word	0x08004321
 8003ed8:	0800446b 	.word	0x0800446b
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003edc:	4b80      	ldr	r3, [pc, #512]	; (80040e0 <WriteChar+0x254>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	011b      	lsls	r3, r3, #4
 8003ee2:	f003 0210 	and.w	r2, r3, #16
 8003ee6:	4b7e      	ldr	r3, [pc, #504]	; (80040e0 <WriteChar+0x254>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	085b      	lsrs	r3, r3, #1
 8003eec:	05db      	lsls	r3, r3, #23
 8003eee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ef2:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003ef4:	4b7a      	ldr	r3, [pc, #488]	; (80040e0 <WriteChar+0x254>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	089b      	lsrs	r3, r3, #2
 8003efa:	059b      	lsls	r3, r3, #22
 8003efc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f00:	431a      	orrs	r2, r3
 8003f02:	4b77      	ldr	r3, [pc, #476]	; (80040e0 <WriteChar+0x254>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4a74      	ldr	r2, [pc, #464]	; (80040e4 <WriteChar+0x258>)
 8003f12:	2100      	movs	r1, #0
 8003f14:	4874      	ldr	r0, [pc, #464]	; (80040e8 <WriteChar+0x25c>)
 8003f16:	f7fd ff1f 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003f1a:	4b71      	ldr	r3, [pc, #452]	; (80040e0 <WriteChar+0x254>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	f003 0210 	and.w	r2, r3, #16
 8003f24:	4b6e      	ldr	r3, [pc, #440]	; (80040e0 <WriteChar+0x254>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	085b      	lsrs	r3, r3, #1
 8003f2a:	05db      	lsls	r3, r3, #23
 8003f2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f30:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003f32:	4b6b      	ldr	r3, [pc, #428]	; (80040e0 <WriteChar+0x254>)
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	089b      	lsrs	r3, r3, #2
 8003f38:	059b      	lsls	r3, r3, #22
 8003f3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	4b67      	ldr	r3, [pc, #412]	; (80040e0 <WriteChar+0x254>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4a65      	ldr	r2, [pc, #404]	; (80040e4 <WriteChar+0x258>)
 8003f50:	2102      	movs	r1, #2
 8003f52:	4865      	ldr	r0, [pc, #404]	; (80040e8 <WriteChar+0x25c>)
 8003f54:	f7fd ff00 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003f58:	4b61      	ldr	r3, [pc, #388]	; (80040e0 <WriteChar+0x254>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	011b      	lsls	r3, r3, #4
 8003f5e:	f003 0210 	and.w	r2, r3, #16
 8003f62:	4b5f      	ldr	r3, [pc, #380]	; (80040e0 <WriteChar+0x254>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	085b      	lsrs	r3, r3, #1
 8003f68:	05db      	lsls	r3, r3, #23
 8003f6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f6e:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003f70:	4b5b      	ldr	r3, [pc, #364]	; (80040e0 <WriteChar+0x254>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	089b      	lsrs	r3, r3, #2
 8003f76:	059b      	lsls	r3, r3, #22
 8003f78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	4b58      	ldr	r3, [pc, #352]	; (80040e0 <WriteChar+0x254>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4a55      	ldr	r2, [pc, #340]	; (80040e4 <WriteChar+0x258>)
 8003f8e:	2104      	movs	r1, #4
 8003f90:	4855      	ldr	r0, [pc, #340]	; (80040e8 <WriteChar+0x25c>)
 8003f92:	f7fd fee1 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003f96:	4b52      	ldr	r3, [pc, #328]	; (80040e0 <WriteChar+0x254>)
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	f003 0210 	and.w	r2, r3, #16
 8003fa0:	4b4f      	ldr	r3, [pc, #316]	; (80040e0 <WriteChar+0x254>)
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	085b      	lsrs	r3, r3, #1
 8003fa6:	05db      	lsls	r3, r3, #23
 8003fa8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fac:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8003fae:	4b4c      	ldr	r3, [pc, #304]	; (80040e0 <WriteChar+0x254>)
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	089b      	lsrs	r3, r3, #2
 8003fb4:	059b      	lsls	r3, r3, #22
 8003fb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	4b48      	ldr	r3, [pc, #288]	; (80040e0 <WriteChar+0x254>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	4a46      	ldr	r2, [pc, #280]	; (80040e4 <WriteChar+0x258>)
 8003fcc:	2106      	movs	r1, #6
 8003fce:	4846      	ldr	r0, [pc, #280]	; (80040e8 <WriteChar+0x25c>)
 8003fd0:	f7fd fec2 	bl	8001d58 <HAL_LCD_Write>
      break;
 8003fd4:	e2cf      	b.n	8004576 <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003fd6:	4b42      	ldr	r3, [pc, #264]	; (80040e0 <WriteChar+0x254>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	019b      	lsls	r3, r3, #6
 8003fdc:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8003fe0:	4b3f      	ldr	r3, [pc, #252]	; (80040e0 <WriteChar+0x254>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	085b      	lsrs	r3, r3, #1
 8003fe6:	035b      	lsls	r3, r3, #13
 8003fe8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003fec:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8003fee:	4b3c      	ldr	r3, [pc, #240]	; (80040e0 <WriteChar+0x254>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	089b      	lsrs	r3, r3, #2
 8003ff4:	031b      	lsls	r3, r3, #12
 8003ff6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	4b38      	ldr	r3, [pc, #224]	; (80040e0 <WriteChar+0x254>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	08db      	lsrs	r3, r3, #3
 8004002:	015b      	lsls	r3, r3, #5
 8004004:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004008:	4313      	orrs	r3, r2
 800400a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4a37      	ldr	r2, [pc, #220]	; (80040ec <WriteChar+0x260>)
 8004010:	2100      	movs	r1, #0
 8004012:	4835      	ldr	r0, [pc, #212]	; (80040e8 <WriteChar+0x25c>)
 8004014:	f7fd fea0 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004018:	4b31      	ldr	r3, [pc, #196]	; (80040e0 <WriteChar+0x254>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	019b      	lsls	r3, r3, #6
 800401e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004022:	4b2f      	ldr	r3, [pc, #188]	; (80040e0 <WriteChar+0x254>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	085b      	lsrs	r3, r3, #1
 8004028:	035b      	lsls	r3, r3, #13
 800402a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800402e:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004030:	4b2b      	ldr	r3, [pc, #172]	; (80040e0 <WriteChar+0x254>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	089b      	lsrs	r3, r3, #2
 8004036:	031b      	lsls	r3, r3, #12
 8004038:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800403c:	431a      	orrs	r2, r3
 800403e:	4b28      	ldr	r3, [pc, #160]	; (80040e0 <WriteChar+0x254>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	08db      	lsrs	r3, r3, #3
 8004044:	015b      	lsls	r3, r3, #5
 8004046:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	4a26      	ldr	r2, [pc, #152]	; (80040ec <WriteChar+0x260>)
 8004052:	2102      	movs	r1, #2
 8004054:	4824      	ldr	r0, [pc, #144]	; (80040e8 <WriteChar+0x25c>)
 8004056:	f7fd fe7f 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800405a:	4b21      	ldr	r3, [pc, #132]	; (80040e0 <WriteChar+0x254>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	019b      	lsls	r3, r3, #6
 8004060:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004064:	4b1e      	ldr	r3, [pc, #120]	; (80040e0 <WriteChar+0x254>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	085b      	lsrs	r3, r3, #1
 800406a:	035b      	lsls	r3, r3, #13
 800406c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004070:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004072:	4b1b      	ldr	r3, [pc, #108]	; (80040e0 <WriteChar+0x254>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	089b      	lsrs	r3, r3, #2
 8004078:	031b      	lsls	r3, r3, #12
 800407a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800407e:	431a      	orrs	r2, r3
 8004080:	4b17      	ldr	r3, [pc, #92]	; (80040e0 <WriteChar+0x254>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	08db      	lsrs	r3, r3, #3
 8004086:	015b      	lsls	r3, r3, #5
 8004088:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800408c:	4313      	orrs	r3, r2
 800408e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4a16      	ldr	r2, [pc, #88]	; (80040ec <WriteChar+0x260>)
 8004094:	2104      	movs	r1, #4
 8004096:	4814      	ldr	r0, [pc, #80]	; (80040e8 <WriteChar+0x25c>)
 8004098:	f7fd fe5e 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800409c:	4b10      	ldr	r3, [pc, #64]	; (80040e0 <WriteChar+0x254>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	019b      	lsls	r3, r3, #6
 80040a2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80040a6:	4b0e      	ldr	r3, [pc, #56]	; (80040e0 <WriteChar+0x254>)
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	085b      	lsrs	r3, r3, #1
 80040ac:	035b      	lsls	r3, r3, #13
 80040ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040b2:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80040b4:	4b0a      	ldr	r3, [pc, #40]	; (80040e0 <WriteChar+0x254>)
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	089b      	lsrs	r3, r3, #2
 80040ba:	031b      	lsls	r3, r3, #12
 80040bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040c0:	431a      	orrs	r2, r3
 80040c2:	4b07      	ldr	r3, [pc, #28]	; (80040e0 <WriteChar+0x254>)
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	08db      	lsrs	r3, r3, #3
 80040c8:	015b      	lsls	r3, r3, #5
 80040ca:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	4a05      	ldr	r2, [pc, #20]	; (80040ec <WriteChar+0x260>)
 80040d6:	2106      	movs	r1, #6
 80040d8:	4803      	ldr	r0, [pc, #12]	; (80040e8 <WriteChar+0x25c>)
 80040da:	f7fd fe3d 	bl	8001d58 <HAL_LCD_Write>
      break;
 80040de:	e24a      	b.n	8004576 <WriteChar+0x6ea>
 80040e0:	20000124 	.word	0x20000124
 80040e4:	ff3fffe7 	.word	0xff3fffe7
 80040e8:	20000134 	.word	0x20000134
 80040ec:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80040f0:	4b88      	ldr	r3, [pc, #544]	; (8004314 <WriteChar+0x488>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	03db      	lsls	r3, r3, #15
 80040f6:	b29a      	uxth	r2, r3
 80040f8:	4b86      	ldr	r3, [pc, #536]	; (8004314 <WriteChar+0x488>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	085b      	lsrs	r3, r3, #1
 80040fe:	075b      	lsls	r3, r3, #29
 8004100:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004104:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004106:	4b83      	ldr	r3, [pc, #524]	; (8004314 <WriteChar+0x488>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	089b      	lsrs	r3, r3, #2
 800410c:	071b      	lsls	r3, r3, #28
 800410e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004112:	431a      	orrs	r2, r3
 8004114:	4b7f      	ldr	r3, [pc, #508]	; (8004314 <WriteChar+0x488>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	08db      	lsrs	r3, r3, #3
 800411a:	039b      	lsls	r3, r3, #14
 800411c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004120:	4313      	orrs	r3, r2
 8004122:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	4a7c      	ldr	r2, [pc, #496]	; (8004318 <WriteChar+0x48c>)
 8004128:	2100      	movs	r1, #0
 800412a:	487c      	ldr	r0, [pc, #496]	; (800431c <WriteChar+0x490>)
 800412c:	f7fd fe14 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004130:	4b78      	ldr	r3, [pc, #480]	; (8004314 <WriteChar+0x488>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	03db      	lsls	r3, r3, #15
 8004136:	b29a      	uxth	r2, r3
 8004138:	4b76      	ldr	r3, [pc, #472]	; (8004314 <WriteChar+0x488>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	085b      	lsrs	r3, r3, #1
 800413e:	075b      	lsls	r3, r3, #29
 8004140:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004144:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004146:	4b73      	ldr	r3, [pc, #460]	; (8004314 <WriteChar+0x488>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	089b      	lsrs	r3, r3, #2
 800414c:	071b      	lsls	r3, r3, #28
 800414e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004152:	431a      	orrs	r2, r3
 8004154:	4b6f      	ldr	r3, [pc, #444]	; (8004314 <WriteChar+0x488>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	08db      	lsrs	r3, r3, #3
 800415a:	039b      	lsls	r3, r3, #14
 800415c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004160:	4313      	orrs	r3, r2
 8004162:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4a6c      	ldr	r2, [pc, #432]	; (8004318 <WriteChar+0x48c>)
 8004168:	2102      	movs	r1, #2
 800416a:	486c      	ldr	r0, [pc, #432]	; (800431c <WriteChar+0x490>)
 800416c:	f7fd fdf4 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004170:	4b68      	ldr	r3, [pc, #416]	; (8004314 <WriteChar+0x488>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	03db      	lsls	r3, r3, #15
 8004176:	b29a      	uxth	r2, r3
 8004178:	4b66      	ldr	r3, [pc, #408]	; (8004314 <WriteChar+0x488>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	085b      	lsrs	r3, r3, #1
 800417e:	075b      	lsls	r3, r3, #29
 8004180:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004184:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004186:	4b63      	ldr	r3, [pc, #396]	; (8004314 <WriteChar+0x488>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	089b      	lsrs	r3, r3, #2
 800418c:	071b      	lsls	r3, r3, #28
 800418e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004192:	431a      	orrs	r2, r3
 8004194:	4b5f      	ldr	r3, [pc, #380]	; (8004314 <WriteChar+0x488>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	08db      	lsrs	r3, r3, #3
 800419a:	039b      	lsls	r3, r3, #14
 800419c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4a5c      	ldr	r2, [pc, #368]	; (8004318 <WriteChar+0x48c>)
 80041a8:	2104      	movs	r1, #4
 80041aa:	485c      	ldr	r0, [pc, #368]	; (800431c <WriteChar+0x490>)
 80041ac:	f7fd fdd4 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80041b0:	4b58      	ldr	r3, [pc, #352]	; (8004314 <WriteChar+0x488>)
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	03db      	lsls	r3, r3, #15
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	4b56      	ldr	r3, [pc, #344]	; (8004314 <WriteChar+0x488>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	085b      	lsrs	r3, r3, #1
 80041be:	075b      	lsls	r3, r3, #29
 80041c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80041c4:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80041c6:	4b53      	ldr	r3, [pc, #332]	; (8004314 <WriteChar+0x488>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	089b      	lsrs	r3, r3, #2
 80041cc:	071b      	lsls	r3, r3, #28
 80041ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d2:	431a      	orrs	r2, r3
 80041d4:	4b4f      	ldr	r3, [pc, #316]	; (8004314 <WriteChar+0x488>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	08db      	lsrs	r3, r3, #3
 80041da:	039b      	lsls	r3, r3, #14
 80041dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4a4c      	ldr	r2, [pc, #304]	; (8004318 <WriteChar+0x48c>)
 80041e8:	2106      	movs	r1, #6
 80041ea:	484c      	ldr	r0, [pc, #304]	; (800431c <WriteChar+0x490>)
 80041ec:	f7fd fdb4 	bl	8001d58 <HAL_LCD_Write>
      break;
 80041f0:	e1c1      	b.n	8004576 <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80041f2:	4b48      	ldr	r3, [pc, #288]	; (8004314 <WriteChar+0x488>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	07da      	lsls	r2, r3, #31
 80041f8:	4b46      	ldr	r3, [pc, #280]	; (8004314 <WriteChar+0x488>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	08db      	lsrs	r3, r3, #3
 80041fe:	079b      	lsls	r3, r3, #30
 8004200:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004204:	4313      	orrs	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800420e:	2100      	movs	r1, #0
 8004210:	4842      	ldr	r0, [pc, #264]	; (800431c <WriteChar+0x490>)
 8004212:	f7fd fda1 	bl	8001d58 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004216:	4b3f      	ldr	r3, [pc, #252]	; (8004314 <WriteChar+0x488>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0202 	and.w	r2, r3, #2
 800421e:	4b3d      	ldr	r3, [pc, #244]	; (8004314 <WriteChar+0x488>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	089b      	lsrs	r3, r3, #2
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	4313      	orrs	r3, r2
 800422a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f06f 0203 	mvn.w	r2, #3
 8004232:	2101      	movs	r1, #1
 8004234:	4839      	ldr	r0, [pc, #228]	; (800431c <WriteChar+0x490>)
 8004236:	f7fd fd8f 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800423a:	4b36      	ldr	r3, [pc, #216]	; (8004314 <WriteChar+0x488>)
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	07da      	lsls	r2, r3, #31
 8004240:	4b34      	ldr	r3, [pc, #208]	; (8004314 <WriteChar+0x488>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	08db      	lsrs	r3, r3, #3
 8004246:	079b      	lsls	r3, r3, #30
 8004248:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800424c:	4313      	orrs	r3, r2
 800424e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004256:	2102      	movs	r1, #2
 8004258:	4830      	ldr	r0, [pc, #192]	; (800431c <WriteChar+0x490>)
 800425a:	f7fd fd7d 	bl	8001d58 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800425e:	4b2d      	ldr	r3, [pc, #180]	; (8004314 <WriteChar+0x488>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f003 0202 	and.w	r2, r3, #2
 8004266:	4b2b      	ldr	r3, [pc, #172]	; (8004314 <WriteChar+0x488>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	089b      	lsrs	r3, r3, #2
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f06f 0203 	mvn.w	r2, #3
 800427a:	2103      	movs	r1, #3
 800427c:	4827      	ldr	r0, [pc, #156]	; (800431c <WriteChar+0x490>)
 800427e:	f7fd fd6b 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004282:	4b24      	ldr	r3, [pc, #144]	; (8004314 <WriteChar+0x488>)
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	07da      	lsls	r2, r3, #31
 8004288:	4b22      	ldr	r3, [pc, #136]	; (8004314 <WriteChar+0x488>)
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	08db      	lsrs	r3, r3, #3
 800428e:	079b      	lsls	r3, r3, #30
 8004290:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004294:	4313      	orrs	r3, r2
 8004296:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800429e:	2104      	movs	r1, #4
 80042a0:	481e      	ldr	r0, [pc, #120]	; (800431c <WriteChar+0x490>)
 80042a2:	f7fd fd59 	bl	8001d58 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80042a6:	4b1b      	ldr	r3, [pc, #108]	; (8004314 <WriteChar+0x488>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 0202 	and.w	r2, r3, #2
 80042ae:	4b19      	ldr	r3, [pc, #100]	; (8004314 <WriteChar+0x488>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	089b      	lsrs	r3, r3, #2
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	4313      	orrs	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f06f 0203 	mvn.w	r2, #3
 80042c2:	2105      	movs	r1, #5
 80042c4:	4815      	ldr	r0, [pc, #84]	; (800431c <WriteChar+0x490>)
 80042c6:	f7fd fd47 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80042ca:	4b12      	ldr	r3, [pc, #72]	; (8004314 <WriteChar+0x488>)
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	07da      	lsls	r2, r3, #31
 80042d0:	4b10      	ldr	r3, [pc, #64]	; (8004314 <WriteChar+0x488>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	08db      	lsrs	r3, r3, #3
 80042d6:	079b      	lsls	r3, r3, #30
 80042d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80042dc:	4313      	orrs	r3, r2
 80042de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80042e6:	2106      	movs	r1, #6
 80042e8:	480c      	ldr	r0, [pc, #48]	; (800431c <WriteChar+0x490>)
 80042ea:	f7fd fd35 	bl	8001d58 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80042ee:	4b09      	ldr	r3, [pc, #36]	; (8004314 <WriteChar+0x488>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f003 0202 	and.w	r2, r3, #2
 80042f6:	4b07      	ldr	r3, [pc, #28]	; (8004314 <WriteChar+0x488>)
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	089b      	lsrs	r3, r3, #2
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	4313      	orrs	r3, r2
 8004302:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f06f 0203 	mvn.w	r2, #3
 800430a:	2107      	movs	r1, #7
 800430c:	4803      	ldr	r0, [pc, #12]	; (800431c <WriteChar+0x490>)
 800430e:	f7fd fd23 	bl	8001d58 <HAL_LCD_Write>
      break;
 8004312:	e130      	b.n	8004576 <WriteChar+0x6ea>
 8004314:	20000124 	.word	0x20000124
 8004318:	cfff3fff 	.word	0xcfff3fff
 800431c:	20000134 	.word	0x20000134
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004320:	4b97      	ldr	r3, [pc, #604]	; (8004580 <WriteChar+0x6f4>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	085b      	lsrs	r3, r3, #1
 8004326:	065b      	lsls	r3, r3, #25
 8004328:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800432c:	4b94      	ldr	r3, [pc, #592]	; (8004580 <WriteChar+0x6f4>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	089b      	lsrs	r3, r3, #2
 8004332:	061b      	lsls	r3, r3, #24
 8004334:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004338:	4313      	orrs	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004342:	2100      	movs	r1, #0
 8004344:	488f      	ldr	r0, [pc, #572]	; (8004584 <WriteChar+0x6f8>)
 8004346:	f7fd fd07 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800434a:	4b8d      	ldr	r3, [pc, #564]	; (8004580 <WriteChar+0x6f4>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	f003 0208 	and.w	r2, r3, #8
 8004354:	4b8a      	ldr	r3, [pc, #552]	; (8004580 <WriteChar+0x6f4>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	08db      	lsrs	r3, r3, #3
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	f003 0304 	and.w	r3, r3, #4
 8004360:	4313      	orrs	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f06f 020c 	mvn.w	r2, #12
 800436a:	2101      	movs	r1, #1
 800436c:	4885      	ldr	r0, [pc, #532]	; (8004584 <WriteChar+0x6f8>)
 800436e:	f7fd fcf3 	bl	8001d58 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004372:	4b83      	ldr	r3, [pc, #524]	; (8004580 <WriteChar+0x6f4>)
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	085b      	lsrs	r3, r3, #1
 8004378:	065b      	lsls	r3, r3, #25
 800437a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800437e:	4b80      	ldr	r3, [pc, #512]	; (8004580 <WriteChar+0x6f4>)
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	089b      	lsrs	r3, r3, #2
 8004384:	061b      	lsls	r3, r3, #24
 8004386:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800438a:	4313      	orrs	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004394:	2102      	movs	r1, #2
 8004396:	487b      	ldr	r0, [pc, #492]	; (8004584 <WriteChar+0x6f8>)
 8004398:	f7fd fcde 	bl	8001d58 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800439c:	4b78      	ldr	r3, [pc, #480]	; (8004580 <WriteChar+0x6f4>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	f003 0208 	and.w	r2, r3, #8
 80043a6:	4b76      	ldr	r3, [pc, #472]	; (8004580 <WriteChar+0x6f4>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	08db      	lsrs	r3, r3, #3
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	f003 0304 	and.w	r3, r3, #4
 80043b2:	4313      	orrs	r3, r2
 80043b4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f06f 020c 	mvn.w	r2, #12
 80043bc:	2103      	movs	r1, #3
 80043be:	4871      	ldr	r0, [pc, #452]	; (8004584 <WriteChar+0x6f8>)
 80043c0:	f7fd fcca 	bl	8001d58 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80043c4:	4b6e      	ldr	r3, [pc, #440]	; (8004580 <WriteChar+0x6f4>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	085b      	lsrs	r3, r3, #1
 80043ca:	065b      	lsls	r3, r3, #25
 80043cc:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80043d0:	4b6b      	ldr	r3, [pc, #428]	; (8004580 <WriteChar+0x6f4>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	089b      	lsrs	r3, r3, #2
 80043d6:	061b      	lsls	r3, r3, #24
 80043d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043dc:	4313      	orrs	r3, r2
 80043de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80043e6:	2104      	movs	r1, #4
 80043e8:	4866      	ldr	r0, [pc, #408]	; (8004584 <WriteChar+0x6f8>)
 80043ea:	f7fd fcb5 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80043ee:	4b64      	ldr	r3, [pc, #400]	; (8004580 <WriteChar+0x6f4>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	00db      	lsls	r3, r3, #3
 80043f4:	f003 0208 	and.w	r2, r3, #8
 80043f8:	4b61      	ldr	r3, [pc, #388]	; (8004580 <WriteChar+0x6f4>)
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	08db      	lsrs	r3, r3, #3
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	4313      	orrs	r3, r2
 8004406:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f06f 020c 	mvn.w	r2, #12
 800440e:	2105      	movs	r1, #5
 8004410:	485c      	ldr	r0, [pc, #368]	; (8004584 <WriteChar+0x6f8>)
 8004412:	f7fd fca1 	bl	8001d58 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004416:	4b5a      	ldr	r3, [pc, #360]	; (8004580 <WriteChar+0x6f4>)
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	085b      	lsrs	r3, r3, #1
 800441c:	065b      	lsls	r3, r3, #25
 800441e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004422:	4b57      	ldr	r3, [pc, #348]	; (8004580 <WriteChar+0x6f4>)
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	089b      	lsrs	r3, r3, #2
 8004428:	061b      	lsls	r3, r3, #24
 800442a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004438:	2106      	movs	r1, #6
 800443a:	4852      	ldr	r0, [pc, #328]	; (8004584 <WriteChar+0x6f8>)
 800443c:	f7fd fc8c 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004440:	4b4f      	ldr	r3, [pc, #316]	; (8004580 <WriteChar+0x6f4>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	f003 0208 	and.w	r2, r3, #8
 800444a:	4b4d      	ldr	r3, [pc, #308]	; (8004580 <WriteChar+0x6f4>)
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	08db      	lsrs	r3, r3, #3
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	f003 0304 	and.w	r3, r3, #4
 8004456:	4313      	orrs	r3, r2
 8004458:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f06f 020c 	mvn.w	r2, #12
 8004460:	2107      	movs	r1, #7
 8004462:	4848      	ldr	r0, [pc, #288]	; (8004584 <WriteChar+0x6f8>)
 8004464:	f7fd fc78 	bl	8001d58 <HAL_LCD_Write>
      break;
 8004468:	e085      	b.n	8004576 <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800446a:	4b45      	ldr	r3, [pc, #276]	; (8004580 <WriteChar+0x6f4>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	045b      	lsls	r3, r3, #17
 8004470:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004474:	4b42      	ldr	r3, [pc, #264]	; (8004580 <WriteChar+0x6f4>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	085b      	lsrs	r3, r3, #1
 800447a:	021b      	lsls	r3, r3, #8
 800447c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004480:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004482:	4b3f      	ldr	r3, [pc, #252]	; (8004580 <WriteChar+0x6f4>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	089b      	lsrs	r3, r3, #2
 8004488:	025b      	lsls	r3, r3, #9
 800448a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800448e:	431a      	orrs	r2, r3
 8004490:	4b3b      	ldr	r3, [pc, #236]	; (8004580 <WriteChar+0x6f4>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	08db      	lsrs	r3, r3, #3
 8004496:	069b      	lsls	r3, r3, #26
 8004498:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800449c:	4313      	orrs	r3, r2
 800449e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4a39      	ldr	r2, [pc, #228]	; (8004588 <WriteChar+0x6fc>)
 80044a4:	2100      	movs	r1, #0
 80044a6:	4837      	ldr	r0, [pc, #220]	; (8004584 <WriteChar+0x6f8>)
 80044a8:	f7fd fc56 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80044ac:	4b34      	ldr	r3, [pc, #208]	; (8004580 <WriteChar+0x6f4>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	045b      	lsls	r3, r3, #17
 80044b2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80044b6:	4b32      	ldr	r3, [pc, #200]	; (8004580 <WriteChar+0x6f4>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	085b      	lsrs	r3, r3, #1
 80044bc:	021b      	lsls	r3, r3, #8
 80044be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044c2:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80044c4:	4b2e      	ldr	r3, [pc, #184]	; (8004580 <WriteChar+0x6f4>)
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	089b      	lsrs	r3, r3, #2
 80044ca:	025b      	lsls	r3, r3, #9
 80044cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044d0:	431a      	orrs	r2, r3
 80044d2:	4b2b      	ldr	r3, [pc, #172]	; (8004580 <WriteChar+0x6f4>)
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	08db      	lsrs	r3, r3, #3
 80044d8:	069b      	lsls	r3, r3, #26
 80044da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	4a28      	ldr	r2, [pc, #160]	; (8004588 <WriteChar+0x6fc>)
 80044e6:	2102      	movs	r1, #2
 80044e8:	4826      	ldr	r0, [pc, #152]	; (8004584 <WriteChar+0x6f8>)
 80044ea:	f7fd fc35 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80044ee:	4b24      	ldr	r3, [pc, #144]	; (8004580 <WriteChar+0x6f4>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	045b      	lsls	r3, r3, #17
 80044f4:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80044f8:	4b21      	ldr	r3, [pc, #132]	; (8004580 <WriteChar+0x6f4>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	085b      	lsrs	r3, r3, #1
 80044fe:	021b      	lsls	r3, r3, #8
 8004500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004504:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004506:	4b1e      	ldr	r3, [pc, #120]	; (8004580 <WriteChar+0x6f4>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	089b      	lsrs	r3, r3, #2
 800450c:	025b      	lsls	r3, r3, #9
 800450e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004512:	431a      	orrs	r2, r3
 8004514:	4b1a      	ldr	r3, [pc, #104]	; (8004580 <WriteChar+0x6f4>)
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	08db      	lsrs	r3, r3, #3
 800451a:	069b      	lsls	r3, r3, #26
 800451c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004520:	4313      	orrs	r3, r2
 8004522:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a18      	ldr	r2, [pc, #96]	; (8004588 <WriteChar+0x6fc>)
 8004528:	2104      	movs	r1, #4
 800452a:	4816      	ldr	r0, [pc, #88]	; (8004584 <WriteChar+0x6f8>)
 800452c:	f7fd fc14 	bl	8001d58 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004530:	4b13      	ldr	r3, [pc, #76]	; (8004580 <WriteChar+0x6f4>)
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	045b      	lsls	r3, r3, #17
 8004536:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800453a:	4b11      	ldr	r3, [pc, #68]	; (8004580 <WriteChar+0x6f4>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	085b      	lsrs	r3, r3, #1
 8004540:	021b      	lsls	r3, r3, #8
 8004542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004546:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004548:	4b0d      	ldr	r3, [pc, #52]	; (8004580 <WriteChar+0x6f4>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	089b      	lsrs	r3, r3, #2
 800454e:	025b      	lsls	r3, r3, #9
 8004550:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004554:	431a      	orrs	r2, r3
 8004556:	4b0a      	ldr	r3, [pc, #40]	; (8004580 <WriteChar+0x6f4>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	08db      	lsrs	r3, r3, #3
 800455c:	069b      	lsls	r3, r3, #26
 800455e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004562:	4313      	orrs	r3, r2
 8004564:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	4a07      	ldr	r2, [pc, #28]	; (8004588 <WriteChar+0x6fc>)
 800456a:	2106      	movs	r1, #6
 800456c:	4805      	ldr	r0, [pc, #20]	; (8004584 <WriteChar+0x6f8>)
 800456e:	f7fd fbf3 	bl	8001d58 <HAL_LCD_Write>
      break;
 8004572:	e000      	b.n	8004576 <WriteChar+0x6ea>
    
     default:
      break;
 8004574:	bf00      	nop
  }
}
 8004576:	bf00      	nop
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	20000124 	.word	0x20000124
 8004584:	20000134 	.word	0x20000134
 8004588:	fbfdfcff 	.word	0xfbfdfcff

0800458c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004592:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <HAL_MspInit+0x44>)
 8004594:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004596:	4a0e      	ldr	r2, [pc, #56]	; (80045d0 <HAL_MspInit+0x44>)
 8004598:	f043 0301 	orr.w	r3, r3, #1
 800459c:	6613      	str	r3, [r2, #96]	; 0x60
 800459e:	4b0c      	ldr	r3, [pc, #48]	; (80045d0 <HAL_MspInit+0x44>)
 80045a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	607b      	str	r3, [r7, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045aa:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <HAL_MspInit+0x44>)
 80045ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ae:	4a08      	ldr	r2, [pc, #32]	; (80045d0 <HAL_MspInit+0x44>)
 80045b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045b4:	6593      	str	r3, [r2, #88]	; 0x58
 80045b6:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <HAL_MspInit+0x44>)
 80045b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045be:	603b      	str	r3, [r7, #0]
 80045c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045c2:	bf00      	nop
 80045c4:	370c      	adds	r7, #12
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	40021000 	.word	0x40021000

080045d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b08a      	sub	sp, #40	; 0x28
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045dc:	f107 0314 	add.w	r3, r7, #20
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	605a      	str	r2, [r3, #4]
 80045e6:	609a      	str	r2, [r3, #8]
 80045e8:	60da      	str	r2, [r3, #12]
 80045ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a17      	ldr	r2, [pc, #92]	; (8004650 <HAL_I2C_MspInit+0x7c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d127      	bne.n	8004646 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045f6:	4b17      	ldr	r3, [pc, #92]	; (8004654 <HAL_I2C_MspInit+0x80>)
 80045f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fa:	4a16      	ldr	r2, [pc, #88]	; (8004654 <HAL_I2C_MspInit+0x80>)
 80045fc:	f043 0302 	orr.w	r3, r3, #2
 8004600:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004602:	4b14      	ldr	r3, [pc, #80]	; (8004654 <HAL_I2C_MspInit+0x80>)
 8004604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	613b      	str	r3, [r7, #16]
 800460c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800460e:	23c0      	movs	r3, #192	; 0xc0
 8004610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004612:	2312      	movs	r3, #18
 8004614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004616:	2301      	movs	r3, #1
 8004618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800461a:	2303      	movs	r3, #3
 800461c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800461e:	2304      	movs	r3, #4
 8004620:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004622:	f107 0314 	add.w	r3, r7, #20
 8004626:	4619      	mov	r1, r3
 8004628:	480b      	ldr	r0, [pc, #44]	; (8004658 <HAL_I2C_MspInit+0x84>)
 800462a:	f7fc fbbb 	bl	8000da4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800462e:	4b09      	ldr	r3, [pc, #36]	; (8004654 <HAL_I2C_MspInit+0x80>)
 8004630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004632:	4a08      	ldr	r2, [pc, #32]	; (8004654 <HAL_I2C_MspInit+0x80>)
 8004634:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004638:	6593      	str	r3, [r2, #88]	; 0x58
 800463a:	4b06      	ldr	r3, [pc, #24]	; (8004654 <HAL_I2C_MspInit+0x80>)
 800463c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800463e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004642:	60fb      	str	r3, [r7, #12]
 8004644:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004646:	bf00      	nop
 8004648:	3728      	adds	r7, #40	; 0x28
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40005400 	.word	0x40005400
 8004654:	40021000 	.word	0x40021000
 8004658:	48000400 	.word	0x48000400

0800465c <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b08a      	sub	sp, #40	; 0x28
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004664:	f107 0314 	add.w	r3, r7, #20
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	605a      	str	r2, [r3, #4]
 800466e:	609a      	str	r2, [r3, #8]
 8004670:	60da      	str	r2, [r3, #12]
 8004672:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a26      	ldr	r2, [pc, #152]	; (8004714 <HAL_LCD_MspInit+0xb8>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d145      	bne.n	800470a <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800467e:	4b26      	ldr	r3, [pc, #152]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 8004680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004682:	4a25      	ldr	r2, [pc, #148]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 8004684:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004688:	6593      	str	r3, [r2, #88]	; 0x58
 800468a:	4b23      	ldr	r3, [pc, #140]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 800468c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800468e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004692:	613b      	str	r3, [r7, #16]
 8004694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004696:	4b20      	ldr	r3, [pc, #128]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 8004698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800469a:	4a1f      	ldr	r2, [pc, #124]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 800469c:	f043 0304 	orr.w	r3, r3, #4
 80046a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80046a2:	4b1d      	ldr	r3, [pc, #116]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 80046a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046a6:	f003 0304 	and.w	r3, r3, #4
 80046aa:	60fb      	str	r3, [r7, #12]
 80046ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046ae:	4b1a      	ldr	r3, [pc, #104]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 80046b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046b2:	4a19      	ldr	r2, [pc, #100]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 80046b4:	f043 0301 	orr.w	r3, r3, #1
 80046b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80046ba:	4b17      	ldr	r3, [pc, #92]	; (8004718 <HAL_LCD_MspInit+0xbc>)
 80046bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	60bb      	str	r3, [r7, #8]
 80046c4:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80046c6:	2308      	movs	r3, #8
 80046c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ca:	2302      	movs	r3, #2
 80046cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046d2:	2300      	movs	r3, #0
 80046d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80046d6:	230b      	movs	r3, #11
 80046d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046da:	f107 0314 	add.w	r3, r7, #20
 80046de:	4619      	mov	r1, r3
 80046e0:	480e      	ldr	r0, [pc, #56]	; (800471c <HAL_LCD_MspInit+0xc0>)
 80046e2:	f7fc fb5f 	bl	8000da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80046e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80046ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ec:	2302      	movs	r3, #2
 80046ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f0:	2300      	movs	r3, #0
 80046f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046f4:	2300      	movs	r3, #0
 80046f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80046f8:	230b      	movs	r3, #11
 80046fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046fc:	f107 0314 	add.w	r3, r7, #20
 8004700:	4619      	mov	r1, r3
 8004702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004706:	f7fc fb4d 	bl	8000da4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 800470a:	bf00      	nop
 800470c:	3728      	adds	r7, #40	; 0x28
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	40002400 	.word	0x40002400
 8004718:	40021000 	.word	0x40021000
 800471c:	48000800 	.word	0x48000800

08004720 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004724:	bf00      	nop
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr

0800472e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800472e:	b480      	push	{r7}
 8004730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004732:	e7fe      	b.n	8004732 <HardFault_Handler+0x4>

08004734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004738:	e7fe      	b.n	8004738 <MemManage_Handler+0x4>

0800473a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800473a:	b480      	push	{r7}
 800473c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800473e:	e7fe      	b.n	800473e <BusFault_Handler+0x4>

08004740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004744:	e7fe      	b.n	8004744 <UsageFault_Handler+0x4>

08004746 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004746:	b480      	push	{r7}
 8004748:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800474a:	bf00      	nop
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004758:	bf00      	nop
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr

08004762 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004762:	b480      	push	{r7}
 8004764:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004766:	bf00      	nop
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004774:	f7fc f9ee 	bl	8000b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004778:	bf00      	nop
 800477a:	bd80      	pop	{r7, pc}

0800477c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004784:	4b11      	ldr	r3, [pc, #68]	; (80047cc <_sbrk+0x50>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d102      	bne.n	8004792 <_sbrk+0x16>
		heap_end = &end;
 800478c:	4b0f      	ldr	r3, [pc, #60]	; (80047cc <_sbrk+0x50>)
 800478e:	4a10      	ldr	r2, [pc, #64]	; (80047d0 <_sbrk+0x54>)
 8004790:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004792:	4b0e      	ldr	r3, [pc, #56]	; (80047cc <_sbrk+0x50>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004798:	4b0c      	ldr	r3, [pc, #48]	; (80047cc <_sbrk+0x50>)
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4413      	add	r3, r2
 80047a0:	466a      	mov	r2, sp
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d907      	bls.n	80047b6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80047a6:	f000 f875 	bl	8004894 <__errno>
 80047aa:	4602      	mov	r2, r0
 80047ac:	230c      	movs	r3, #12
 80047ae:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80047b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80047b4:	e006      	b.n	80047c4 <_sbrk+0x48>
	}

	heap_end += incr;
 80047b6:	4b05      	ldr	r3, [pc, #20]	; (80047cc <_sbrk+0x50>)
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4413      	add	r3, r2
 80047be:	4a03      	ldr	r2, [pc, #12]	; (80047cc <_sbrk+0x50>)
 80047c0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80047c2:	68fb      	ldr	r3, [r7, #12]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	2000008c 	.word	0x2000008c
 80047d0:	20000178 	.word	0x20000178

080047d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80047d4:	b480      	push	{r7}
 80047d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80047d8:	4b17      	ldr	r3, [pc, #92]	; (8004838 <SystemInit+0x64>)
 80047da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047de:	4a16      	ldr	r2, [pc, #88]	; (8004838 <SystemInit+0x64>)
 80047e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80047e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80047e8:	4b14      	ldr	r3, [pc, #80]	; (800483c <SystemInit+0x68>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a13      	ldr	r2, [pc, #76]	; (800483c <SystemInit+0x68>)
 80047ee:	f043 0301 	orr.w	r3, r3, #1
 80047f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80047f4:	4b11      	ldr	r3, [pc, #68]	; (800483c <SystemInit+0x68>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80047fa:	4b10      	ldr	r3, [pc, #64]	; (800483c <SystemInit+0x68>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a0f      	ldr	r2, [pc, #60]	; (800483c <SystemInit+0x68>)
 8004800:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004804:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004808:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800480a:	4b0c      	ldr	r3, [pc, #48]	; (800483c <SystemInit+0x68>)
 800480c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004810:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004812:	4b0a      	ldr	r3, [pc, #40]	; (800483c <SystemInit+0x68>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a09      	ldr	r2, [pc, #36]	; (800483c <SystemInit+0x68>)
 8004818:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800481c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800481e:	4b07      	ldr	r3, [pc, #28]	; (800483c <SystemInit+0x68>)
 8004820:	2200      	movs	r2, #0
 8004822:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004824:	4b04      	ldr	r3, [pc, #16]	; (8004838 <SystemInit+0x64>)
 8004826:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800482a:	609a      	str	r2, [r3, #8]
#endif
}
 800482c:	bf00      	nop
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	e000ed00 	.word	0xe000ed00
 800483c:	40021000 	.word	0x40021000

08004840 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004840:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004878 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004844:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004846:	e003      	b.n	8004850 <LoopCopyDataInit>

08004848 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004848:	4b0c      	ldr	r3, [pc, #48]	; (800487c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800484a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800484c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800484e:	3104      	adds	r1, #4

08004850 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004850:	480b      	ldr	r0, [pc, #44]	; (8004880 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004852:	4b0c      	ldr	r3, [pc, #48]	; (8004884 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004854:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004856:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004858:	d3f6      	bcc.n	8004848 <CopyDataInit>
	ldr	r2, =_sbss
 800485a:	4a0b      	ldr	r2, [pc, #44]	; (8004888 <LoopForever+0x12>)
	b	LoopFillZerobss
 800485c:	e002      	b.n	8004864 <LoopFillZerobss>

0800485e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800485e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004860:	f842 3b04 	str.w	r3, [r2], #4

08004864 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004864:	4b09      	ldr	r3, [pc, #36]	; (800488c <LoopForever+0x16>)
	cmp	r2, r3
 8004866:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004868:	d3f9      	bcc.n	800485e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800486a:	f7ff ffb3 	bl	80047d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800486e:	f000 f817 	bl	80048a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004872:	f7fe fe43 	bl	80034fc <main>

08004876 <LoopForever>:

LoopForever:
    b LoopForever
 8004876:	e7fe      	b.n	8004876 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004878:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800487c:	0800527c 	.word	0x0800527c
	ldr	r0, =_sdata
 8004880:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004884:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8004888:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 800488c:	20000174 	.word	0x20000174

08004890 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004890:	e7fe      	b.n	8004890 <ADC1_2_IRQHandler>
	...

08004894 <__errno>:
 8004894:	4b01      	ldr	r3, [pc, #4]	; (800489c <__errno+0x8>)
 8004896:	6818      	ldr	r0, [r3, #0]
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	2000000c 	.word	0x2000000c

080048a0 <__libc_init_array>:
 80048a0:	b570      	push	{r4, r5, r6, lr}
 80048a2:	4e0d      	ldr	r6, [pc, #52]	; (80048d8 <__libc_init_array+0x38>)
 80048a4:	4c0d      	ldr	r4, [pc, #52]	; (80048dc <__libc_init_array+0x3c>)
 80048a6:	1ba4      	subs	r4, r4, r6
 80048a8:	10a4      	asrs	r4, r4, #2
 80048aa:	2500      	movs	r5, #0
 80048ac:	42a5      	cmp	r5, r4
 80048ae:	d109      	bne.n	80048c4 <__libc_init_array+0x24>
 80048b0:	4e0b      	ldr	r6, [pc, #44]	; (80048e0 <__libc_init_array+0x40>)
 80048b2:	4c0c      	ldr	r4, [pc, #48]	; (80048e4 <__libc_init_array+0x44>)
 80048b4:	f000 fc26 	bl	8005104 <_init>
 80048b8:	1ba4      	subs	r4, r4, r6
 80048ba:	10a4      	asrs	r4, r4, #2
 80048bc:	2500      	movs	r5, #0
 80048be:	42a5      	cmp	r5, r4
 80048c0:	d105      	bne.n	80048ce <__libc_init_array+0x2e>
 80048c2:	bd70      	pop	{r4, r5, r6, pc}
 80048c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048c8:	4798      	blx	r3
 80048ca:	3501      	adds	r5, #1
 80048cc:	e7ee      	b.n	80048ac <__libc_init_array+0xc>
 80048ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80048d2:	4798      	blx	r3
 80048d4:	3501      	adds	r5, #1
 80048d6:	e7f2      	b.n	80048be <__libc_init_array+0x1e>
 80048d8:	08005274 	.word	0x08005274
 80048dc:	08005274 	.word	0x08005274
 80048e0:	08005274 	.word	0x08005274
 80048e4:	08005278 	.word	0x08005278

080048e8 <memset>:
 80048e8:	4402      	add	r2, r0
 80048ea:	4603      	mov	r3, r0
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d100      	bne.n	80048f2 <memset+0xa>
 80048f0:	4770      	bx	lr
 80048f2:	f803 1b01 	strb.w	r1, [r3], #1
 80048f6:	e7f9      	b.n	80048ec <memset+0x4>

080048f8 <siprintf>:
 80048f8:	b40e      	push	{r1, r2, r3}
 80048fa:	b500      	push	{lr}
 80048fc:	b09c      	sub	sp, #112	; 0x70
 80048fe:	ab1d      	add	r3, sp, #116	; 0x74
 8004900:	9002      	str	r0, [sp, #8]
 8004902:	9006      	str	r0, [sp, #24]
 8004904:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004908:	4809      	ldr	r0, [pc, #36]	; (8004930 <siprintf+0x38>)
 800490a:	9107      	str	r1, [sp, #28]
 800490c:	9104      	str	r1, [sp, #16]
 800490e:	4909      	ldr	r1, [pc, #36]	; (8004934 <siprintf+0x3c>)
 8004910:	f853 2b04 	ldr.w	r2, [r3], #4
 8004914:	9105      	str	r1, [sp, #20]
 8004916:	6800      	ldr	r0, [r0, #0]
 8004918:	9301      	str	r3, [sp, #4]
 800491a:	a902      	add	r1, sp, #8
 800491c:	f000 f90e 	bl	8004b3c <_svfiprintf_r>
 8004920:	9b02      	ldr	r3, [sp, #8]
 8004922:	2200      	movs	r2, #0
 8004924:	701a      	strb	r2, [r3, #0]
 8004926:	b01c      	add	sp, #112	; 0x70
 8004928:	f85d eb04 	ldr.w	lr, [sp], #4
 800492c:	b003      	add	sp, #12
 800492e:	4770      	bx	lr
 8004930:	2000000c 	.word	0x2000000c
 8004934:	ffff0208 	.word	0xffff0208

08004938 <_free_r>:
 8004938:	b538      	push	{r3, r4, r5, lr}
 800493a:	4605      	mov	r5, r0
 800493c:	2900      	cmp	r1, #0
 800493e:	d045      	beq.n	80049cc <_free_r+0x94>
 8004940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004944:	1f0c      	subs	r4, r1, #4
 8004946:	2b00      	cmp	r3, #0
 8004948:	bfb8      	it	lt
 800494a:	18e4      	addlt	r4, r4, r3
 800494c:	f000 fbaa 	bl	80050a4 <__malloc_lock>
 8004950:	4a1f      	ldr	r2, [pc, #124]	; (80049d0 <_free_r+0x98>)
 8004952:	6813      	ldr	r3, [r2, #0]
 8004954:	4610      	mov	r0, r2
 8004956:	b933      	cbnz	r3, 8004966 <_free_r+0x2e>
 8004958:	6063      	str	r3, [r4, #4]
 800495a:	6014      	str	r4, [r2, #0]
 800495c:	4628      	mov	r0, r5
 800495e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004962:	f000 bba0 	b.w	80050a6 <__malloc_unlock>
 8004966:	42a3      	cmp	r3, r4
 8004968:	d90c      	bls.n	8004984 <_free_r+0x4c>
 800496a:	6821      	ldr	r1, [r4, #0]
 800496c:	1862      	adds	r2, r4, r1
 800496e:	4293      	cmp	r3, r2
 8004970:	bf04      	itt	eq
 8004972:	681a      	ldreq	r2, [r3, #0]
 8004974:	685b      	ldreq	r3, [r3, #4]
 8004976:	6063      	str	r3, [r4, #4]
 8004978:	bf04      	itt	eq
 800497a:	1852      	addeq	r2, r2, r1
 800497c:	6022      	streq	r2, [r4, #0]
 800497e:	6004      	str	r4, [r0, #0]
 8004980:	e7ec      	b.n	800495c <_free_r+0x24>
 8004982:	4613      	mov	r3, r2
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	b10a      	cbz	r2, 800498c <_free_r+0x54>
 8004988:	42a2      	cmp	r2, r4
 800498a:	d9fa      	bls.n	8004982 <_free_r+0x4a>
 800498c:	6819      	ldr	r1, [r3, #0]
 800498e:	1858      	adds	r0, r3, r1
 8004990:	42a0      	cmp	r0, r4
 8004992:	d10b      	bne.n	80049ac <_free_r+0x74>
 8004994:	6820      	ldr	r0, [r4, #0]
 8004996:	4401      	add	r1, r0
 8004998:	1858      	adds	r0, r3, r1
 800499a:	4282      	cmp	r2, r0
 800499c:	6019      	str	r1, [r3, #0]
 800499e:	d1dd      	bne.n	800495c <_free_r+0x24>
 80049a0:	6810      	ldr	r0, [r2, #0]
 80049a2:	6852      	ldr	r2, [r2, #4]
 80049a4:	605a      	str	r2, [r3, #4]
 80049a6:	4401      	add	r1, r0
 80049a8:	6019      	str	r1, [r3, #0]
 80049aa:	e7d7      	b.n	800495c <_free_r+0x24>
 80049ac:	d902      	bls.n	80049b4 <_free_r+0x7c>
 80049ae:	230c      	movs	r3, #12
 80049b0:	602b      	str	r3, [r5, #0]
 80049b2:	e7d3      	b.n	800495c <_free_r+0x24>
 80049b4:	6820      	ldr	r0, [r4, #0]
 80049b6:	1821      	adds	r1, r4, r0
 80049b8:	428a      	cmp	r2, r1
 80049ba:	bf04      	itt	eq
 80049bc:	6811      	ldreq	r1, [r2, #0]
 80049be:	6852      	ldreq	r2, [r2, #4]
 80049c0:	6062      	str	r2, [r4, #4]
 80049c2:	bf04      	itt	eq
 80049c4:	1809      	addeq	r1, r1, r0
 80049c6:	6021      	streq	r1, [r4, #0]
 80049c8:	605c      	str	r4, [r3, #4]
 80049ca:	e7c7      	b.n	800495c <_free_r+0x24>
 80049cc:	bd38      	pop	{r3, r4, r5, pc}
 80049ce:	bf00      	nop
 80049d0:	20000090 	.word	0x20000090

080049d4 <_malloc_r>:
 80049d4:	b570      	push	{r4, r5, r6, lr}
 80049d6:	1ccd      	adds	r5, r1, #3
 80049d8:	f025 0503 	bic.w	r5, r5, #3
 80049dc:	3508      	adds	r5, #8
 80049de:	2d0c      	cmp	r5, #12
 80049e0:	bf38      	it	cc
 80049e2:	250c      	movcc	r5, #12
 80049e4:	2d00      	cmp	r5, #0
 80049e6:	4606      	mov	r6, r0
 80049e8:	db01      	blt.n	80049ee <_malloc_r+0x1a>
 80049ea:	42a9      	cmp	r1, r5
 80049ec:	d903      	bls.n	80049f6 <_malloc_r+0x22>
 80049ee:	230c      	movs	r3, #12
 80049f0:	6033      	str	r3, [r6, #0]
 80049f2:	2000      	movs	r0, #0
 80049f4:	bd70      	pop	{r4, r5, r6, pc}
 80049f6:	f000 fb55 	bl	80050a4 <__malloc_lock>
 80049fa:	4a21      	ldr	r2, [pc, #132]	; (8004a80 <_malloc_r+0xac>)
 80049fc:	6814      	ldr	r4, [r2, #0]
 80049fe:	4621      	mov	r1, r4
 8004a00:	b991      	cbnz	r1, 8004a28 <_malloc_r+0x54>
 8004a02:	4c20      	ldr	r4, [pc, #128]	; (8004a84 <_malloc_r+0xb0>)
 8004a04:	6823      	ldr	r3, [r4, #0]
 8004a06:	b91b      	cbnz	r3, 8004a10 <_malloc_r+0x3c>
 8004a08:	4630      	mov	r0, r6
 8004a0a:	f000 fb17 	bl	800503c <_sbrk_r>
 8004a0e:	6020      	str	r0, [r4, #0]
 8004a10:	4629      	mov	r1, r5
 8004a12:	4630      	mov	r0, r6
 8004a14:	f000 fb12 	bl	800503c <_sbrk_r>
 8004a18:	1c43      	adds	r3, r0, #1
 8004a1a:	d124      	bne.n	8004a66 <_malloc_r+0x92>
 8004a1c:	230c      	movs	r3, #12
 8004a1e:	6033      	str	r3, [r6, #0]
 8004a20:	4630      	mov	r0, r6
 8004a22:	f000 fb40 	bl	80050a6 <__malloc_unlock>
 8004a26:	e7e4      	b.n	80049f2 <_malloc_r+0x1e>
 8004a28:	680b      	ldr	r3, [r1, #0]
 8004a2a:	1b5b      	subs	r3, r3, r5
 8004a2c:	d418      	bmi.n	8004a60 <_malloc_r+0x8c>
 8004a2e:	2b0b      	cmp	r3, #11
 8004a30:	d90f      	bls.n	8004a52 <_malloc_r+0x7e>
 8004a32:	600b      	str	r3, [r1, #0]
 8004a34:	50cd      	str	r5, [r1, r3]
 8004a36:	18cc      	adds	r4, r1, r3
 8004a38:	4630      	mov	r0, r6
 8004a3a:	f000 fb34 	bl	80050a6 <__malloc_unlock>
 8004a3e:	f104 000b 	add.w	r0, r4, #11
 8004a42:	1d23      	adds	r3, r4, #4
 8004a44:	f020 0007 	bic.w	r0, r0, #7
 8004a48:	1ac3      	subs	r3, r0, r3
 8004a4a:	d0d3      	beq.n	80049f4 <_malloc_r+0x20>
 8004a4c:	425a      	negs	r2, r3
 8004a4e:	50e2      	str	r2, [r4, r3]
 8004a50:	e7d0      	b.n	80049f4 <_malloc_r+0x20>
 8004a52:	428c      	cmp	r4, r1
 8004a54:	684b      	ldr	r3, [r1, #4]
 8004a56:	bf16      	itet	ne
 8004a58:	6063      	strne	r3, [r4, #4]
 8004a5a:	6013      	streq	r3, [r2, #0]
 8004a5c:	460c      	movne	r4, r1
 8004a5e:	e7eb      	b.n	8004a38 <_malloc_r+0x64>
 8004a60:	460c      	mov	r4, r1
 8004a62:	6849      	ldr	r1, [r1, #4]
 8004a64:	e7cc      	b.n	8004a00 <_malloc_r+0x2c>
 8004a66:	1cc4      	adds	r4, r0, #3
 8004a68:	f024 0403 	bic.w	r4, r4, #3
 8004a6c:	42a0      	cmp	r0, r4
 8004a6e:	d005      	beq.n	8004a7c <_malloc_r+0xa8>
 8004a70:	1a21      	subs	r1, r4, r0
 8004a72:	4630      	mov	r0, r6
 8004a74:	f000 fae2 	bl	800503c <_sbrk_r>
 8004a78:	3001      	adds	r0, #1
 8004a7a:	d0cf      	beq.n	8004a1c <_malloc_r+0x48>
 8004a7c:	6025      	str	r5, [r4, #0]
 8004a7e:	e7db      	b.n	8004a38 <_malloc_r+0x64>
 8004a80:	20000090 	.word	0x20000090
 8004a84:	20000094 	.word	0x20000094

08004a88 <__ssputs_r>:
 8004a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a8c:	688e      	ldr	r6, [r1, #8]
 8004a8e:	429e      	cmp	r6, r3
 8004a90:	4682      	mov	sl, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	4690      	mov	r8, r2
 8004a96:	4699      	mov	r9, r3
 8004a98:	d837      	bhi.n	8004b0a <__ssputs_r+0x82>
 8004a9a:	898a      	ldrh	r2, [r1, #12]
 8004a9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004aa0:	d031      	beq.n	8004b06 <__ssputs_r+0x7e>
 8004aa2:	6825      	ldr	r5, [r4, #0]
 8004aa4:	6909      	ldr	r1, [r1, #16]
 8004aa6:	1a6f      	subs	r7, r5, r1
 8004aa8:	6965      	ldr	r5, [r4, #20]
 8004aaa:	2302      	movs	r3, #2
 8004aac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ab0:	fb95 f5f3 	sdiv	r5, r5, r3
 8004ab4:	f109 0301 	add.w	r3, r9, #1
 8004ab8:	443b      	add	r3, r7
 8004aba:	429d      	cmp	r5, r3
 8004abc:	bf38      	it	cc
 8004abe:	461d      	movcc	r5, r3
 8004ac0:	0553      	lsls	r3, r2, #21
 8004ac2:	d530      	bpl.n	8004b26 <__ssputs_r+0x9e>
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	f7ff ff85 	bl	80049d4 <_malloc_r>
 8004aca:	4606      	mov	r6, r0
 8004acc:	b950      	cbnz	r0, 8004ae4 <__ssputs_r+0x5c>
 8004ace:	230c      	movs	r3, #12
 8004ad0:	f8ca 3000 	str.w	r3, [sl]
 8004ad4:	89a3      	ldrh	r3, [r4, #12]
 8004ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ada:	81a3      	strh	r3, [r4, #12]
 8004adc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ae4:	463a      	mov	r2, r7
 8004ae6:	6921      	ldr	r1, [r4, #16]
 8004ae8:	f000 fab8 	bl	800505c <memcpy>
 8004aec:	89a3      	ldrh	r3, [r4, #12]
 8004aee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004af6:	81a3      	strh	r3, [r4, #12]
 8004af8:	6126      	str	r6, [r4, #16]
 8004afa:	6165      	str	r5, [r4, #20]
 8004afc:	443e      	add	r6, r7
 8004afe:	1bed      	subs	r5, r5, r7
 8004b00:	6026      	str	r6, [r4, #0]
 8004b02:	60a5      	str	r5, [r4, #8]
 8004b04:	464e      	mov	r6, r9
 8004b06:	454e      	cmp	r6, r9
 8004b08:	d900      	bls.n	8004b0c <__ssputs_r+0x84>
 8004b0a:	464e      	mov	r6, r9
 8004b0c:	4632      	mov	r2, r6
 8004b0e:	4641      	mov	r1, r8
 8004b10:	6820      	ldr	r0, [r4, #0]
 8004b12:	f000 faae 	bl	8005072 <memmove>
 8004b16:	68a3      	ldr	r3, [r4, #8]
 8004b18:	1b9b      	subs	r3, r3, r6
 8004b1a:	60a3      	str	r3, [r4, #8]
 8004b1c:	6823      	ldr	r3, [r4, #0]
 8004b1e:	441e      	add	r6, r3
 8004b20:	6026      	str	r6, [r4, #0]
 8004b22:	2000      	movs	r0, #0
 8004b24:	e7dc      	b.n	8004ae0 <__ssputs_r+0x58>
 8004b26:	462a      	mov	r2, r5
 8004b28:	f000 fabe 	bl	80050a8 <_realloc_r>
 8004b2c:	4606      	mov	r6, r0
 8004b2e:	2800      	cmp	r0, #0
 8004b30:	d1e2      	bne.n	8004af8 <__ssputs_r+0x70>
 8004b32:	6921      	ldr	r1, [r4, #16]
 8004b34:	4650      	mov	r0, sl
 8004b36:	f7ff feff 	bl	8004938 <_free_r>
 8004b3a:	e7c8      	b.n	8004ace <__ssputs_r+0x46>

08004b3c <_svfiprintf_r>:
 8004b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b40:	461d      	mov	r5, r3
 8004b42:	898b      	ldrh	r3, [r1, #12]
 8004b44:	061f      	lsls	r7, r3, #24
 8004b46:	b09d      	sub	sp, #116	; 0x74
 8004b48:	4680      	mov	r8, r0
 8004b4a:	460c      	mov	r4, r1
 8004b4c:	4616      	mov	r6, r2
 8004b4e:	d50f      	bpl.n	8004b70 <_svfiprintf_r+0x34>
 8004b50:	690b      	ldr	r3, [r1, #16]
 8004b52:	b96b      	cbnz	r3, 8004b70 <_svfiprintf_r+0x34>
 8004b54:	2140      	movs	r1, #64	; 0x40
 8004b56:	f7ff ff3d 	bl	80049d4 <_malloc_r>
 8004b5a:	6020      	str	r0, [r4, #0]
 8004b5c:	6120      	str	r0, [r4, #16]
 8004b5e:	b928      	cbnz	r0, 8004b6c <_svfiprintf_r+0x30>
 8004b60:	230c      	movs	r3, #12
 8004b62:	f8c8 3000 	str.w	r3, [r8]
 8004b66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b6a:	e0c8      	b.n	8004cfe <_svfiprintf_r+0x1c2>
 8004b6c:	2340      	movs	r3, #64	; 0x40
 8004b6e:	6163      	str	r3, [r4, #20]
 8004b70:	2300      	movs	r3, #0
 8004b72:	9309      	str	r3, [sp, #36]	; 0x24
 8004b74:	2320      	movs	r3, #32
 8004b76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b7a:	2330      	movs	r3, #48	; 0x30
 8004b7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b80:	9503      	str	r5, [sp, #12]
 8004b82:	f04f 0b01 	mov.w	fp, #1
 8004b86:	4637      	mov	r7, r6
 8004b88:	463d      	mov	r5, r7
 8004b8a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004b8e:	b10b      	cbz	r3, 8004b94 <_svfiprintf_r+0x58>
 8004b90:	2b25      	cmp	r3, #37	; 0x25
 8004b92:	d13e      	bne.n	8004c12 <_svfiprintf_r+0xd6>
 8004b94:	ebb7 0a06 	subs.w	sl, r7, r6
 8004b98:	d00b      	beq.n	8004bb2 <_svfiprintf_r+0x76>
 8004b9a:	4653      	mov	r3, sl
 8004b9c:	4632      	mov	r2, r6
 8004b9e:	4621      	mov	r1, r4
 8004ba0:	4640      	mov	r0, r8
 8004ba2:	f7ff ff71 	bl	8004a88 <__ssputs_r>
 8004ba6:	3001      	adds	r0, #1
 8004ba8:	f000 80a4 	beq.w	8004cf4 <_svfiprintf_r+0x1b8>
 8004bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bae:	4453      	add	r3, sl
 8004bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8004bb2:	783b      	ldrb	r3, [r7, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 809d 	beq.w	8004cf4 <_svfiprintf_r+0x1b8>
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004bc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bc4:	9304      	str	r3, [sp, #16]
 8004bc6:	9307      	str	r3, [sp, #28]
 8004bc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bcc:	931a      	str	r3, [sp, #104]	; 0x68
 8004bce:	462f      	mov	r7, r5
 8004bd0:	2205      	movs	r2, #5
 8004bd2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004bd6:	4850      	ldr	r0, [pc, #320]	; (8004d18 <_svfiprintf_r+0x1dc>)
 8004bd8:	f7fb fafa 	bl	80001d0 <memchr>
 8004bdc:	9b04      	ldr	r3, [sp, #16]
 8004bde:	b9d0      	cbnz	r0, 8004c16 <_svfiprintf_r+0xda>
 8004be0:	06d9      	lsls	r1, r3, #27
 8004be2:	bf44      	itt	mi
 8004be4:	2220      	movmi	r2, #32
 8004be6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004bea:	071a      	lsls	r2, r3, #28
 8004bec:	bf44      	itt	mi
 8004bee:	222b      	movmi	r2, #43	; 0x2b
 8004bf0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004bf4:	782a      	ldrb	r2, [r5, #0]
 8004bf6:	2a2a      	cmp	r2, #42	; 0x2a
 8004bf8:	d015      	beq.n	8004c26 <_svfiprintf_r+0xea>
 8004bfa:	9a07      	ldr	r2, [sp, #28]
 8004bfc:	462f      	mov	r7, r5
 8004bfe:	2000      	movs	r0, #0
 8004c00:	250a      	movs	r5, #10
 8004c02:	4639      	mov	r1, r7
 8004c04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c08:	3b30      	subs	r3, #48	; 0x30
 8004c0a:	2b09      	cmp	r3, #9
 8004c0c:	d94d      	bls.n	8004caa <_svfiprintf_r+0x16e>
 8004c0e:	b1b8      	cbz	r0, 8004c40 <_svfiprintf_r+0x104>
 8004c10:	e00f      	b.n	8004c32 <_svfiprintf_r+0xf6>
 8004c12:	462f      	mov	r7, r5
 8004c14:	e7b8      	b.n	8004b88 <_svfiprintf_r+0x4c>
 8004c16:	4a40      	ldr	r2, [pc, #256]	; (8004d18 <_svfiprintf_r+0x1dc>)
 8004c18:	1a80      	subs	r0, r0, r2
 8004c1a:	fa0b f000 	lsl.w	r0, fp, r0
 8004c1e:	4318      	orrs	r0, r3
 8004c20:	9004      	str	r0, [sp, #16]
 8004c22:	463d      	mov	r5, r7
 8004c24:	e7d3      	b.n	8004bce <_svfiprintf_r+0x92>
 8004c26:	9a03      	ldr	r2, [sp, #12]
 8004c28:	1d11      	adds	r1, r2, #4
 8004c2a:	6812      	ldr	r2, [r2, #0]
 8004c2c:	9103      	str	r1, [sp, #12]
 8004c2e:	2a00      	cmp	r2, #0
 8004c30:	db01      	blt.n	8004c36 <_svfiprintf_r+0xfa>
 8004c32:	9207      	str	r2, [sp, #28]
 8004c34:	e004      	b.n	8004c40 <_svfiprintf_r+0x104>
 8004c36:	4252      	negs	r2, r2
 8004c38:	f043 0302 	orr.w	r3, r3, #2
 8004c3c:	9207      	str	r2, [sp, #28]
 8004c3e:	9304      	str	r3, [sp, #16]
 8004c40:	783b      	ldrb	r3, [r7, #0]
 8004c42:	2b2e      	cmp	r3, #46	; 0x2e
 8004c44:	d10c      	bne.n	8004c60 <_svfiprintf_r+0x124>
 8004c46:	787b      	ldrb	r3, [r7, #1]
 8004c48:	2b2a      	cmp	r3, #42	; 0x2a
 8004c4a:	d133      	bne.n	8004cb4 <_svfiprintf_r+0x178>
 8004c4c:	9b03      	ldr	r3, [sp, #12]
 8004c4e:	1d1a      	adds	r2, r3, #4
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	9203      	str	r2, [sp, #12]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	bfb8      	it	lt
 8004c58:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004c5c:	3702      	adds	r7, #2
 8004c5e:	9305      	str	r3, [sp, #20]
 8004c60:	4d2e      	ldr	r5, [pc, #184]	; (8004d1c <_svfiprintf_r+0x1e0>)
 8004c62:	7839      	ldrb	r1, [r7, #0]
 8004c64:	2203      	movs	r2, #3
 8004c66:	4628      	mov	r0, r5
 8004c68:	f7fb fab2 	bl	80001d0 <memchr>
 8004c6c:	b138      	cbz	r0, 8004c7e <_svfiprintf_r+0x142>
 8004c6e:	2340      	movs	r3, #64	; 0x40
 8004c70:	1b40      	subs	r0, r0, r5
 8004c72:	fa03 f000 	lsl.w	r0, r3, r0
 8004c76:	9b04      	ldr	r3, [sp, #16]
 8004c78:	4303      	orrs	r3, r0
 8004c7a:	3701      	adds	r7, #1
 8004c7c:	9304      	str	r3, [sp, #16]
 8004c7e:	7839      	ldrb	r1, [r7, #0]
 8004c80:	4827      	ldr	r0, [pc, #156]	; (8004d20 <_svfiprintf_r+0x1e4>)
 8004c82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c86:	2206      	movs	r2, #6
 8004c88:	1c7e      	adds	r6, r7, #1
 8004c8a:	f7fb faa1 	bl	80001d0 <memchr>
 8004c8e:	2800      	cmp	r0, #0
 8004c90:	d038      	beq.n	8004d04 <_svfiprintf_r+0x1c8>
 8004c92:	4b24      	ldr	r3, [pc, #144]	; (8004d24 <_svfiprintf_r+0x1e8>)
 8004c94:	bb13      	cbnz	r3, 8004cdc <_svfiprintf_r+0x1a0>
 8004c96:	9b03      	ldr	r3, [sp, #12]
 8004c98:	3307      	adds	r3, #7
 8004c9a:	f023 0307 	bic.w	r3, r3, #7
 8004c9e:	3308      	adds	r3, #8
 8004ca0:	9303      	str	r3, [sp, #12]
 8004ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ca4:	444b      	add	r3, r9
 8004ca6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ca8:	e76d      	b.n	8004b86 <_svfiprintf_r+0x4a>
 8004caa:	fb05 3202 	mla	r2, r5, r2, r3
 8004cae:	2001      	movs	r0, #1
 8004cb0:	460f      	mov	r7, r1
 8004cb2:	e7a6      	b.n	8004c02 <_svfiprintf_r+0xc6>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	3701      	adds	r7, #1
 8004cb8:	9305      	str	r3, [sp, #20]
 8004cba:	4619      	mov	r1, r3
 8004cbc:	250a      	movs	r5, #10
 8004cbe:	4638      	mov	r0, r7
 8004cc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cc4:	3a30      	subs	r2, #48	; 0x30
 8004cc6:	2a09      	cmp	r2, #9
 8004cc8:	d903      	bls.n	8004cd2 <_svfiprintf_r+0x196>
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d0c8      	beq.n	8004c60 <_svfiprintf_r+0x124>
 8004cce:	9105      	str	r1, [sp, #20]
 8004cd0:	e7c6      	b.n	8004c60 <_svfiprintf_r+0x124>
 8004cd2:	fb05 2101 	mla	r1, r5, r1, r2
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	4607      	mov	r7, r0
 8004cda:	e7f0      	b.n	8004cbe <_svfiprintf_r+0x182>
 8004cdc:	ab03      	add	r3, sp, #12
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	4622      	mov	r2, r4
 8004ce2:	4b11      	ldr	r3, [pc, #68]	; (8004d28 <_svfiprintf_r+0x1ec>)
 8004ce4:	a904      	add	r1, sp, #16
 8004ce6:	4640      	mov	r0, r8
 8004ce8:	f3af 8000 	nop.w
 8004cec:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004cf0:	4681      	mov	r9, r0
 8004cf2:	d1d6      	bne.n	8004ca2 <_svfiprintf_r+0x166>
 8004cf4:	89a3      	ldrh	r3, [r4, #12]
 8004cf6:	065b      	lsls	r3, r3, #25
 8004cf8:	f53f af35 	bmi.w	8004b66 <_svfiprintf_r+0x2a>
 8004cfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cfe:	b01d      	add	sp, #116	; 0x74
 8004d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d04:	ab03      	add	r3, sp, #12
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	4622      	mov	r2, r4
 8004d0a:	4b07      	ldr	r3, [pc, #28]	; (8004d28 <_svfiprintf_r+0x1ec>)
 8004d0c:	a904      	add	r1, sp, #16
 8004d0e:	4640      	mov	r0, r8
 8004d10:	f000 f882 	bl	8004e18 <_printf_i>
 8004d14:	e7ea      	b.n	8004cec <_svfiprintf_r+0x1b0>
 8004d16:	bf00      	nop
 8004d18:	08005240 	.word	0x08005240
 8004d1c:	08005246 	.word	0x08005246
 8004d20:	0800524a 	.word	0x0800524a
 8004d24:	00000000 	.word	0x00000000
 8004d28:	08004a89 	.word	0x08004a89

08004d2c <_printf_common>:
 8004d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d30:	4691      	mov	r9, r2
 8004d32:	461f      	mov	r7, r3
 8004d34:	688a      	ldr	r2, [r1, #8]
 8004d36:	690b      	ldr	r3, [r1, #16]
 8004d38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	bfb8      	it	lt
 8004d40:	4613      	movlt	r3, r2
 8004d42:	f8c9 3000 	str.w	r3, [r9]
 8004d46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d4a:	4606      	mov	r6, r0
 8004d4c:	460c      	mov	r4, r1
 8004d4e:	b112      	cbz	r2, 8004d56 <_printf_common+0x2a>
 8004d50:	3301      	adds	r3, #1
 8004d52:	f8c9 3000 	str.w	r3, [r9]
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	0699      	lsls	r1, r3, #26
 8004d5a:	bf42      	ittt	mi
 8004d5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d60:	3302      	addmi	r3, #2
 8004d62:	f8c9 3000 	strmi.w	r3, [r9]
 8004d66:	6825      	ldr	r5, [r4, #0]
 8004d68:	f015 0506 	ands.w	r5, r5, #6
 8004d6c:	d107      	bne.n	8004d7e <_printf_common+0x52>
 8004d6e:	f104 0a19 	add.w	sl, r4, #25
 8004d72:	68e3      	ldr	r3, [r4, #12]
 8004d74:	f8d9 2000 	ldr.w	r2, [r9]
 8004d78:	1a9b      	subs	r3, r3, r2
 8004d7a:	42ab      	cmp	r3, r5
 8004d7c:	dc28      	bgt.n	8004dd0 <_printf_common+0xa4>
 8004d7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d82:	6822      	ldr	r2, [r4, #0]
 8004d84:	3300      	adds	r3, #0
 8004d86:	bf18      	it	ne
 8004d88:	2301      	movne	r3, #1
 8004d8a:	0692      	lsls	r2, r2, #26
 8004d8c:	d42d      	bmi.n	8004dea <_printf_common+0xbe>
 8004d8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d92:	4639      	mov	r1, r7
 8004d94:	4630      	mov	r0, r6
 8004d96:	47c0      	blx	r8
 8004d98:	3001      	adds	r0, #1
 8004d9a:	d020      	beq.n	8004dde <_printf_common+0xb2>
 8004d9c:	6823      	ldr	r3, [r4, #0]
 8004d9e:	68e5      	ldr	r5, [r4, #12]
 8004da0:	f8d9 2000 	ldr.w	r2, [r9]
 8004da4:	f003 0306 	and.w	r3, r3, #6
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	bf08      	it	eq
 8004dac:	1aad      	subeq	r5, r5, r2
 8004dae:	68a3      	ldr	r3, [r4, #8]
 8004db0:	6922      	ldr	r2, [r4, #16]
 8004db2:	bf0c      	ite	eq
 8004db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004db8:	2500      	movne	r5, #0
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	bfc4      	itt	gt
 8004dbe:	1a9b      	subgt	r3, r3, r2
 8004dc0:	18ed      	addgt	r5, r5, r3
 8004dc2:	f04f 0900 	mov.w	r9, #0
 8004dc6:	341a      	adds	r4, #26
 8004dc8:	454d      	cmp	r5, r9
 8004dca:	d11a      	bne.n	8004e02 <_printf_common+0xd6>
 8004dcc:	2000      	movs	r0, #0
 8004dce:	e008      	b.n	8004de2 <_printf_common+0xb6>
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	4652      	mov	r2, sl
 8004dd4:	4639      	mov	r1, r7
 8004dd6:	4630      	mov	r0, r6
 8004dd8:	47c0      	blx	r8
 8004dda:	3001      	adds	r0, #1
 8004ddc:	d103      	bne.n	8004de6 <_printf_common+0xba>
 8004dde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de6:	3501      	adds	r5, #1
 8004de8:	e7c3      	b.n	8004d72 <_printf_common+0x46>
 8004dea:	18e1      	adds	r1, r4, r3
 8004dec:	1c5a      	adds	r2, r3, #1
 8004dee:	2030      	movs	r0, #48	; 0x30
 8004df0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004df4:	4422      	add	r2, r4
 8004df6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004dfa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dfe:	3302      	adds	r3, #2
 8004e00:	e7c5      	b.n	8004d8e <_printf_common+0x62>
 8004e02:	2301      	movs	r3, #1
 8004e04:	4622      	mov	r2, r4
 8004e06:	4639      	mov	r1, r7
 8004e08:	4630      	mov	r0, r6
 8004e0a:	47c0      	blx	r8
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	d0e6      	beq.n	8004dde <_printf_common+0xb2>
 8004e10:	f109 0901 	add.w	r9, r9, #1
 8004e14:	e7d8      	b.n	8004dc8 <_printf_common+0x9c>
	...

08004e18 <_printf_i>:
 8004e18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e1c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e20:	460c      	mov	r4, r1
 8004e22:	7e09      	ldrb	r1, [r1, #24]
 8004e24:	b085      	sub	sp, #20
 8004e26:	296e      	cmp	r1, #110	; 0x6e
 8004e28:	4617      	mov	r7, r2
 8004e2a:	4606      	mov	r6, r0
 8004e2c:	4698      	mov	r8, r3
 8004e2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e30:	f000 80b3 	beq.w	8004f9a <_printf_i+0x182>
 8004e34:	d822      	bhi.n	8004e7c <_printf_i+0x64>
 8004e36:	2963      	cmp	r1, #99	; 0x63
 8004e38:	d036      	beq.n	8004ea8 <_printf_i+0x90>
 8004e3a:	d80a      	bhi.n	8004e52 <_printf_i+0x3a>
 8004e3c:	2900      	cmp	r1, #0
 8004e3e:	f000 80b9 	beq.w	8004fb4 <_printf_i+0x19c>
 8004e42:	2958      	cmp	r1, #88	; 0x58
 8004e44:	f000 8083 	beq.w	8004f4e <_printf_i+0x136>
 8004e48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e4c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e50:	e032      	b.n	8004eb8 <_printf_i+0xa0>
 8004e52:	2964      	cmp	r1, #100	; 0x64
 8004e54:	d001      	beq.n	8004e5a <_printf_i+0x42>
 8004e56:	2969      	cmp	r1, #105	; 0x69
 8004e58:	d1f6      	bne.n	8004e48 <_printf_i+0x30>
 8004e5a:	6820      	ldr	r0, [r4, #0]
 8004e5c:	6813      	ldr	r3, [r2, #0]
 8004e5e:	0605      	lsls	r5, r0, #24
 8004e60:	f103 0104 	add.w	r1, r3, #4
 8004e64:	d52a      	bpl.n	8004ebc <_printf_i+0xa4>
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6011      	str	r1, [r2, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	da03      	bge.n	8004e76 <_printf_i+0x5e>
 8004e6e:	222d      	movs	r2, #45	; 0x2d
 8004e70:	425b      	negs	r3, r3
 8004e72:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e76:	486f      	ldr	r0, [pc, #444]	; (8005034 <_printf_i+0x21c>)
 8004e78:	220a      	movs	r2, #10
 8004e7a:	e039      	b.n	8004ef0 <_printf_i+0xd8>
 8004e7c:	2973      	cmp	r1, #115	; 0x73
 8004e7e:	f000 809d 	beq.w	8004fbc <_printf_i+0x1a4>
 8004e82:	d808      	bhi.n	8004e96 <_printf_i+0x7e>
 8004e84:	296f      	cmp	r1, #111	; 0x6f
 8004e86:	d020      	beq.n	8004eca <_printf_i+0xb2>
 8004e88:	2970      	cmp	r1, #112	; 0x70
 8004e8a:	d1dd      	bne.n	8004e48 <_printf_i+0x30>
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	f043 0320 	orr.w	r3, r3, #32
 8004e92:	6023      	str	r3, [r4, #0]
 8004e94:	e003      	b.n	8004e9e <_printf_i+0x86>
 8004e96:	2975      	cmp	r1, #117	; 0x75
 8004e98:	d017      	beq.n	8004eca <_printf_i+0xb2>
 8004e9a:	2978      	cmp	r1, #120	; 0x78
 8004e9c:	d1d4      	bne.n	8004e48 <_printf_i+0x30>
 8004e9e:	2378      	movs	r3, #120	; 0x78
 8004ea0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ea4:	4864      	ldr	r0, [pc, #400]	; (8005038 <_printf_i+0x220>)
 8004ea6:	e055      	b.n	8004f54 <_printf_i+0x13c>
 8004ea8:	6813      	ldr	r3, [r2, #0]
 8004eaa:	1d19      	adds	r1, r3, #4
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6011      	str	r1, [r2, #0]
 8004eb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004eb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e08c      	b.n	8004fd6 <_printf_i+0x1be>
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	6011      	str	r1, [r2, #0]
 8004ec0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004ec4:	bf18      	it	ne
 8004ec6:	b21b      	sxthne	r3, r3
 8004ec8:	e7cf      	b.n	8004e6a <_printf_i+0x52>
 8004eca:	6813      	ldr	r3, [r2, #0]
 8004ecc:	6825      	ldr	r5, [r4, #0]
 8004ece:	1d18      	adds	r0, r3, #4
 8004ed0:	6010      	str	r0, [r2, #0]
 8004ed2:	0628      	lsls	r0, r5, #24
 8004ed4:	d501      	bpl.n	8004eda <_printf_i+0xc2>
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	e002      	b.n	8004ee0 <_printf_i+0xc8>
 8004eda:	0668      	lsls	r0, r5, #25
 8004edc:	d5fb      	bpl.n	8004ed6 <_printf_i+0xbe>
 8004ede:	881b      	ldrh	r3, [r3, #0]
 8004ee0:	4854      	ldr	r0, [pc, #336]	; (8005034 <_printf_i+0x21c>)
 8004ee2:	296f      	cmp	r1, #111	; 0x6f
 8004ee4:	bf14      	ite	ne
 8004ee6:	220a      	movne	r2, #10
 8004ee8:	2208      	moveq	r2, #8
 8004eea:	2100      	movs	r1, #0
 8004eec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ef0:	6865      	ldr	r5, [r4, #4]
 8004ef2:	60a5      	str	r5, [r4, #8]
 8004ef4:	2d00      	cmp	r5, #0
 8004ef6:	f2c0 8095 	blt.w	8005024 <_printf_i+0x20c>
 8004efa:	6821      	ldr	r1, [r4, #0]
 8004efc:	f021 0104 	bic.w	r1, r1, #4
 8004f00:	6021      	str	r1, [r4, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d13d      	bne.n	8004f82 <_printf_i+0x16a>
 8004f06:	2d00      	cmp	r5, #0
 8004f08:	f040 808e 	bne.w	8005028 <_printf_i+0x210>
 8004f0c:	4665      	mov	r5, ip
 8004f0e:	2a08      	cmp	r2, #8
 8004f10:	d10b      	bne.n	8004f2a <_printf_i+0x112>
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	07db      	lsls	r3, r3, #31
 8004f16:	d508      	bpl.n	8004f2a <_printf_i+0x112>
 8004f18:	6923      	ldr	r3, [r4, #16]
 8004f1a:	6862      	ldr	r2, [r4, #4]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	bfde      	ittt	le
 8004f20:	2330      	movle	r3, #48	; 0x30
 8004f22:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f26:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004f2a:	ebac 0305 	sub.w	r3, ip, r5
 8004f2e:	6123      	str	r3, [r4, #16]
 8004f30:	f8cd 8000 	str.w	r8, [sp]
 8004f34:	463b      	mov	r3, r7
 8004f36:	aa03      	add	r2, sp, #12
 8004f38:	4621      	mov	r1, r4
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f7ff fef6 	bl	8004d2c <_printf_common>
 8004f40:	3001      	adds	r0, #1
 8004f42:	d14d      	bne.n	8004fe0 <_printf_i+0x1c8>
 8004f44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f48:	b005      	add	sp, #20
 8004f4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f4e:	4839      	ldr	r0, [pc, #228]	; (8005034 <_printf_i+0x21c>)
 8004f50:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004f54:	6813      	ldr	r3, [r2, #0]
 8004f56:	6821      	ldr	r1, [r4, #0]
 8004f58:	1d1d      	adds	r5, r3, #4
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	6015      	str	r5, [r2, #0]
 8004f5e:	060a      	lsls	r2, r1, #24
 8004f60:	d50b      	bpl.n	8004f7a <_printf_i+0x162>
 8004f62:	07ca      	lsls	r2, r1, #31
 8004f64:	bf44      	itt	mi
 8004f66:	f041 0120 	orrmi.w	r1, r1, #32
 8004f6a:	6021      	strmi	r1, [r4, #0]
 8004f6c:	b91b      	cbnz	r3, 8004f76 <_printf_i+0x15e>
 8004f6e:	6822      	ldr	r2, [r4, #0]
 8004f70:	f022 0220 	bic.w	r2, r2, #32
 8004f74:	6022      	str	r2, [r4, #0]
 8004f76:	2210      	movs	r2, #16
 8004f78:	e7b7      	b.n	8004eea <_printf_i+0xd2>
 8004f7a:	064d      	lsls	r5, r1, #25
 8004f7c:	bf48      	it	mi
 8004f7e:	b29b      	uxthmi	r3, r3
 8004f80:	e7ef      	b.n	8004f62 <_printf_i+0x14a>
 8004f82:	4665      	mov	r5, ip
 8004f84:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f88:	fb02 3311 	mls	r3, r2, r1, r3
 8004f8c:	5cc3      	ldrb	r3, [r0, r3]
 8004f8e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f92:	460b      	mov	r3, r1
 8004f94:	2900      	cmp	r1, #0
 8004f96:	d1f5      	bne.n	8004f84 <_printf_i+0x16c>
 8004f98:	e7b9      	b.n	8004f0e <_printf_i+0xf6>
 8004f9a:	6813      	ldr	r3, [r2, #0]
 8004f9c:	6825      	ldr	r5, [r4, #0]
 8004f9e:	6961      	ldr	r1, [r4, #20]
 8004fa0:	1d18      	adds	r0, r3, #4
 8004fa2:	6010      	str	r0, [r2, #0]
 8004fa4:	0628      	lsls	r0, r5, #24
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	d501      	bpl.n	8004fae <_printf_i+0x196>
 8004faa:	6019      	str	r1, [r3, #0]
 8004fac:	e002      	b.n	8004fb4 <_printf_i+0x19c>
 8004fae:	066a      	lsls	r2, r5, #25
 8004fb0:	d5fb      	bpl.n	8004faa <_printf_i+0x192>
 8004fb2:	8019      	strh	r1, [r3, #0]
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	6123      	str	r3, [r4, #16]
 8004fb8:	4665      	mov	r5, ip
 8004fba:	e7b9      	b.n	8004f30 <_printf_i+0x118>
 8004fbc:	6813      	ldr	r3, [r2, #0]
 8004fbe:	1d19      	adds	r1, r3, #4
 8004fc0:	6011      	str	r1, [r2, #0]
 8004fc2:	681d      	ldr	r5, [r3, #0]
 8004fc4:	6862      	ldr	r2, [r4, #4]
 8004fc6:	2100      	movs	r1, #0
 8004fc8:	4628      	mov	r0, r5
 8004fca:	f7fb f901 	bl	80001d0 <memchr>
 8004fce:	b108      	cbz	r0, 8004fd4 <_printf_i+0x1bc>
 8004fd0:	1b40      	subs	r0, r0, r5
 8004fd2:	6060      	str	r0, [r4, #4]
 8004fd4:	6863      	ldr	r3, [r4, #4]
 8004fd6:	6123      	str	r3, [r4, #16]
 8004fd8:	2300      	movs	r3, #0
 8004fda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fde:	e7a7      	b.n	8004f30 <_printf_i+0x118>
 8004fe0:	6923      	ldr	r3, [r4, #16]
 8004fe2:	462a      	mov	r2, r5
 8004fe4:	4639      	mov	r1, r7
 8004fe6:	4630      	mov	r0, r6
 8004fe8:	47c0      	blx	r8
 8004fea:	3001      	adds	r0, #1
 8004fec:	d0aa      	beq.n	8004f44 <_printf_i+0x12c>
 8004fee:	6823      	ldr	r3, [r4, #0]
 8004ff0:	079b      	lsls	r3, r3, #30
 8004ff2:	d413      	bmi.n	800501c <_printf_i+0x204>
 8004ff4:	68e0      	ldr	r0, [r4, #12]
 8004ff6:	9b03      	ldr	r3, [sp, #12]
 8004ff8:	4298      	cmp	r0, r3
 8004ffa:	bfb8      	it	lt
 8004ffc:	4618      	movlt	r0, r3
 8004ffe:	e7a3      	b.n	8004f48 <_printf_i+0x130>
 8005000:	2301      	movs	r3, #1
 8005002:	464a      	mov	r2, r9
 8005004:	4639      	mov	r1, r7
 8005006:	4630      	mov	r0, r6
 8005008:	47c0      	blx	r8
 800500a:	3001      	adds	r0, #1
 800500c:	d09a      	beq.n	8004f44 <_printf_i+0x12c>
 800500e:	3501      	adds	r5, #1
 8005010:	68e3      	ldr	r3, [r4, #12]
 8005012:	9a03      	ldr	r2, [sp, #12]
 8005014:	1a9b      	subs	r3, r3, r2
 8005016:	42ab      	cmp	r3, r5
 8005018:	dcf2      	bgt.n	8005000 <_printf_i+0x1e8>
 800501a:	e7eb      	b.n	8004ff4 <_printf_i+0x1dc>
 800501c:	2500      	movs	r5, #0
 800501e:	f104 0919 	add.w	r9, r4, #25
 8005022:	e7f5      	b.n	8005010 <_printf_i+0x1f8>
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1ac      	bne.n	8004f82 <_printf_i+0x16a>
 8005028:	7803      	ldrb	r3, [r0, #0]
 800502a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800502e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005032:	e76c      	b.n	8004f0e <_printf_i+0xf6>
 8005034:	08005251 	.word	0x08005251
 8005038:	08005262 	.word	0x08005262

0800503c <_sbrk_r>:
 800503c:	b538      	push	{r3, r4, r5, lr}
 800503e:	4c06      	ldr	r4, [pc, #24]	; (8005058 <_sbrk_r+0x1c>)
 8005040:	2300      	movs	r3, #0
 8005042:	4605      	mov	r5, r0
 8005044:	4608      	mov	r0, r1
 8005046:	6023      	str	r3, [r4, #0]
 8005048:	f7ff fb98 	bl	800477c <_sbrk>
 800504c:	1c43      	adds	r3, r0, #1
 800504e:	d102      	bne.n	8005056 <_sbrk_r+0x1a>
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	b103      	cbz	r3, 8005056 <_sbrk_r+0x1a>
 8005054:	602b      	str	r3, [r5, #0]
 8005056:	bd38      	pop	{r3, r4, r5, pc}
 8005058:	20000170 	.word	0x20000170

0800505c <memcpy>:
 800505c:	b510      	push	{r4, lr}
 800505e:	1e43      	subs	r3, r0, #1
 8005060:	440a      	add	r2, r1
 8005062:	4291      	cmp	r1, r2
 8005064:	d100      	bne.n	8005068 <memcpy+0xc>
 8005066:	bd10      	pop	{r4, pc}
 8005068:	f811 4b01 	ldrb.w	r4, [r1], #1
 800506c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005070:	e7f7      	b.n	8005062 <memcpy+0x6>

08005072 <memmove>:
 8005072:	4288      	cmp	r0, r1
 8005074:	b510      	push	{r4, lr}
 8005076:	eb01 0302 	add.w	r3, r1, r2
 800507a:	d807      	bhi.n	800508c <memmove+0x1a>
 800507c:	1e42      	subs	r2, r0, #1
 800507e:	4299      	cmp	r1, r3
 8005080:	d00a      	beq.n	8005098 <memmove+0x26>
 8005082:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005086:	f802 4f01 	strb.w	r4, [r2, #1]!
 800508a:	e7f8      	b.n	800507e <memmove+0xc>
 800508c:	4283      	cmp	r3, r0
 800508e:	d9f5      	bls.n	800507c <memmove+0xa>
 8005090:	1881      	adds	r1, r0, r2
 8005092:	1ad2      	subs	r2, r2, r3
 8005094:	42d3      	cmn	r3, r2
 8005096:	d100      	bne.n	800509a <memmove+0x28>
 8005098:	bd10      	pop	{r4, pc}
 800509a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800509e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80050a2:	e7f7      	b.n	8005094 <memmove+0x22>

080050a4 <__malloc_lock>:
 80050a4:	4770      	bx	lr

080050a6 <__malloc_unlock>:
 80050a6:	4770      	bx	lr

080050a8 <_realloc_r>:
 80050a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050aa:	4607      	mov	r7, r0
 80050ac:	4614      	mov	r4, r2
 80050ae:	460e      	mov	r6, r1
 80050b0:	b921      	cbnz	r1, 80050bc <_realloc_r+0x14>
 80050b2:	4611      	mov	r1, r2
 80050b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80050b8:	f7ff bc8c 	b.w	80049d4 <_malloc_r>
 80050bc:	b922      	cbnz	r2, 80050c8 <_realloc_r+0x20>
 80050be:	f7ff fc3b 	bl	8004938 <_free_r>
 80050c2:	4625      	mov	r5, r4
 80050c4:	4628      	mov	r0, r5
 80050c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050c8:	f000 f814 	bl	80050f4 <_malloc_usable_size_r>
 80050cc:	42a0      	cmp	r0, r4
 80050ce:	d20f      	bcs.n	80050f0 <_realloc_r+0x48>
 80050d0:	4621      	mov	r1, r4
 80050d2:	4638      	mov	r0, r7
 80050d4:	f7ff fc7e 	bl	80049d4 <_malloc_r>
 80050d8:	4605      	mov	r5, r0
 80050da:	2800      	cmp	r0, #0
 80050dc:	d0f2      	beq.n	80050c4 <_realloc_r+0x1c>
 80050de:	4631      	mov	r1, r6
 80050e0:	4622      	mov	r2, r4
 80050e2:	f7ff ffbb 	bl	800505c <memcpy>
 80050e6:	4631      	mov	r1, r6
 80050e8:	4638      	mov	r0, r7
 80050ea:	f7ff fc25 	bl	8004938 <_free_r>
 80050ee:	e7e9      	b.n	80050c4 <_realloc_r+0x1c>
 80050f0:	4635      	mov	r5, r6
 80050f2:	e7e7      	b.n	80050c4 <_realloc_r+0x1c>

080050f4 <_malloc_usable_size_r>:
 80050f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050f8:	1f18      	subs	r0, r3, #4
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	bfbc      	itt	lt
 80050fe:	580b      	ldrlt	r3, [r1, r0]
 8005100:	18c0      	addlt	r0, r0, r3
 8005102:	4770      	bx	lr

08005104 <_init>:
 8005104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005106:	bf00      	nop
 8005108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800510a:	bc08      	pop	{r3}
 800510c:	469e      	mov	lr, r3
 800510e:	4770      	bx	lr

08005110 <_fini>:
 8005110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005112:	bf00      	nop
 8005114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005116:	bc08      	pop	{r3}
 8005118:	469e      	mov	lr, r3
 800511a:	4770      	bx	lr
