# TIFR_FPGA_TDC
Implementing Time to Digital Converter on FPGA using Tapped Delay Line architecture