set_property IOSTANDARD LVCMOS33 [get_ports {display[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {display[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {display[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {display[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_in1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_in1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_in1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_in1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_in2[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_in2[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_in2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_in2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_out[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_out[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_out[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {num_out[0]}]
set_property PACKAGE_PIN W4 [get_ports {display[3]}]
set_property PACKAGE_PIN V4 [get_ports {display[2]}]
set_property PACKAGE_PIN U4 [get_ports {display[1]}]
set_property PACKAGE_PIN U2 [get_ports {display[0]}]
set_property PACKAGE_PIN R2 [get_ports {num_in1[3]}]
set_property PACKAGE_PIN T1 [get_ports {num_in1[2]}]
set_property PACKAGE_PIN R3 [get_ports {num_in2[3]}]
set_property PACKAGE_PIN T2 [get_ports {num_in2[2]}]
set_property PACKAGE_PIN U5 [get_ports {num_out[4]}]
set_property PACKAGE_PIN V8 [get_ports {num_out[3]}]
set_property PACKAGE_PIN W6 [get_ports {num_out[1]}]
set_property PACKAGE_PIN W7 [get_ports {num_out[0]}]
set_property PACKAGE_PIN W5 [get_ports clk_in]
set_property IOSTANDARD LVCMOS33 [get_ports clk_in]

set_property PACKAGE_PIN U7 [get_ports {num_out[6]}]
set_property PACKAGE_PIN V5 [get_ports {num_out[5]}]
set_property PACKAGE_PIN U8 [get_ports {num_out[2]}]
set_property PACKAGE_PIN W2 [get_ports {num_in1[0]}]
set_property PACKAGE_PIN U1 [get_ports {num_in1[1]}]
set_property PACKAGE_PIN V2 [get_ports {num_in2[0]}]
set_property PACKAGE_PIN T3 [get_ports {num_in2[1]}]
