[icl]
OFFCORE_REQUESTS:ALL_REQUESTS
OFFCORE_REQUESTS:L3_MISS_DEMAND_DATA_RD
OFFCORE_REQUESTS:ALL_DATA_RD
OFFCORE_REQUESTS:DEMAND_RFO
OFFCORE_REQUESTS:DEMAND_DATA_RD
OFFCORE_REQUESTS:DEMAND_CODE_RD
OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD
OFFCORE_REQUESTS_OUTSTANDING:DEMAND_CODE_RD
OFFCORE_REQUESTS_OUTSTANDING:CYCLES_WITH_DEMAND_CODE_RD
OFFCORE_REQUESTS_OUTSTANDING:CYCLES_WITH_DEMAND_RFO
OFFCORE_REQUESTS_OUTSTANDING:ALL_DATA_RD
OFFCORE_REQUESTS_OUTSTANDING:CYCLES_WITH_DATA_RD
OFFCORE_REQUESTS_OUTSTANDING:L3_MISS_DEMAND_DATA_RD
OFFCORE_REQUESTS_OUTSTANDING:CYCLES_WITH_L3_MISS_DEMAND_DATA_RD
OFFCORE_REQUESTS_OUTSTANDING:L3_MISS_DEMAND_DATA_RD_GE_6
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_ANY_RESPONSE
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_DRAM
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_L3_HIT_ANY
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_L3_MISS
OFFCORE_RESPONSE_0:DEMAND_CODE_RD_LOCAL_DRAM
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_ANY_RESPONSE
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_DRAM
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_L3_HIT_ANY
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_L3_MISS
OFFCORE_RESPONSE_0:DEMAND_DATA_RD_LOCAL_DRAM
OFFCORE_RESPONSE_0:DEMAND_RFO_ANY_RESPONSE
OFFCORE_RESPONSE_0:DEMAND_RFO_DRAM
OFFCORE_RESPONSE_0:DEMAND_RFO_L3_HIT_ANY
OFFCORE_RESPONSE_0:DEMAND_RFO_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_0:DEMAND_RFO_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_0:DEMAND_RFO_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_0:DEMAND_RFO_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_0:DEMAND_RFO_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_0:DEMAND_RFO_L3_MISS
OFFCORE_RESPONSE_0:DEMAND_RFO_LOCAL_DRAM
OFFCORE_RESPONSE_0:HWPF_L1D_AND_SWPF_ANY_RESPONSE
OFFCORE_RESPONSE_0:HWPF_L1D_AND_SWPF_DRAM
OFFCORE_RESPONSE_0:HWPF_L1D_AND_SWPF_L3_HIT_ANY
OFFCORE_RESPONSE_0:HWPF_L1D_AND_SWPF_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_0:HWPF_L1D_AND_SWPF_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_0:HWPF_L1D_AND_SWPF_L3_MISS
OFFCORE_RESPONSE_0:HWPF_L1D_AND_SWPF_LOCAL_DRAM
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_ANY_RESPONSE
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_DRAM
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_L3_HIT_ANY
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_L3_MISS
OFFCORE_RESPONSE_0:HWPF_L2_DATA_RD_LOCAL_DRAM
OFFCORE_RESPONSE_0:HWPF_L2_RFO_ANY_RESPONSE
OFFCORE_RESPONSE_0:HWPF_L2_RFO_DRAM
OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_HIT_ANY
OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_0:HWPF_L2_RFO_L3_MISS
OFFCORE_RESPONSE_0:HWPF_L2_RFO_LOCAL_DRAM
OFFCORE_RESPONSE_0:HWPF_L3_L3_HIT_ANY
OFFCORE_RESPONSE_0:OTHER_ANY_RESPONSE
OFFCORE_RESPONSE_0:OTHER_DRAM
OFFCORE_RESPONSE_0:OTHER_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_0:OTHER_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_0:OTHER_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_0:OTHER_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_0:OTHER_L3_MISS
OFFCORE_RESPONSE_0:OTHER_LOCAL_DRAM
OFFCORE_RESPONSE_0:STREAMING_WR_ANY_RESPONSE
OFFCORE_RESPONSE_0:STREAMING_WR_DRAM
OFFCORE_RESPONSE_0:STREAMING_WR_L3_HIT_ANY
OFFCORE_RESPONSE_0:STREAMING_WR_L3_MISS
OFFCORE_RESPONSE_0:STREAMING_WR_LOCAL_DRAM
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_ANY_RESPONSE
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_DRAM
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_L3_HIT_ANY
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_L3_MISS
OFFCORE_RESPONSE_1:DEMAND_CODE_RD_LOCAL_DRAM
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_ANY_RESPONSE
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_DRAM
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_L3_HIT_ANY
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_L3_MISS
OFFCORE_RESPONSE_1:DEMAND_DATA_RD_LOCAL_DRAM
OFFCORE_RESPONSE_1:DEMAND_RFO_ANY_RESPONSE
OFFCORE_RESPONSE_1:DEMAND_RFO_DRAM
OFFCORE_RESPONSE_1:DEMAND_RFO_L3_HIT_ANY
OFFCORE_RESPONSE_1:DEMAND_RFO_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_1:DEMAND_RFO_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_1:DEMAND_RFO_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_1:DEMAND_RFO_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_1:DEMAND_RFO_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_1:DEMAND_RFO_L3_MISS
OFFCORE_RESPONSE_1:DEMAND_RFO_LOCAL_DRAM
OFFCORE_RESPONSE_1:HWPF_L1D_AND_SWPF_ANY_RESPONSE
OFFCORE_RESPONSE_1:HWPF_L1D_AND_SWPF_DRAM
OFFCORE_RESPONSE_1:HWPF_L1D_AND_SWPF_L3_HIT_ANY
OFFCORE_RESPONSE_1:HWPF_L1D_AND_SWPF_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_1:HWPF_L1D_AND_SWPF_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_1:HWPF_L1D_AND_SWPF_L3_MISS
OFFCORE_RESPONSE_1:HWPF_L1D_AND_SWPF_LOCAL_DRAM
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_ANY_RESPONSE
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_DRAM
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_L3_HIT_ANY
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_L3_MISS
OFFCORE_RESPONSE_1:HWPF_L2_DATA_RD_LOCAL_DRAM
OFFCORE_RESPONSE_1:HWPF_L2_RFO_ANY_RESPONSE
OFFCORE_RESPONSE_1:HWPF_L2_RFO_DRAM
OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_HIT_ANY
OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_HIT_SNOOP_HITM
OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_1:HWPF_L2_RFO_L3_MISS
OFFCORE_RESPONSE_1:HWPF_L2_RFO_LOCAL_DRAM
OFFCORE_RESPONSE_1:HWPF_L3_L3_HIT_ANY
OFFCORE_RESPONSE_1:OTHER_ANY_RESPONSE
OFFCORE_RESPONSE_1:OTHER_DRAM
OFFCORE_RESPONSE_1:OTHER_L3_HIT_SNOOP_HIT_NO_FWD
OFFCORE_RESPONSE_1:OTHER_L3_HIT_SNOOP_MISS
OFFCORE_RESPONSE_1:OTHER_L3_HIT_SNOOP_NOT_NEEDED
OFFCORE_RESPONSE_1:OTHER_L3_HIT_SNOOP_SENT
OFFCORE_RESPONSE_1:OTHER_L3_MISS
OFFCORE_RESPONSE_1:OTHER_LOCAL_DRAM
OFFCORE_RESPONSE_1:STREAMING_WR_ANY_RESPONSE
OFFCORE_RESPONSE_1:STREAMING_WR_DRAM
OFFCORE_RESPONSE_1:STREAMING_WR_L3_HIT_ANY
OFFCORE_RESPONSE_1:STREAMING_WR_L3_MISS
OFFCORE_RESPONSE_1:STREAMING_WR_LOCAL_DRAM
INSTRUCTIONS_RETIRED
SQ_MISC:SQ_FULL
L2_LINES_OUT:USELESS_HWPF
L2_LINES_OUT:NON_SILENT
L2_LINES_OUT:SILENT
L2_LINES_IN:ALL
L2_TRANS:L2_WB
BACLEARS:ANY
MEM_LOAD_L3_HIT_RETIRED:XSNP_NONE
MEM_LOAD_L3_HIT_RETIRED:XSNP_HITM
MEM_LOAD_L3_HIT_RETIRED:XSNP_HIT
MEM_LOAD_L3_HIT_RETIRED:XSNP_MISS
MEM_LOAD_RETIRED:FB_HIT
MEM_LOAD_RETIRED:L3_MISS
MEM_LOAD_RETIRED:L2_MISS
MEM_LOAD_RETIRED:L1_MISS
MEM_LOAD_RETIRED:L3_HIT
MEM_LOAD_RETIRED:L2_HIT
MEM_LOAD_RETIRED:L1_HIT
MEM_INST_RETIRED:ALL_STORES
MEM_INST_RETIRED:ALL_LOADS
MEM_INST_RETIRED:SPLIT_STORES
MEM_INST_RETIRED:SPLIT_LOADS
MEM_INST_RETIRED:LOCK_LOADS
MEM_INST_RETIRED:STLB_MISS_STORES
MEM_INST_RETIRED:STLB_MISS_LOADS
MEM_INST_RETIRED:ANY
MEM_LOAD_L3_MISS_RETIRED:LOCAL_DRAM
MEM_TRANS_RETIRED:LOAD_LATENCY
MISC_RETIRED:PAUSE_INST
MISC_RETIRED:LBR_INSERTS
RTM_RETIRED:ABORTED_EVENTS
RTM_RETIRED:ABORTED_MEMTYPE
RTM_RETIRED:ABORTED_UNFRIENDLY
RTM_RETIRED:ABORTED_MEM
RTM_RETIRED:ABORTED
RTM_RETIRED:COMMIT
RTM_RETIRED:START
HLE_RETIRED:ABORTED_EVENTS
HLE_RETIRED:ABORTED_UNFRIENDLY
HLE_RETIRED:ABORTED_MEM
HLE_RETIRED:ABORTED
HLE_RETIRED:COMMIT
HLE_RETIRED:START
FP_ARITH_INST_RETIRED:512B_PACKED_SINGLE
FP_ARITH_INST_RETIRED:512B_PACKED_DOUBLE
FP_ARITH_INST_RETIRED:256B_PACKED_SINGLE
FP_ARITH_INST_RETIRED:256B_PACKED_DOUBLE
FP_ARITH_INST_RETIRED:128B_PACKED_SINGLE
FP_ARITH_INST_RETIRED:128B_PACKED_DOUBLE
FP_ARITH_INST_RETIRED:SCALAR_SINGLE
FP_ARITH_INST_RETIRED:SCALAR_DOUBLE
FP_ARITH:512B_PACKED_SINGLE
FP_ARITH:512B_PACKED_DOUBLE
FP_ARITH:256B_PACKED_SINGLE
FP_ARITH:256B_PACKED_DOUBLE
FP_ARITH:128B_PACKED_SINGLE
FP_ARITH:128B_PACKED_DOUBLE
FP_ARITH:SCALAR_SINGLE
FP_ARITH:SCALAR_DOUBLE
FRONTEND_RETIRED:LATENCY_GE_1
FRONTEND_RETIRED:LATENCY_GE_2_BUBBLES_GE_1
FRONTEND_RETIRED:LATENCY_GE_512
FRONTEND_RETIRED:LATENCY_GE_256
FRONTEND_RETIRED:LATENCY_GE_128
FRONTEND_RETIRED:LATENCY_GE_64
FRONTEND_RETIRED:LATENCY_GE_32
FRONTEND_RETIRED:LATENCY_GE_16
FRONTEND_RETIRED:LATENCY_GE_8
FRONTEND_RETIRED:LATENCY_GE_4
FRONTEND_RETIRED:LATENCY_GE_2
FRONTEND_RETIRED:STLB_MISS
FRONTEND_RETIRED:ITLB_MISS
FRONTEND_RETIRED:L2_MISS
FRONTEND_RETIRED:L1I_MISS
FRONTEND_RETIRED:DSB_MISS
FRONTEND_RETIRED:ANY_DSB_MISS
FRONTEND_RETIRED:IDQ_4_BUBBLES
FRONTEND_RETIRED:IDQ_3_BUBBLES
FRONTEND_RETIRED:IDQ_2_BUBBLES
FRONTEND_RETIRED:IDQ_1_BUBBLE
BR_MISP_RETIRED:INDIRECT
BR_MISP_RETIRED:NEAR_TAKEN
BR_MISP_RETIRED:COND
BR_MISP_RETIRED:COND_NTAKEN
BR_MISP_RETIRED:INDIRECT_CALL
BR_MISP_RETIRED:COND_TAKEN
BR_MISP_RETIRED:ALL_BRANCHES
BR_INST_RETIRED:INDIRECT
BR_INST_RETIRED:FAR_BRANCH
BR_INST_RETIRED:NEAR_TAKEN
BR_INST_RETIRED:COND
BR_INST_RETIRED:COND_NTAKEN
BR_INST_RETIRED:NEAR_RETURN
BR_INST_RETIRED:NEAR_CALL
BR_INST_RETIRED:COND_TAKEN
BR_INST_RETIRED:ALL_BRANCHES
MACHINE_CLEARS:SMC
MACHINE_CLEARS:MEMORY_ORDERING
MACHINE_CLEARS:COUNT
UOPS_RETIRED:SLOTS
UOPS_RETIRED:TOTAL_CYCLES
UOPS_RETIRED:STALL_CYCLES
ASSISTS:ANY
ASSISTS:FP
TLB_FLUSH:STLB_ANY
TLB_FLUSH:DTLB_THREAD
UOPS_EXECUTED:X87
UOPS_EXECUTED:CORE_CYCLES_GE_4
UOPS_EXECUTED:CORE_CYCLES_GE_3
UOPS_EXECUTED:CORE_CYCLES_GE_2
UOPS_EXECUTED:CORE_CYCLES_GE_1
UOPS_EXECUTED:CORE
UOPS_EXECUTED:CYCLES_GE_4
UOPS_EXECUTED:CYCLES_GE_3
UOPS_EXECUTED:CYCLES_GE_2
UOPS_EXECUTED:CYCLES_GE_1
UOPS_EXECUTED:STALL_CYCLES
UOPS_EXECUTED:THREAD
DSB2MITE_SWITCHES:COUNT
DSB2MITE_SWITCHES:PENALTY_CYCLES
LSD:CYCLES_OK
LSD:CYCLES_ACTIVE
LSD:UOPS
EXE_ACTIVITY:EXE_BOUND_0_PORTS
EXE_ACTIVITY:BOUND_ON_STORES
EXE_ACTIVITY:4_PORTS_UTIL
EXE_ACTIVITY:3_PORTS_UTIL
EXE_ACTIVITY:2_PORTS_UTIL
EXE_ACTIVITY:1_PORTS_UTIL
CYCLE_ACTIVITY:STALLS_MEM_ANY
CYCLE_ACTIVITY:CYCLES_MEM_ANY
CYCLE_ACTIVITY:STALLS_L1D_MISS
CYCLE_ACTIVITY:CYCLES_L1D_MISS
CYCLE_ACTIVITY:STALLS_L3_MISS
CYCLE_ACTIVITY:STALLS_L2_MISS
CYCLE_ACTIVITY:STALLS_TOTAL
CYCLE_ACTIVITY:CYCLES_L3_MISS
CYCLE_ACTIVITY:CYCLES_L2_MISS
RESOURCE_STALLS:SB
RESOURCE_STALLS:SCOREBOARD
UOPS_DISPATCHED:PORT_7_8
UOPS_DISPATCHED:PORT_6
UOPS_DISPATCHED:PORT_5
UOPS_DISPATCHED:PORT_4_9
UOPS_DISPATCHED:PORT_2_3
UOPS_DISPATCHED:PORT_1
UOPS_DISPATCHED:PORT_0
UOPS_DISPATCHED_PORT:PORT_7_8
UOPS_DISPATCHED_PORT:PORT_6
UOPS_DISPATCHED_PORT:PORT_5
UOPS_DISPATCHED_PORT:PORT_4_9
UOPS_DISPATCHED_PORT:PORT_2_3
UOPS_DISPATCHED_PORT:PORT_1
UOPS_DISPATCHED_PORT:PORT_0
IDQ_UOPS_NOT_DELIVERED:CYCLES_FE_WAS_OK
IDQ_UOPS_NOT_DELIVERED:CYCLES_0_UOPS_DELIV_CORE
IDQ_UOPS_NOT_DELIVERED:CORE
ILD_STALL:LCP
ITLB_MISSES:STLB_HIT
ITLB_MISSES:WALK_ACTIVE
ITLB_MISSES:WALK_PENDING
ITLB_MISSES:WALK_COMPLETED
ITLB_MISSES:WALK_COMPLETED_2M_4M
ITLB_MISSES:WALK_COMPLETED_4K
ICACHE_64B:IFTAG_STALL
ICACHE_64B:IFTAG_MISS
ICACHE_64B:IFTAG_HIT
ICACHE_16B:IFDATA_STALL
IDQ:MS_CYCLES_ANY
IDQ:MS_UOPS
IDQ:MS_SWITCHES
IDQ:DSB_CYCLES_ANY
IDQ:DSB_CYCLES_OK
IDQ:DSB_UOPS
IDQ:MITE_CYCLES_ANY
IDQ:MITE_CYCLES_OK
IDQ:MITE_UOPS
RS_EVENTS:EMPTY_END
RS_EVENTS:EMPTY_CYCLES
TX_EXEC:MISC3
TX_EXEC:MISC2
TX_MEM:ABORT_CAPACITY_READ
TX_MEM:HLE_ELISION_BUFFER_FULL
TX_MEM:ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT
TX_MEM:ABORT_HLE_ELISION_BUFFER_MISMATCH
TX_MEM:ABORT_HLE_ELISION_BUFFER_NOT_EMPTY
TX_MEM:ABORT_HLE_STORE_TO_ELIDED_LOCK
TX_MEM:ABORT_CAPACITY_WRITE
TX_MEM:ABORT_CONFLICT
L1D:REPLACEMENT
LOAD_HIT_PREFETCH:SWPF
LOAD_HIT_PRE:SWPF
DTLB_STORE_MISSES:STLB_HIT
DTLB_STORE_MISSES:WALK_ACTIVE
DTLB_STORE_MISSES:WALK_PENDING
DTLB_STORE_MISSES:WALK_COMPLETED
DTLB_STORE_MISSES:WALK_COMPLETED_2M_4M
DTLB_STORE_MISSES:WALK_COMPLETED_4K
L1D_PEND_MISS:L2_STALL
L1D_PEND_MISS:FB_FULL_PERIODS
L1D_PEND_MISS:FB_FULL
L1D_PEND_MISS:PENDING_CYCLES
L1D_PEND_MISS:PENDING
SW_PREFETCH_ACCESS:PREFETCHW
SW_PREFETCH_ACCESS:T1_T2
SW_PREFETCH_ACCESS:T0
SW_PREFETCH_ACCESS:NTA
SW_PREFETCH:PREFETCHW
SW_PREFETCH:T1_T2
SW_PREFETCH:T0
SW_PREFETCH:NTA
LONGEST_LAT_CACHE:MISS
LONGEST_LAT_CACHE:REFERENCES
CORE_POWER:LVL2_TURBO_LICENSE
CORE_POWER:LVL1_TURBO_LICENSE
CORE_POWER:LVL0_TURBO_LICENSE
L2_RQSTS:ALL_DEMAND_REFERENCES
L2_RQSTS:ALL_CODE_RD
L2_RQSTS:ALL_RFO
L2_RQSTS:ALL_DEMAND_DATA_RD
L2_RQSTS:SWPF_HIT
L2_RQSTS:CODE_RD_HIT
L2_RQSTS:RFO_HIT
L2_RQSTS:DEMAND_DATA_RD_HIT
L2_RQSTS:SWPF_MISS
L2_RQSTS:ALL_DEMAND_MISS
L2_RQSTS:CODE_RD_MISS
L2_RQSTS:RFO_MISS
L2_RQSTS:DEMAND_DATA_RD_MISS
ARITH:DIVIDER_ACTIVE
UOPS_ISSUED:STALL_CYCLES
UOPS_ISSUED:VECTOR_WIDTH_MISMATCH
UOPS_ISSUED:ANY
INT_MISC:CLEAR_RESTEER_CYCLES
INT_MISC:UOP_DROPPING
INT_MISC:ALL_RECOVERY_CYCLES
INT_MISC:RECOVERY_CYCLES
DTLB_LOAD_MISSES:STLB_HIT
DTLB_LOAD_MISSES:WALK_ACTIVE
DTLB_LOAD_MISSES:WALK_PENDING
DTLB_LOAD_MISSES:WALK_COMPLETED
DTLB_LOAD_MISSES:WALK_COMPLETED_2M_4M
DTLB_LOAD_MISSES:WALK_COMPLETED_4K
LD_BLOCKS_PARTIAL:ADDRESS_ALIAS
LD_BLOCKS:NO_SR
LD_BLOCKS:STORE_FORWARD
TOPDOWN:BR_MISPREDICT_SLOTS
TOPDOWN:BACKEND_BOUND_SLOTS
TOPDOWN:SLOTS_P
TOPDOWN:SLOTS
CPU_CLK_UNHALTED:DISTRIBUTED
CPU_CLK_UNHALTED:REF_DISTRIBUTED
CPU_CLK_UNHALTED:ONE_THREAD_ACTIVE
CPU_CLK_UNHALTED:REF_XCLK
CPU_CLK_UNHALTED:THREAD_P
CPU_CLK_UNHALTED:REF_TSC
INST_RETIRED:STALL_CYCLES
INST_RETIRED:ANY_P
INST_RETIRED:PREC_DIST
INST_RETIRED:ANY
INST_RETIRED:NOP
UOPS_DECODED:DEC0
MEM_LOAD_MISC_RETIRED:UC
OCR:DEMAND_CODE_RD_ANY_RESPONSE
OCR:DEMAND_CODE_RD_DRAM
OCR:DEMAND_CODE_RD_L3_HIT_ANY
OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_HITM
OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_HIT_NO_FWD
OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_MISS
OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_NOT_NEEDED
OCR:DEMAND_CODE_RD_L3_HIT_SNOOP_SENT
OCR:DEMAND_CODE_RD_L3_MISS
OCR:DEMAND_CODE_RD_LOCAL_DRAM
OCR:DEMAND_DATA_RD_ANY_RESPONSE
OCR:DEMAND_DATA_RD_DRAM
OCR:DEMAND_DATA_RD_L3_HIT_ANY
OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_HITM
OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD
OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_MISS
OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_NOT_NEEDED
OCR:DEMAND_DATA_RD_L3_HIT_SNOOP_SENT
OCR:DEMAND_DATA_RD_L3_MISS
OCR:DEMAND_DATA_RD_LOCAL_DRAM
OCR:DEMAND_RFO_ANY_RESPONSE
OCR:DEMAND_RFO_DRAM
OCR:DEMAND_RFO_L3_HIT_ANY
OCR:DEMAND_RFO_L3_HIT_SNOOP_HITM
OCR:DEMAND_RFO_L3_HIT_SNOOP_HIT_NO_FWD
OCR:DEMAND_RFO_L3_HIT_SNOOP_MISS
OCR:DEMAND_RFO_L3_HIT_SNOOP_NOT_NEEDED
OCR:DEMAND_RFO_L3_HIT_SNOOP_SENT
OCR:DEMAND_RFO_L3_MISS
OCR:DEMAND_RFO_LOCAL_DRAM
OCR:HWPF_L1D_AND_SWPF_ANY_RESPONSE
OCR:HWPF_L1D_AND_SWPF_DRAM
OCR:HWPF_L1D_AND_SWPF_L3_HIT_ANY
OCR:HWPF_L1D_AND_SWPF_L3_HIT_SNOOP_MISS
OCR:HWPF_L1D_AND_SWPF_L3_HIT_SNOOP_NOT_NEEDED
OCR:HWPF_L1D_AND_SWPF_L3_MISS
OCR:HWPF_L1D_AND_SWPF_LOCAL_DRAM
OCR:HWPF_L2_DATA_RD_ANY_RESPONSE
OCR:HWPF_L2_DATA_RD_DRAM
OCR:HWPF_L2_DATA_RD_L3_HIT_ANY
OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_HITM
OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD
OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_MISS
OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_NOT_NEEDED
OCR:HWPF_L2_DATA_RD_L3_HIT_SNOOP_SENT
OCR:HWPF_L2_DATA_RD_L3_MISS
OCR:HWPF_L2_DATA_RD_LOCAL_DRAM
OCR:HWPF_L2_RFO_ANY_RESPONSE
OCR:HWPF_L2_RFO_DRAM
OCR:HWPF_L2_RFO_L3_HIT_ANY
OCR:HWPF_L2_RFO_L3_HIT_SNOOP_HITM
OCR:HWPF_L2_RFO_L3_HIT_SNOOP_HIT_NO_FWD
OCR:HWPF_L2_RFO_L3_HIT_SNOOP_MISS
OCR:HWPF_L2_RFO_L3_HIT_SNOOP_NOT_NEEDED
OCR:HWPF_L2_RFO_L3_HIT_SNOOP_SENT
OCR:HWPF_L2_RFO_L3_MISS
OCR:HWPF_L2_RFO_LOCAL_DRAM
OCR:HWPF_L3_L3_HIT_ANY
OCR:OTHER_ANY_RESPONSE
OCR:OTHER_DRAM
OCR:OTHER_L3_HIT_SNOOP_HIT_NO_FWD
OCR:OTHER_L3_HIT_SNOOP_MISS
OCR:OTHER_L3_HIT_SNOOP_NOT_NEEDED
OCR:OTHER_L3_HIT_SNOOP_SENT
OCR:OTHER_L3_MISS
OCR:OTHER_LOCAL_DRAM
OCR:STREAMING_WR_ANY_RESPONSE
OCR:STREAMING_WR_DRAM
OCR:STREAMING_WR_L3_HIT_ANY
OCR:STREAMING_WR_L3_MISS
OCR:STREAMING_WR_LOCAL_DRAM
[ix86arch]
UNHALTED_CORE_CYCLES
INSTRUCTION_RETIRED
UNHALTED_REFERENCE_CYCLES
LLC_REFERENCES
LLC_MISSES
BRANCH_INSTRUCTIONS_RETIRED
MISPREDICTED_BRANCH_RETIRED
