#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 20 12:16:43 2023
# Process ID: 1500
# Current directory: D:/FPGA/ADS_bus_CS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11592 D:\FPGA\ADS_bus_CS\ADS_bus_CS.xpr
# Log file: D:/FPGA/ADS_bus_CS/vivado.log
# Journal file: D:/FPGA/ADS_bus_CS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ADS_bus_CS/ADS_bus_CS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/NodesAXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Master_Slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/FPGA/ip_repo/Arbiter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/Arbiter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_NodesAXI_0_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 958.086 ; gain = 294.020
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:module_ref:Arbiter:1.0 - Arbiter_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:NodesAXI:1.0 - NodesAXI_0
Successfully read diagram <design_1> from BD file <D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1121.938 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:NodesAXI:1.0 [get_ips  design_1_NodesAXI_0_0] -log ip_upgrade.log
Upgrading 'D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_NodesAXI_0_0 (NodesAXI_v1.0 1.0) from revision 4 to revision 7
Wrote  : <D:\FPGA\ADS_bus_CS\ADS_bus_CS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/ADS_bus_CS/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_NodesAXI_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <D:\FPGA\ADS_bus_CS\ADS_bus_CS.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arbiter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NodesAXI_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA/ADS_bus_CS/ADS_bus_CS.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = d689f5770a403d20; cache size = 4.271 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Mar 20 12:20:59 2023] Launched design_1_NodesAXI_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_NodesAXI_0_0_synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/design_1_NodesAXI_0_0_synth_1/runme.log
synth_1: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/synth_1/runme.log
[Mon Mar 20 12:20:59 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ADS_bus_CS/ADS_bus_CS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.543 ; gain = 110.113
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 12:58:12 2023...
