INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Digital-Logic-Lab/Lab.10/LC-3/LC-3.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Digital-Logic-Lab/Lab.10/LC-3/LC-3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
