// Seed: 3695258149
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.id_1 = 0;
  wire id_4;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd48
) (
    input supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 _id_3
);
  uwire id_5;
  wire  id_6 = !1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_5 = -1;
  logic id_7 = id_6;
  assign id_7 = -1;
  wire [-1 'b0 : id_3] id_8;
  wire id_9;
endmodule
