Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Course/Junior1/CO/Final/Project/MIPS/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "E:/Course/Junior1/CO/Final/Project/MIPS/ipcore_dir/multiplier.vhd" in Library work.
Architecture multiplier_a of Entity multiplier is up to date.
Compiling vhdl file "E:/Course/Junior1/CO/Final/Project/MIPS/Mem.vhd" in Library work.
Entity <mem> compiled.
Entity <mem> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/Course/Junior1/CO/Final/Project/MIPS/ipcore_dir/bl_rom.vhd" in Library work.
Architecture bl_rom_a of Entity bl_rom is up to date.
Compiling vhdl file "E:/Course/Junior1/CO/Final/Project/MIPS/ipcore_dir/pro_rom.vhd" in Library work.
Architecture pro_rom_a of Entity pro_rom is up to date.
Compiling vhdl file "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mem> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd" line 176: Instantiating black box module <multiplier>.
WARNING:Xst:2211 - "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd" line 178: Instantiating black box module <bl_rom>.
WARNING:Xst:2211 - "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd" line 179: Instantiating black box module <pro_rom>.
INFO:Xst:1561 - "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd" line 387: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd" line 402: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd" line 423: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd" line 483: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <alu_out>
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Mem> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <Flash_data> in unit <Mem> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Flash_we> in unit <Mem> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Flash_oe> in unit <Mem> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Mem> analyzed. Unit <Mem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <Flash_data> in unit <Mem> is removed.

Synthesizing Unit <ALU>.
    Related source file is "E:/Course/Junior1/CO/Final/Project/MIPS/ALU.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <R>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <OP>.
    Found 32-bit 4-to-1 multiplexer for signal <result>.
    Found 32-bit addsub for signal <result$addsub0000>.
    Found 32-bit comparator less for signal <result$cmp_lt0000> created at line 89.
    Found 32-bit xor2 for signal <result$xor0000> created at line 101.
    Found 1-bit xor2 for signal <Zero$xor0000> created at line 120.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <Mem>.
    Related source file is "E:/Course/Junior1/CO/Final/Project/MIPS/Mem.vhd".
WARNING:Xst:1305 - Output <Tlb_missing> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Flash_addr> is never assigned. Tied to value 00000000000000000000000.
WARNING:Xst:2563 - Inout <Flash_data<10>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<11>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<12>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<13>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<14>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<15>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<7>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<8>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <Flash_data<9>> is never assigned. Tied to value Z.
WARNING:Xst:1305 - Output <Flash_sts> is never assigned. Tied to value 0.
    Register <pro_addr> equivalent to <bl_addr> has been removed
    Register <Ram2_addr> equivalent to <Ram1_addr> has been removed
    Register <Ram1_oe> equivalent to <Ram1_en> has been removed
    Using one-hot encoding for signal <count>.
    Using one-hot encoding for signal <op>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <op> of Case statement line 218 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <op> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <op> of Case statement line 218 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <op> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <Ram1_rw>.
    Found 7-bit register for signal <Seg7_out>.
    Found 16-bit tristate buffer for signal <Ram1_data>.
    Found 18-bit register for signal <Ram1_addr>.
    Found 16-bit tristate buffer for signal <Ram2_data>.
    Found 10-bit register for signal <bl_addr>.
    Found 32-bit register for signal <DataOut>.
    Found 1-bit register for signal <Ram1_en>.
    Found 1-bit register for signal <Done>.
    Found 1-bit register for signal <Ram2_rw>.
    Found 1-bit register for signal <Rdn>.
    Found 1-bit register for signal <Wrn>.
    Found 1-bit tristate buffer for signal <Flash_data<15>>.
    Found 1-bit tristate buffer for signal <Flash_data<14>>.
    Found 1-bit tristate buffer for signal <Flash_data<13>>.
    Found 1-bit tristate buffer for signal <Flash_data<12>>.
    Found 1-bit tristate buffer for signal <Flash_data<11>>.
    Found 1-bit tristate buffer for signal <Flash_data<10>>.
    Found 1-bit tristate buffer for signal <Flash_data<9>>.
    Found 1-bit tristate buffer for signal <Flash_data<8>>.
    Found 1-bit tristate buffer for signal <Flash_data<7>>.
    Found 1-bit tristate buffer for signal <Flash_data<6>>.
    Found 1-bit tristate buffer for signal <Flash_data<5>>.
    Found 1-bit tristate buffer for signal <Flash_data<4>>.
    Found 1-bit tristate buffer for signal <Flash_data<3>>.
    Found 1-bit tristate buffer for signal <Flash_data<2>>.
    Found 1-bit tristate buffer for signal <Flash_data<1>>.
    Found 1-bit tristate buffer for signal <Flash_data<0>>.
    Found 8-bit register for signal <count>.
    Found 16-bit register for signal <Mtridata_Ram1_data> created at line 136.
    Found 16-bit register for signal <Mtridata_Ram2_data> created at line 191.
    Found 1-bit register for signal <Mtrien_Ram1_data> created at line 136.
    Found 1-bit register for signal <Mtrien_Ram2_data> created at line 191.
    Found 5-bit register for signal <op>.
    Found 2-bit register for signal <tmp>.
    Found 1-bit register for signal <working>.
    Summary:
	inferred 123 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <Mem> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "E:/Course/Junior1/CO/Final/Project/MIPS/Controller.vhd".
WARNING:Xst:647 - Input <switches<10:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tlb_missing> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <div_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <current_PC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TLB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 52                                             |
    | Inputs             | 36                                             |
    | Outputs            | 23                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init_state                                     |
    | Power Up State     | init_state                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <LED_display_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 312.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 491.
    Found 4-bit adder for signal <counter>.
    Found 1024-bit register for signal <CPR>.
    Found 3-bit up counter for signal <div_counter>.
    Found 32-bit 32-to-1 multiplexer for signal <GPR_0$varindex0000> created at line 310.
    Found 32-bit register for signal <IR>.
    Found 32-bit 4-to-1 multiplexer for signal <LED_display_data$mux0000>.
    Found 32-bit register for signal <mem_addr>.
    Found 32-bit register for signal <mem_data_in>.
    Found 32-bit 32-to-1 multiplexer for signal <mem_data_in_7_0$varindex0000> created at line 417.
    Found 1-bit register for signal <mem_en>.
    Found 1-bit register for signal <mem_rw>.
    Found 2-bit register for signal <multi_wait_counter>.
    Found 2-bit adder for signal <multi_wait_counter$addsub0000> created at line 332.
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC$add0000> created at line 435.
    Found 32-bit 32-to-1 multiplexer for signal <PC_27$varindex0000> created at line 246.
    Found 32-bit adder for signal <PC_31$add0000> created at line 205.
    Found 32-bit register for signal <R_a>.
    Found 32-bit 4-to-1 multiplexer for signal <R_a$mux0000> created at line 209.
    Found 32-bit register for signal <R_b>.
    Found 32-bit 4-to-1 multiplexer for signal <R_b$mux0000> created at line 209.
    Found 5-bit register for signal <R_d_idx>.
    Found 32-bit register for signal <reg_hi>.
    Found 32-bit register for signal <reg_lo>.
    Found 504-bit register for signal <TLB>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <CPR>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <GPR>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 504 flip-flops were inferred for signal <TLB>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 2817 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred 256 Multiplexer(s).
Unit <Controller> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 1179
 1-bit register                                        : 1131
 10-bit register                                       : 1
 16-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 2
 32-bit register                                       : 38
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 2
 32-bit latch                                          : 2
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 9
 32-bit 32-to-1 multiplexer                            : 5
 32-bit 4-to-1 multiplexer                             : 4
# Tristates                                            : 18
 1-bit tristate buffer                                 : 16
 16-bit tristate buffer                                : 2
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:14]> with one-hot encoding.
---------------------------------------------
 State                     | Encoding
---------------------------------------------
 init_state                | 00000000000001
 prepare_fetch_state       | 00000000000010
 fetch_state               | 00000000000100
 decode_state              | 00000000001000
 alu_wb_reg_state          | 00000000010000
 branch_e_ne_decide_state  | 00000100000000
 branch_ge_lt_decide_state | 00000010000000
 branch_gt_le_decide_state | 00000001000000
 visit_memory_word_state   | 00001000000000
 visit_memory_byte_state   | 00010000000000
 store_memory_byte_state   | 10000000000000
 wait_memory_word_state    | 00100000000000
 wait_memory_byte_state    | 01000000000000
 multi_wait_state          | 00000000100000
---------------------------------------------
Reading core <ipcore_dir/multiplier.ngc>.
Reading core <ipcore_dir/bl_rom.ngc>.
Reading core <ipcore_dir/pro_rom.ngc>.
Loading core <multiplier> for timing and area information for instance <multiplier_unit>.
Loading core <bl_rom> for timing and area information for instance <bl_rom_unit>.
Loading core <pro_rom> for timing and area information for instance <pro_rom_unit>.
INFO:Xst:2261 - The FF/Latch <Seg7_out_5> in Unit <mem_unit> is equivalent to the following FF/Latch, which will be removed : <Seg7_out_3> 
INFO:Xst:2261 - The FF/Latch <Seg7_out_6> in Unit <mem_unit> is equivalent to the following FF/Latch, which will be removed : <Seg7_out_4> 
INFO:Xst:2261 - The FF/Latch <Seg7_out_2> in Unit <mem_unit> is equivalent to the following FF/Latch, which will be removed : <Seg7_out_0> 
WARNING:Xst:1710 - FF/Latch <Seg7_out_5> (without init value) has a constant value of 1 in block <mem_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Seg7_out_2> (without init value) has a constant value of 0 in block <mem_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2404 -  FFs/Latches <Seg7_out<0:5>> (without init value) have a constant value of 0 in block <Mem>.
WARNING:Xst:2677 - Node <op_1> of sequential type is unconnected in block <Mem>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 2434
 Flip-Flops                                            : 2434
# Latches                                              : 2
 32-bit latch                                          : 2
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 40
 1-bit 32-to-1 multiplexer                             : 32
 32-bit 32-to-1 multiplexer                            : 4
 32-bit 4-to-1 multiplexer                             : 4
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Seg7_out_4> (without init value) has a constant value of 1 in block <Mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Seg7_out_2> (without init value) has a constant value of 1 in block <Mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Seg7_out_1> (without init value) has a constant value of 0 in block <Mem>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Seg7_out_5> in Unit <Mem> is equivalent to the following FF/Latch, which will be removed : <Seg7_out_3> 

Optimizing unit <Controller> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 63.
FlipFlop IR_1 has been replicated 1 time(s)
FlipFlop IR_11 has been replicated 1 time(s)
FlipFlop IR_16 has been replicated 2 time(s)
FlipFlop IR_17 has been replicated 1 time(s)
FlipFlop IR_2 has been replicated 1 time(s)
FlipFlop IR_21 has been replicated 1 time(s)
FlipFlop IR_26 has been replicated 1 time(s)
FlipFlop IR_27 has been replicated 1 time(s)
FlipFlop IR_28 has been replicated 1 time(s)
FlipFlop IR_29 has been replicated 1 time(s)
FlipFlop IR_3 has been replicated 1 time(s)
FlipFlop IR_30 has been replicated 2 time(s)
FlipFlop IR_31 has been replicated 3 time(s)
FlipFlop IR_4 has been replicated 1 time(s)
FlipFlop IR_5 has been replicated 1 time(s)
FlipFlop R_a_0 has been replicated 1 time(s)
FlipFlop R_a_2 has been replicated 1 time(s)
FlipFlop R_b_0 has been replicated 5 time(s)
FlipFlop R_b_10 has been replicated 1 time(s)
FlipFlop R_b_11 has been replicated 1 time(s)
FlipFlop R_b_12 has been replicated 1 time(s)
FlipFlop R_b_13 has been replicated 1 time(s)
FlipFlop R_b_14 has been replicated 1 time(s)
FlipFlop R_b_15 has been replicated 1 time(s)
FlipFlop R_b_16 has been replicated 1 time(s)
FlipFlop R_b_17 has been replicated 1 time(s)
FlipFlop R_b_18 has been replicated 1 time(s)
FlipFlop R_b_19 has been replicated 1 time(s)
FlipFlop R_b_20 has been replicated 1 time(s)
FlipFlop R_b_21 has been replicated 1 time(s)
FlipFlop R_b_22 has been replicated 1 time(s)
FlipFlop R_b_23 has been replicated 1 time(s)
FlipFlop R_b_24 has been replicated 1 time(s)
FlipFlop R_b_25 has been replicated 1 time(s)
FlipFlop R_b_26 has been replicated 1 time(s)
FlipFlop R_b_27 has been replicated 1 time(s)
FlipFlop R_b_28 has been replicated 1 time(s)
FlipFlop R_b_29 has been replicated 1 time(s)
FlipFlop R_b_30 has been replicated 1 time(s)
FlipFlop R_b_31 has been replicated 1 time(s)
FlipFlop R_b_5 has been replicated 1 time(s)
FlipFlop R_b_6 has been replicated 1 time(s)
FlipFlop R_b_7 has been replicated 1 time(s)
FlipFlop R_b_8 has been replicated 1 time(s)
FlipFlop R_b_9 has been replicated 1 time(s)
FlipFlop state_FSM_FFd11 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2501
 Flip-Flops                                            : 2501

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Controller.ngr
Top Level Output File Name         : Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 176

Cell Usage :
# BELS                             : 15833
#      BUF                         : 3
#      GND                         : 4
#      INV                         : 4
#      LUT1                        : 29
#      LUT2                        : 903
#      LUT2_D                      : 3
#      LUT2_L                      : 23
#      LUT3                        : 3481
#      LUT3_D                      : 58
#      LUT3_L                      : 30
#      LUT4                        : 5397
#      LUT4_D                      : 79
#      LUT4_L                      : 330
#      MULT_AND                    : 528
#      MUXCY                       : 1204
#      MUXF5                       : 1448
#      MUXF6                       : 640
#      MUXF7                       : 320
#      MUXF8                       : 160
#      VCC                         : 4
#      XORCY                       : 1185
# FlipFlops/Latches                : 2565
#      FDC                         : 47
#      FDCE                        : 1
#      FDE                         : 2449
#      FDP                         : 1
#      FDR                         : 3
#      LD                          : 64
# RAMS                             : 4
#      RAMB16_S18_S18              : 4
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 171
#      IBUF                        : 17
#      IOBUF                       : 32
#      OBUF                        : 106
#      OBUFT                       : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     5346  out of   8672    61%  
 Number of Slice Flip Flops:           2565  out of  17344    14%  
 Number of 4 input LUTs:              10337  out of  17344    59%  
 Number of IOs:                         176
 Number of bonded IOBs:                 172  out of    250    68%  
 Number of BRAMs:                         4  out of     28    14%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)                                                                                                                | Load  |
------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
clk1(clk1:O)                                          | BUFG(*)(bl_rom_unit/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 2385  |
bl_rom_unit/N0                                        | NONE(bl_rom_unit/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)   | 2     |
pro_rom_unit/N0                                       | NONE(pro_rom_unit/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram)| 2     |
auto_clk                                              | BUFGP                                                                                                                                | 3     |
LED_display_data_not00021(LED_display_data_not00021:O)| BUFG(*)(LED_display_data_0)                                                                                                          | 32    |
div_counter_11                                        | BUFG                                                                                                                                 | 117   |
alu_unit/Mmux_result1432101(alu_unit/R_not00011:O)    | BUFG(*)(alu_unit/R_31)                                                                                                               | 32    |
------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+------------------------+-------+
Control Signal                             | Buffer(FF name)        | Load  |
-------------------------------------------+------------------------+-------+
mem_unit/rst_inv(mem_unit/rst_inv1_INV_0:O)| NONE(GPR<0>_0)         | 49    |
-------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.100ns (Maximum Frequency: 45.250MHz)
   Minimum input arrival time before clock: 10.498ns
   Maximum output required time after clock: 7.516ns
   Maximum combinational path delay: 6.823ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 22.100ns (frequency: 45.250MHz)
  Total number of paths / destination ports: 18560880805 / 3507
-------------------------------------------------------------------------
Delay:               22.100ns (Levels of Logic = 20)
  Source:            R_b_23_1 (FF)
  Destination:       PC_8 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: R_b_23_1 to PC_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  R_b_23_1 (R_b_23_1)
     LUT3:I0->O            1   0.704   0.000  alu_unit/result_cmp_eq00311_wg_lut<0> (alu_unit/result_cmp_eq00311_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  alu_unit/result_cmp_eq00311_wg_cy<0> (alu_unit/result_cmp_eq00311_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  alu_unit/result_cmp_eq00311_wg_cy<1> (alu_unit/result_cmp_eq00311_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  alu_unit/result_cmp_eq00311_wg_cy<2> (alu_unit/result_cmp_eq00311_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  alu_unit/result_cmp_eq00311_wg_cy<3> (alu_unit/result_cmp_eq00311_wg_cy<3>)
     MUXCY:CI->O           1   0.459   0.455  alu_unit/result_cmp_eq00311_wg_cy<4> (alu_unit/result_cmp_eq00311_wg_cy<4>)
     LUT3_D:I2->O         77   0.704   1.311  alu_unit/result_cmp_eq00311_wg_cy<6>1 (alu_unit/result_cmp_eq00311_wg_cy<6>)
     LUT3_D:I2->O         19   0.704   1.164  alu_unit/result_cmp_eq00331 (alu_unit/result_cmp_eq0033)
     LUT4_D:I1->O         29   0.704   1.296  alu_unit/result_mux0006<28>41 (alu_unit/N34)
     LUT4:I2->O            1   0.704   0.424  alu_unit/Mmux_result2169 (alu_unit/Mmux_result2169)
     LUT4_L:I3->LO         1   0.704   0.104  alu_unit/Mmux_result2171 (alu_unit/Mmux_result2171)
     LUT4:I3->O            1   0.704   0.424  alu_unit/Mmux_result21296 (alu_unit/Mmux_result21296)
     LUT4:I3->O            2   0.704   0.526  alu_unit/Mmux_result21548 (alu_unit/result<28>)
     LUT4:I1->O            1   0.704   0.424  alu_unit/Mmux_result1447_SW0 (N872)
     LUT4:I3->O            1   0.704   0.000  alu_unit/Zero_wg_lut<8> (alu_unit/Zero_wg_lut<8>)
     MUXCY:S->O            5   0.864   0.668  alu_unit/Zero_wg_cy<8> (alu_unit/Zero_wg_cy<8>)
     LUT3_D:I2->O          1   0.704   0.455  PC_0_or00041 (PC_0_or0004)
     LUT4:I2->O           15   0.704   1.052  PC_22_mux000024 (PC_22_mux000024)
     LUT3:I2->O            1   0.704   0.455  PC_8_mux000024 (PC_8_mux000024)
     LUT4:I2->O            1   0.704   0.000  PC_8_mux000038 (PC_8_mux0000)
     FDE:D                     0.308          PC_8
    ----------------------------------------
    Total                     22.100ns (12.719ns logic, 9.381ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'auto_clk'
  Clock period: 3.545ns (frequency: 282.087MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.545ns (Levels of Logic = 1)
  Source:            div_counter_1 (FF)
  Destination:       div_counter_0 (FF)
  Source Clock:      auto_clk rising
  Destination Clock: auto_clk rising

  Data Path: div_counter_1 to div_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  div_counter_1 (div_counter_11)
     LUT3:I0->O            3   0.704   0.531  div_counter_cmp_eq00001 (div_counter_cmp_eq0000)
     FDR:R                     0.911          div_counter_0
    ----------------------------------------
    Total                      3.545ns (2.206ns logic, 1.339ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div_counter_11'
  Clock period: 7.306ns (frequency: 136.878MHz)
  Total number of paths / destination ports: 513 / 169
-------------------------------------------------------------------------
Delay:               7.306ns (Levels of Logic = 3)
  Source:            mem_unit/working (FF)
  Destination:       mem_unit/Mtrien_Ram1_data (FF)
  Source Clock:      div_counter_11 rising
  Destination Clock: div_counter_11 rising

  Data Path: mem_unit/working to mem_unit/Mtrien_Ram1_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   0.968  mem_unit/working (mem_unit/working)
     LUT3:I2->O            8   0.704   0.761  mem_unit/op_and00001 (mem_unit/op_and0000)
     LUT4:I3->O           37   0.704   1.268  mem_unit/Mtridata_Ram2_data_and00001 (mem_unit/Mtridata_Ram2_data_and0000)
     LUT4:I3->O           17   0.704   1.051  mem_unit/Mtridata_Ram1_data_and0000 (mem_unit/Mtridata_Ram1_data_and0000)
     FDE:CE                    0.555          mem_unit/Mtridata_Ram1_data_0
    ----------------------------------------
    Total                      7.306ns (3.258ns logic, 4.048ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 2333 / 2333
-------------------------------------------------------------------------
Offset:              7.390ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       R_b_0 (FF)
  Destination Clock: clk1 rising

  Data Path: reset to R_b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           390   1.218   1.375  reset_IBUF (reset_IBUF)
     BUF:I->O            390   0.704   1.550  reset_IBUF_1 (reset_IBUF_1)
     LUT2:I0->O           98   0.704   1.283  R_a_and00001 (R_a_and0000)
     FDE:CE                    0.555          R_b_0
    ----------------------------------------
    Total                      7.390ns (3.181ns logic, 4.209ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LED_display_data_not00021'
  Total number of paths / destination ports: 1280 / 32
-------------------------------------------------------------------------
Offset:              10.021ns (Levels of Logic = 9)
  Source:            switches<4> (PAD)
  Destination:       LED_display_data_0 (LATCH)
  Destination Clock: LED_display_data_not00021 falling

  Data Path: switches<4> to LED_display_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   1.218   1.333  switches_4_IBUF (switches_4_IBUF)
     BUF:I->O            257   0.704   1.508  switches_4_IBUF_1 (switches_4_IBUF_1)
     LUT3:I0->O            1   0.704   0.000  Mmux__varindex0001_999 (Mmux__varindex0001_999)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0001_8_f5_23 (Mmux__varindex0001_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0001_6_f6_23 (Mmux__varindex0001_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0001_4_f7_23 (Mmux__varindex0001_4_f724)
     MUXF8:I0->O           1   0.521   0.455  Mmux__varindex0001_2_f8_23 (_varindex0001<31>)
     LUT4:I2->O            1   0.704   0.499  Mmux_LED_display_data_mux00005094_SW0 (N1596)
     LUT4:I1->O            1   0.704   0.000  Mmux_LED_display_data_mux00005094 (LED_display_data_mux0000<31>)
     LD:D                      0.308          LED_display_data_31
    ----------------------------------------
    Total                     10.021ns (6.226ns logic, 3.795ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div_counter_11'
  Total number of paths / destination ports: 333 / 165
-------------------------------------------------------------------------
Offset:              10.498ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       mem_unit/Mtrien_Ram1_data (FF)
  Destination Clock: div_counter_11 rising

  Data Path: reset to mem_unit/Mtrien_Ram1_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           390   1.218   1.375  reset_IBUF (reset_IBUF)
     BUF:I->O            390   0.704   1.454  reset_IBUF_1 (reset_IBUF_1)
     LUT3:I1->O            8   0.704   0.761  mem_unit/op_and00001 (mem_unit/op_and0000)
     LUT4:I3->O           37   0.704   1.268  mem_unit/Mtridata_Ram2_data_and00001 (mem_unit/Mtridata_Ram2_data_and0000)
     LUT4:I3->O           17   0.704   1.051  mem_unit/Mtridata_Ram1_data_and0000 (mem_unit/Mtridata_Ram1_data_and0000)
     FDE:CE                    0.555          mem_unit/Mtridata_Ram1_data_0
    ----------------------------------------
    Total                     10.498ns (4.589ns logic, 5.909ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div_counter_11'
  Total number of paths / destination ports: 109 / 77
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 1)
  Source:            mem_unit/Mtrien_Ram1_data (FF)
  Destination:       ram1_data<15> (PAD)
  Source Clock:      div_counter_11 rising

  Data Path: mem_unit/Mtrien_Ram1_data to ram1_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.034  mem_unit/Mtrien_Ram1_data (mem_unit/Mtrien_Ram1_data)
     IOBUF:T->IO               3.272          ram1_data_15_IOBUF (ram1_data<15>)
    ----------------------------------------
    Total                      4.897ns (3.863ns logic, 1.034ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 31 / 7
-------------------------------------------------------------------------
Offset:              7.516ns (Levels of Logic = 3)
  Source:            state_FSM_FFd13 (FF)
  Destination:       seg7_out_2<5> (PAD)
  Source Clock:      clk1 rising

  Data Path: state_FSM_FFd13 to seg7_out_2<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             38   0.591   1.343  state_FSM_FFd13 (state_FSM_FFd13)
     LUT4:I1->O            2   0.704   0.482  state_FSM_Out2111 (seg7_out_2_6_OBUF)
     LUT3:I2->O            1   0.704   0.420  state_FSM_Out212 (seg7_out_2_5_OBUF)
     OBUF:I->O                 3.272          seg7_out_2_5_OBUF (seg7_out_2<5>)
    ----------------------------------------
    Total                      7.516ns (5.271ns logic, 2.245ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED_display_data_not00021'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 2)
  Source:            LED_display_data_15 (LATCH)
  Destination:       LEDS<15> (PAD)
  Source Clock:      LED_display_data_not00021 falling

  Data Path: LED_display_data_15 to LEDS<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.499  LED_display_data_15 (LED_display_data_15)
     LUT3:I1->O            1   0.704   0.420  LEDS<15>1 (LEDS_15_OBUF)
     OBUF:I->O                 3.272          LEDS_15_OBUF (LEDS<15>)
    ----------------------------------------
    Total                      5.571ns (4.652ns logic, 0.919ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               6.823ns (Levels of Logic = 3)
  Source:            switches<7> (PAD)
  Destination:       LEDS<15> (PAD)

  Data Path: switches<7> to LEDS<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.209  switches_7_IBUF (switches_7_IBUF)
     LUT3:I0->O            1   0.704   0.420  LEDS<9>1 (LEDS_9_OBUF)
     OBUF:I->O                 3.272          LEDS_9_OBUF (LEDS<9>)
    ----------------------------------------
    Total                      6.823ns (5.194ns logic, 1.629ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================


Total REAL time to Xst completion: 347.00 secs
Total CPU time to Xst completion: 346.80 secs
 
--> 

Total memory usage is 609832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :   19 (   0 filtered)

