Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/mohammad/FPGA/ise_project/RS232_FSM_UART/RS232_Transmitter_tb_isim_beh.exe" -prj "D:/mohammad/FPGA/ise_project/RS232_FSM_UART/RS232_Transmitter_tb_beh.prj" "work.RS232_Transmitter_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/mohammad/FPGA/ise_project/RS232_FSM_UART/RS232_Transmitter.vhd" into library work
Parsing VHDL file "D:/mohammad/FPGA/ise_project/RS232_FSM_UART/RS232_Transmitter_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity RS232_Transmitter [rs232_transmitter_default]
Compiling architecture behavior of entity rs232_transmitter_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/mohammad/FPGA/ise_project/RS232_FSM_UART/RS232_Transmitter_tb_isim_beh.exe
Fuse Memory Usage: 36180 KB
Fuse CPU Usage: 593 ms
