Classic Timing Analyzer report for sync
Thu May 03 12:48:26 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.441 ns                                       ; d       ; n1~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.031 ns                                       ; n1~reg0 ; n1      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.211 ns                                      ; d       ; n1~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; n1~reg0 ; q~reg0  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                    ;
+-------+------------------------------------------------+---------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; n1~reg0 ; q~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
+-------+------------------------------------------------+---------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 3.441 ns   ; d    ; n1~reg0 ; clk      ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 6.031 ns   ; n1~reg0 ; n1 ; clk        ;
; N/A   ; None         ; 5.939 ns   ; q~reg0  ; q  ; clk        ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -3.211 ns ; d    ; n1~reg0 ; clk      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 03 12:48:25 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sync -c sync --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "n1~reg0" and destination register "q~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.541 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'n1~reg0'
            Info: 2: + IC(0.308 ns) + CELL(0.149 ns) = 0.457 ns; Loc. = LCCOMB_X1_Y12_N16; Fanout = 1; COMB Node = 'q~reg0feeder'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.541 ns; Loc. = LCFF_X1_Y12_N17; Fanout = 1; REG Node = 'q~reg0'
            Info: Total cell delay = 0.233 ns ( 43.07 % )
            Info: Total interconnect delay = 0.308 ns ( 56.93 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.366 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.718 ns) + CELL(0.537 ns) = 2.366 ns; Loc. = LCFF_X1_Y12_N17; Fanout = 1; REG Node = 'q~reg0'
                Info: Total cell delay = 1.526 ns ( 64.50 % )
                Info: Total interconnect delay = 0.840 ns ( 35.50 % )
            Info: - Longest clock path from clock "clk" to source register is 2.366 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.718 ns) + CELL(0.537 ns) = 2.366 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'n1~reg0'
                Info: Total cell delay = 1.526 ns ( 64.50 % )
                Info: Total interconnect delay = 0.840 ns ( 35.50 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "n1~reg0" (data pin = "d", clock pin = "clk") is 3.441 ns
    Info: + Longest pin to register delay is 5.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(4.748 ns) + CELL(0.149 ns) = 5.759 ns; Loc. = LCCOMB_X1_Y12_N2; Fanout = 1; COMB Node = 'n1~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.843 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'n1~reg0'
        Info: Total cell delay = 1.095 ns ( 18.74 % )
        Info: Total interconnect delay = 4.748 ns ( 81.26 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.366 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.718 ns) + CELL(0.537 ns) = 2.366 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'n1~reg0'
        Info: Total cell delay = 1.526 ns ( 64.50 % )
        Info: Total interconnect delay = 0.840 ns ( 35.50 % )
Info: tco from clock "clk" to destination pin "n1" through register "n1~reg0" is 6.031 ns
    Info: + Longest clock path from clock "clk" to source register is 2.366 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.718 ns) + CELL(0.537 ns) = 2.366 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'n1~reg0'
        Info: Total cell delay = 1.526 ns ( 64.50 % )
        Info: Total interconnect delay = 0.840 ns ( 35.50 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.415 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'n1~reg0'
        Info: 2: + IC(0.753 ns) + CELL(2.662 ns) = 3.415 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'n1'
        Info: Total cell delay = 2.662 ns ( 77.95 % )
        Info: Total interconnect delay = 0.753 ns ( 22.05 % )
Info: th for register "n1~reg0" (data pin = "d", clock pin = "clk") is -3.211 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.366 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.718 ns) + CELL(0.537 ns) = 2.366 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'n1~reg0'
        Info: Total cell delay = 1.526 ns ( 64.50 % )
        Info: Total interconnect delay = 0.840 ns ( 35.50 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(4.748 ns) + CELL(0.149 ns) = 5.759 ns; Loc. = LCCOMB_X1_Y12_N2; Fanout = 1; COMB Node = 'n1~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.843 ns; Loc. = LCFF_X1_Y12_N3; Fanout = 2; REG Node = 'n1~reg0'
        Info: Total cell delay = 1.095 ns ( 18.74 % )
        Info: Total interconnect delay = 4.748 ns ( 81.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Thu May 03 12:48:26 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


