Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 13 17:05:04 2023
| Host         : Laptopiszcze running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.660     -643.818                    299                 6283        0.041        0.000                      0                 6283        4.020        0.000                       0                  4193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.660     -643.818                    299                 6283        0.041        0.000                      0                 6283        4.020        0.000                       0                  4193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          299  Failing Endpoints,  Worst Slack       -4.660ns,  Total Violation     -643.818ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.660ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 10.440ns (75.748%)  route 3.342ns (24.252%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.891     3.185    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/clk
    DSP48_X3Y19          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.391 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.393    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8_n_106
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.106 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__9/PCOUT[47]
                         net (fo=1, routed)           0.002     9.108    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__9_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.626 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__10/P[38]
                         net (fo=2, routed)           1.204    11.829    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_3_in[55]
    SLICE_X96Y57         LUT3 (Prop_lut3_I2_O)        0.153    11.982 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59/O
                         net (fo=2, routed)           0.708    12.690    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0
    SLICE_X96Y57         LUT4 (Prop_lut4_I3_O)        0.331    13.021 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63/O
                         net (fo=1, routed)           0.000    13.021    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.397 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.397    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_49_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.514 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.514    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_39_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.631 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.631    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_30_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.748 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.748    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_21_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.865 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.865    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_12_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.982 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.982    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_3_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.099    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][4]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.333    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][8]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.450    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][12]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.567    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][16]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.801    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][24]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.918    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][28]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.233 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][31]_i_3/O[3]
                         net (fo=33, routed)          0.784    16.017    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_1_in
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.307    16.324 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][31]_i_1/O
                         net (fo=32, routed)          0.643    16.967    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0
    SLICE_X101Y71        FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.596    12.775    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/clk
    SLICE_X101Y71        FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][1]/C
                         clock pessimism              0.115    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X101Y71        FDSE (Setup_fdse_C_S)       -0.429    12.307    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -16.967    
  -------------------------------------------------------------------
                         slack                                 -4.660    

Slack (VIOLATED) :        -4.660ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 10.440ns (75.748%)  route 3.342ns (24.252%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.891     3.185    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/clk
    DSP48_X3Y19          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.391 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.393    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8_n_106
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.106 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__9/PCOUT[47]
                         net (fo=1, routed)           0.002     9.108    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__9_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.626 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__10/P[38]
                         net (fo=2, routed)           1.204    11.829    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_3_in[55]
    SLICE_X96Y57         LUT3 (Prop_lut3_I2_O)        0.153    11.982 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59/O
                         net (fo=2, routed)           0.708    12.690    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0
    SLICE_X96Y57         LUT4 (Prop_lut4_I3_O)        0.331    13.021 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63/O
                         net (fo=1, routed)           0.000    13.021    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.397 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.397    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_49_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.514 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.514    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_39_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.631 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.631    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_30_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.748 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.748    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_21_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.865 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.865    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_12_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.982 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.982    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_3_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.099    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][4]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.333    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][8]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.450    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][12]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.567    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][16]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.801    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][24]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.918    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][28]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.233 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][31]_i_3/O[3]
                         net (fo=33, routed)          0.784    16.017    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_1_in
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.307    16.324 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][31]_i_1/O
                         net (fo=32, routed)          0.643    16.967    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0
    SLICE_X101Y71        FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.596    12.775    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/clk
    SLICE_X101Y71        FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]/C
                         clock pessimism              0.115    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X101Y71        FDSE (Setup_fdse_C_S)       -0.429    12.307    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -16.967    
  -------------------------------------------------------------------
                         slack                                 -4.660    

Slack (VIOLATED) :        -4.660ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 10.440ns (75.748%)  route 3.342ns (24.252%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 12.775 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.891     3.185    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/clk
    DSP48_X3Y19          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y19          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.391 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8/PCOUT[47]
                         net (fo=1, routed)           0.002     7.393    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__8_n_106
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.106 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__9/PCOUT[47]
                         net (fo=1, routed)           0.002     9.108    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__9_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    10.626 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/mult_52_58__10/P[38]
                         net (fo=2, routed)           1.204    11.829    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_3_in[55]
    SLICE_X96Y57         LUT3 (Prop_lut3_I2_O)        0.153    11.982 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59/O
                         net (fo=2, routed)           0.708    12.690    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_59_n_0
    SLICE_X96Y57         LUT4 (Prop_lut4_I3_O)        0.331    13.021 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63/O
                         net (fo=1, routed)           0.000    13.021    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][0]_i_63_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.397 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    13.397    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_49_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.514 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    13.514    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_39_n_0
    SLICE_X96Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.631 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.631    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_30_n_0
    SLICE_X96Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.748 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.748    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_21_n_0
    SLICE_X96Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.865 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.865    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_12_n_0
    SLICE_X96Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.982 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.982    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_3_n_0
    SLICE_X96Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.099    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][0]_i_2_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][4]_i_2_n_0
    SLICE_X96Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.333    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][8]_i_2_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.450    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][12]_i_2_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.567    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][16]_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.684    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][20]_i_2_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.801    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][24]_i_2_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.918 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.918    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][28]_i_2_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.233 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][31]_i_3/O[3]
                         net (fo=33, routed)          0.784    16.017    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/p_1_in
    SLICE_X101Y71        LUT4 (Prop_lut4_I1_O)        0.307    16.324 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0][31]_i_1/O
                         net (fo=32, routed)          0.643    16.967    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20[0]_0
    SLICE_X101Y71        FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.596    12.775    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/clk
    SLICE_X101Y71        FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][6]/C
                         clock pessimism              0.115    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X101Y71        FDSE (Setup_fdse_C_S)       -0.429    12.307    design_1_i/fwheun_0/inst/fwheun_struct/cmult1/op_mem_71_20_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -16.967    
  -------------------------------------------------------------------
                         slack                                 -4.660    

Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][10]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.715ns  (logic 10.611ns (77.366%)  route 3.104ns (22.634%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.837     3.131    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    DSP48_X1Y13          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.339    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.052 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.054    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.572 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[5]
                         net (fo=2, routed)           1.224    11.795    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4_n_100
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.156    11.951 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0/O
                         net (fo=2, routed)           0.816    12.767    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.355    13.122 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0/O
                         net (fo=1, routed)           0.000    13.122    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.635 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.752 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    13.752    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.869 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.986 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    13.986    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.103 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.103    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.220 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.220    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.337    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.571 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.571    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.688 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.688    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.805 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.922 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.922    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.039    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.156 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.156    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.479 f  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_4__0/O[1]
                         net (fo=33, routed)          0.671    16.150    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/p_1_in2_in
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.306    16.456 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][31]_i_1__0/O
                         net (fo=32, routed)          0.390    16.846    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0]_1
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.581    12.760    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][10]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y48         FDSE (Setup_fdse_C_S)       -0.524    12.312    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][10]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 -4.534    

Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.715ns  (logic 10.611ns (77.366%)  route 3.104ns (22.634%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.837     3.131    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    DSP48_X1Y13          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.339    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.052 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.054    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.572 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[5]
                         net (fo=2, routed)           1.224    11.795    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4_n_100
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.156    11.951 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0/O
                         net (fo=2, routed)           0.816    12.767    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.355    13.122 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0/O
                         net (fo=1, routed)           0.000    13.122    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.635 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.752 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    13.752    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.869 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.986 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    13.986    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.103 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.103    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.220 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.220    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.337    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.571 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.571    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.688 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.688    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.805 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.922 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.922    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.039    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.156 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.156    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.479 f  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_4__0/O[1]
                         net (fo=33, routed)          0.671    16.150    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/p_1_in2_in
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.306    16.456 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][31]_i_1__0/O
                         net (fo=32, routed)          0.390    16.846    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0]_1
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.581    12.760    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y48         FDSE (Setup_fdse_C_S)       -0.524    12.312    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 -4.534    

Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][13]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.715ns  (logic 10.611ns (77.366%)  route 3.104ns (22.634%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.837     3.131    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    DSP48_X1Y13          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.339    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.052 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.054    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.572 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[5]
                         net (fo=2, routed)           1.224    11.795    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4_n_100
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.156    11.951 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0/O
                         net (fo=2, routed)           0.816    12.767    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.355    13.122 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0/O
                         net (fo=1, routed)           0.000    13.122    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.635 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.752 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    13.752    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.869 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.986 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    13.986    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.103 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.103    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.220 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.220    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.337    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.571 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.571    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.688 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.688    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.805 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.922 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.922    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.039    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.156 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.156    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.479 f  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_4__0/O[1]
                         net (fo=33, routed)          0.671    16.150    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/p_1_in2_in
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.306    16.456 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][31]_i_1__0/O
                         net (fo=32, routed)          0.390    16.846    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0]_1
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.581    12.760    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][13]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y48         FDSE (Setup_fdse_C_S)       -0.524    12.312    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][13]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 -4.534    

Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.715ns  (logic 10.611ns (77.366%)  route 3.104ns (22.634%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.837     3.131    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    DSP48_X1Y13          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.339    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.052 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.054    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.572 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[5]
                         net (fo=2, routed)           1.224    11.795    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4_n_100
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.156    11.951 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0/O
                         net (fo=2, routed)           0.816    12.767    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.355    13.122 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0/O
                         net (fo=1, routed)           0.000    13.122    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.635 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.752 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    13.752    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.869 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.986 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    13.986    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.103 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.103    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.220 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.220    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.337    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.571 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.571    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.688 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.688    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.805 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.922 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.922    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.039    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.156 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.156    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.479 f  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_4__0/O[1]
                         net (fo=33, routed)          0.671    16.150    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/p_1_in2_in
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.306    16.456 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][31]_i_1__0/O
                         net (fo=32, routed)          0.390    16.846    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0]_1
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.581    12.760    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y48         FDSE (Setup_fdse_C_S)       -0.524    12.312    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 -4.534    

Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][18]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.715ns  (logic 10.611ns (77.366%)  route 3.104ns (22.634%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.837     3.131    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    DSP48_X1Y13          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.339    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.052 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.054    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.572 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[5]
                         net (fo=2, routed)           1.224    11.795    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4_n_100
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.156    11.951 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0/O
                         net (fo=2, routed)           0.816    12.767    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.355    13.122 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0/O
                         net (fo=1, routed)           0.000    13.122    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.635 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.752 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    13.752    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.869 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.986 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    13.986    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.103 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.103    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.220 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.220    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.337    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.571 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.571    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.688 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.688    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.805 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.922 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.922    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.039    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.156 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.156    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.479 f  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_4__0/O[1]
                         net (fo=33, routed)          0.671    16.150    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/p_1_in2_in
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.306    16.456 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][31]_i_1__0/O
                         net (fo=32, routed)          0.390    16.846    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0]_1
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.581    12.760    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][18]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y48         FDSE (Setup_fdse_C_S)       -0.524    12.312    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][18]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 -4.534    

Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][19]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.715ns  (logic 10.611ns (77.366%)  route 3.104ns (22.634%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.837     3.131    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    DSP48_X1Y13          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.339    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.052 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.054    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.572 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[5]
                         net (fo=2, routed)           1.224    11.795    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4_n_100
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.156    11.951 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0/O
                         net (fo=2, routed)           0.816    12.767    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.355    13.122 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0/O
                         net (fo=1, routed)           0.000    13.122    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.635 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.752 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    13.752    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.869 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.986 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    13.986    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.103 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.103    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.220 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.220    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.337    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.571 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.571    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.688 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.688    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.805 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.922 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.922    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.039    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.156 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.156    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.479 f  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_4__0/O[1]
                         net (fo=33, routed)          0.671    16.150    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/p_1_in2_in
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.306    16.456 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][31]_i_1__0/O
                         net (fo=32, routed)          0.390    16.846    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0]_1
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.581    12.760    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][19]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y48         FDSE (Setup_fdse_C_S)       -0.524    12.312    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][19]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 -4.534    

Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.715ns  (logic 10.611ns (77.366%)  route 3.104ns (22.634%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.837     3.131    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    DSP48_X1Y13          DSP48E1                                      r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.339    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.052 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.054    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    10.572 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4/P[5]
                         net (fo=2, routed)           1.224    11.795    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/mult_52_58__4_n_100
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.156    11.951 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0/O
                         net (fo=2, routed)           0.816    12.767    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_53__0_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.355    13.122 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0/O
                         net (fo=1, routed)           0.000    13.122    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][0]_i_57__0_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.635 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_39__0_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.752 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    13.752    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_30__0_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.869 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_21__0_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.986 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    13.986    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_12__0_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.103 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.103    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_3__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.220 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.220    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][0]_i_2__0_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.337 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.337    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][4]_i_2__0_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][8]_i_2__0_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.571 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.571    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][12]_i_2__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.688 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.688    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][16]_i_2__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.805 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.805    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][20]_i_2__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.922 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    14.922    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][24]_i_2__0_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.039 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.039    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][28]_i_2__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.156 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.156    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_3__0_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.479 f  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][31]_i_4__0/O[1]
                         net (fo=33, routed)          0.671    16.150    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/p_1_in2_in
    SLICE_X17Y48         LUT4 (Prop_lut4_I3_O)        0.306    16.456 r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0][31]_i_1__0/O
                         net (fo=32, routed)          0.390    16.846    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20[0]_1
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        1.581    12.760    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/clk
    SLICE_X14Y48         FDSE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][6]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X14Y48         FDSE (Setup_fdse_C_S)       -0.524    12.312    design_1_i/fwheun_0/inst/fwheun_struct/cmult2/op_mem_71_20_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                 -4.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.210%)  route 0.210ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.563     0.899    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X37Y48         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/Q
                         net (fo=1, routed)           0.210     1.249    design_1_i/fwheun_0/inst/fwheun_struct/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[4]
    SLICE_X39Y50         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.825     1.191    design_1_i/fwheun_0/inst/fwheun_struct/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.047     1.208    design_1_i/fwheun_0/inst/fwheun_struct/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.291ns (66.447%)  route 0.147ns (33.553%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.565     0.901    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X35Y49         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.147     1.175    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[26]
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.273 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carrymux_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.338 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.338    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[26]
    SLICE_X34Y50         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.826     1.192    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y50         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.296    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.058%)  route 0.261ns (64.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.544     0.880    design_1_i/fwheun_0/inst/fwheun_struct/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X51Y69         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_i/fwheun_0/inst/fwheun_struct/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.261     1.282    design_1_i/fwheun_0/inst/fwheun_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[2]
    SLICE_X42Y72         SRL16E                                       r  design_1_i/fwheun_0/inst/fwheun_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.811     1.177    design_1_i/fwheun_0/inst/fwheun_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X42Y72         SRL16E                                       r  design_1_i/fwheun_0/inst/fwheun_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
                         clock pessimism             -0.035     1.142    
    SLICE_X42Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.236    design_1_i/fwheun_0/inst/fwheun_struct/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.279ns (63.396%)  route 0.161ns (36.604%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.553     0.889    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y50         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=2, routed)           0.161     1.214    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[24]
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.259 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_i_1_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.329 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.329    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[24]
    SLICE_X49Y49         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.830     1.196    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y49         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.692%)  route 0.206ns (59.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.206     1.342    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.275ns (63.765%)  route 0.156ns (36.235%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.552     0.888    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y56         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/Q
                         net (fo=2, routed)           0.156     1.208    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[50]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[50].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.253    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[50].carrymux_i_1_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.319 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[48].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.319    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[50]
    SLICE_X49Y55         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.824     1.190    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y55         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[51]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.105     1.260    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.268ns (62.236%)  route 0.163ns (37.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.540     0.876    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].fde_used.u2/Q
                         net (fo=2, routed)           0.163     1.179    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[46]
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.306 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[44].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.306    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[47]
    SLICE_X49Y72         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.811     1.177    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y72         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[48]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.105     1.247    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.312ns (71.234%)  route 0.126ns (28.766%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.552     0.888    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y56         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].fde_used.u2/Q
                         net (fo=2, routed)           0.126     1.162    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[54]
    SLICE_X49Y56         LUT2 (Prop_lut2_I1_O)        0.098     1.260 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[54].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[54].carrymux_i_1_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.326 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[52].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.326    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[54]
    SLICE_X49Y56         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.824     1.190    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y56         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[55]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.105     1.260    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/addsub2/comp2.core_instance2/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/cmult3/comp3.core_instance3/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.551     0.887    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/cmult3/comp3.core_instance3/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y59         FDRE                                         r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/cmult3/comp3.core_instance3/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/cmult3/comp3.core_instance3/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[20]/Q
                         net (fo=1, routed)           0.056     1.083    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[20]
    SLICE_X50Y59         SRL16E                                       r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4217, routed)        0.819     1.185    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y59         SRL16E                                       r  design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1/CLK
                         clock pessimism             -0.285     0.900    
    SLICE_X50Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.017    design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y24   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y36   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y20   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y23   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y19   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult7/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y31   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y35   design_1_i/fwheun_0/inst/fwheun_struct/fourwing_derivatives2/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y75  design_1_i/fwheun_0/inst/fwheun_struct/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y75  design_1_i/fwheun_0/inst/fwheun_struct/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y71  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82  design_1_i/fwheun_0/inst/fwheun_struct/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].srlc32_used.u1/CLK



