# Reading pref.tcl
# Loading project tad64_kb_mk1_v2_sim
# Compile of testbench.vhd was successful.
# Compile of components.vhd was successful.
# Compile of std_synchroniser.vhd was successful.
# Compile of tad64_keyboard.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 00:13:31 on Feb 10,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading tad64.types(body)
# Loading work.testbench(implementation)
# Loading tad64.utils(body)
# Loading work.kb_components
# Loading work.tad64_keyboard(structure)
# Loading work.keycode_buffer(behaviour)
# Loading work.data_buffer(behaviour_rising)
# Loading work.data_buffer(behaviour_falling)
# Loading tad64.comcodes
# Loading work.keycoder(dataflow)
# Loading work.std_sync(behaviour)
# Loading work.mod_sync(behaviour)
# Loading work.toggler(behaviour)
# Loading work.dac_components
# Loading work.dac_ctrl(structure)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.updown_counter(behaviour)
# Loading work.prescaler(behaviour)
# Loading work.gpo_block(behaviour)
add wave -position insertpoint  \
sim:/testbench/clkin \
sim:/testbench/key \
sim:/testbench/clkout \
sim:/testbench/dacout \
sim:/testbench/gpoout \
sim:/testbench/pwrout \
sim:/testbench/modcode \
sim:/testbench/stdcode
run
# modkeys
# stdcodes
# modkeys
# modkeys
# stdkeys
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(implementation)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of testbench.vhd was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench(implementation)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 00:19:09 on Feb 10,2022, Elapsed time: 0:05:38
# Errors: 0, Warnings: 1
