
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004804  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084804  00084804  00014804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ae0  20070000  0008480c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001f4  20070ae0  000852ec  00020ae0  2**2
                  ALLOC
  4 .stack        00002004  20070cd4  000854e0  00020ae0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b09  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001a9c6  00000000  00000000  00020b62  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003a5d  00000000  00000000  0003b528  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000062f6  00000000  00000000  0003ef85  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d68  00000000  00000000  0004527b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000cf8  00000000  00000000  00045fe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000094b6  00000000  00000000  00046cdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00011487  00000000  00000000  00050191  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006a809  00000000  00000000  00061618  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002b58  00000000  00000000  000cbe24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d8 2c 07 20 19 14 08 00 15 14 08 00 15 14 08 00     .,. ............
   80010:	15 14 08 00 15 14 08 00 15 14 08 00 00 00 00 00     ................
	...
   8002c:	21 0c 08 00 15 14 08 00 00 00 00 00 59 0c 08 00     !...........Y...
   8003c:	95 0c 08 00 15 14 08 00 15 14 08 00 15 14 08 00     ................
   8004c:	15 14 08 00 15 14 08 00 15 14 08 00 15 14 08 00     ................
   8005c:	15 14 08 00 15 14 08 00 15 14 08 00 00 00 00 00     ................
   8006c:	89 12 08 00 9d 12 08 00 b1 12 08 00 c5 12 08 00     ................
	...
   80084:	15 14 08 00 15 14 08 00 15 14 08 00 15 14 08 00     ................
   80094:	15 14 08 00 15 14 08 00 15 14 08 00 15 14 08 00     ................
   800a4:	00 00 00 00 15 14 08 00 15 14 08 00 15 14 08 00     ................
   800b4:	15 14 08 00 15 14 08 00 15 14 08 00 15 14 08 00     ................
   800c4:	15 14 08 00 15 14 08 00 15 14 08 00 15 14 08 00     ................
   800d4:	15 14 08 00 15 14 08 00 15 14 08 00 15 14 08 00     ................
   800e4:	15 14 08 00 15 14 08 00 15 14 08 00 15 14 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070ae0 	.word	0x20070ae0
   80110:	00000000 	.word	0x00000000
   80114:	0008480c 	.word	0x0008480c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	0008480c 	.word	0x0008480c
   80154:	20070ae4 	.word	0x20070ae4
   80158:	0008480c 	.word	0x0008480c
   8015c:	00000000 	.word	0x00000000

00080160 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80160:	b4f0      	push	{r4, r5, r6, r7}
   80162:	b08c      	sub	sp, #48	; 0x30
   80164:	4607      	mov	r7, r0
   80166:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80168:	ac01      	add	r4, sp, #4
   8016a:	4d11      	ldr	r5, [pc, #68]	; (801b0 <pwm_clocks_generate+0x50>)
   8016c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8016e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80170:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80172:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80174:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80178:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   8017c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8017e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80180:	f852 0b04 	ldr.w	r0, [r2], #4
   80184:	fbb6 f0f0 	udiv	r0, r6, r0
   80188:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   8018c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   80190:	d907      	bls.n	801a2 <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
   80192:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   80194:	2b0b      	cmp	r3, #11
   80196:	d1f3      	bne.n	80180 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   80198:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   8019c:	b00c      	add	sp, #48	; 0x30
   8019e:	bcf0      	pop	{r4, r5, r6, r7}
   801a0:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801a2:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
   801a4:	bf94      	ite	ls
   801a6:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
   801aa:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
   801ae:	e7f5      	b.n	8019c <pwm_clocks_generate+0x3c>
   801b0:	000844e0 	.word	0x000844e0

000801b4 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801b4:	b570      	push	{r4, r5, r6, lr}
   801b6:	4606      	mov	r6, r0
   801b8:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801ba:	680c      	ldr	r4, [r1, #0]
   801bc:	b144      	cbz	r4, 801d0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801be:	6889      	ldr	r1, [r1, #8]
   801c0:	4620      	mov	r0, r4
   801c2:	4b0c      	ldr	r3, [pc, #48]	; (801f4 <pwm_init+0x40>)
   801c4:	4798      	blx	r3
   801c6:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
   801c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801cc:	4298      	cmp	r0, r3
   801ce:	d00c      	beq.n	801ea <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   801d0:	6868      	ldr	r0, [r5, #4]
   801d2:	b140      	cbz	r0, 801e6 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   801d4:	68a9      	ldr	r1, [r5, #8]
   801d6:	4b07      	ldr	r3, [pc, #28]	; (801f4 <pwm_init+0x40>)
   801d8:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   801da:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801de:	4298      	cmp	r0, r3
   801e0:	d005      	beq.n	801ee <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   801e2:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   801e6:	6034      	str	r4, [r6, #0]
#endif
	return 0;
   801e8:	2400      	movs	r4, #0
}
   801ea:	4620      	mov	r0, r4
   801ec:	bd70      	pop	{r4, r5, r6, pc}
			return result;
   801ee:	4604      	mov	r4, r0
   801f0:	e7fb      	b.n	801ea <pwm_init+0x36>
   801f2:	bf00      	nop
   801f4:	00080161 	.word	0x00080161

000801f8 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   801f8:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   801fa:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   801fc:	684b      	ldr	r3, [r1, #4]
   801fe:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   80202:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80204:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
   80206:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80208:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
   8020a:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8020c:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80210:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80212:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80216:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80218:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   8021c:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8021e:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
   80222:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80226:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8022a:	68cb      	ldr	r3, [r1, #12]
   8022c:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80230:	690b      	ldr	r3, [r1, #16]
   80232:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80236:	7d8b      	ldrb	r3, [r1, #22]
   80238:	b13b      	cbz	r3, 8024a <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8023a:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   8023c:	8b4b      	ldrh	r3, [r1, #26]
   8023e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80242:	eb00 1442 	add.w	r4, r0, r2, lsl #5
   80246:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8024a:	6c85      	ldr	r5, [r0, #72]	; 0x48
   8024c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
   80250:	4093      	lsls	r3, r2
   80252:	43db      	mvns	r3, r3
   80254:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80256:	7fcc      	ldrb	r4, [r1, #31]
   80258:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8025c:	7f8c      	ldrb	r4, [r1, #30]
   8025e:	4094      	lsls	r4, r2
   80260:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   80264:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80266:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80268:	6c44      	ldr	r4, [r0, #68]	; 0x44
   8026a:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   8026c:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   80270:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80274:	f891 4020 	ldrb.w	r4, [r1, #32]
   80278:	4094      	lsls	r4, r2
   8027a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   8027e:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80280:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80282:	2301      	movs	r3, #1
   80284:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
   80286:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8028a:	b334      	cbz	r4, 802da <pwm_channel_init+0xe2>
		p_pwm->PWM_SCM |= channel;
   8028c:	6a04      	ldr	r4, [r0, #32]
   8028e:	431c      	orrs	r4, r3
   80290:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80292:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80296:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80298:	6e84      	ldr	r4, [r0, #104]	; 0x68
   8029a:	bf0c      	ite	eq
   8029c:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   8029e:	439c      	bicne	r4, r3
   802a0:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802a2:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802a6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802a8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802aa:	bf0c      	ite	eq
   802ac:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802b0:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
   802b4:	6683      	str	r3, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802b6:	2a03      	cmp	r2, #3
   802b8:	d914      	bls.n	802e4 <pwm_channel_init+0xec>
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
   802ba:	3a04      	subs	r2, #4
		ch_num *= 8;
   802bc:	00d2      	lsls	r2, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   802be:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   802c0:	23ff      	movs	r3, #255	; 0xff
   802c2:	4093      	lsls	r3, r2
   802c4:	ea24 0403 	bic.w	r4, r4, r3
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802c8:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   802cc:	fa03 f202 	lsl.w	r2, r3, r2
   802d0:	4322      	orrs	r2, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   802d2:	6702      	str	r2, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   802d4:	2000      	movs	r0, #0
   802d6:	bc70      	pop	{r4, r5, r6}
   802d8:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   802da:	6a04      	ldr	r4, [r0, #32]
   802dc:	ea24 0403 	bic.w	r4, r4, r3
   802e0:	6204      	str	r4, [r0, #32]
   802e2:	e7d6      	b.n	80292 <pwm_channel_init+0x9a>
		ch_num *= 8;
   802e4:	00d5      	lsls	r5, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   802e6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   802e8:	24ff      	movs	r4, #255	; 0xff
   802ea:	40ac      	lsls	r4, r5
   802ec:	ea23 0304 	bic.w	r3, r3, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802f0:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   802f4:	40aa      	lsls	r2, r5
   802f6:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   802f8:	66c2      	str	r2, [r0, #108]	; 0x6c
   802fa:	e7eb      	b.n	802d4 <pwm_channel_init+0xdc>

000802fc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   802fc:	2301      	movs	r3, #1
   802fe:	fa03 f101 	lsl.w	r1, r3, r1
   80302:	6041      	str	r1, [r0, #4]
   80304:	4770      	bx	lr

00080306 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   80306:	2301      	movs	r3, #1
   80308:	fa03 f101 	lsl.w	r1, r3, r1
   8030c:	6081      	str	r1, [r0, #8]
   8030e:	4770      	bx	lr

00080310 <rightEncoderAISR>:
	printf("%i\n",lTickTime);
	
} 
*/
//////////////////////////////ENCODER ISR//////////////////////////////////////////
void rightEncoderAISR(){ //ISR for the right encoder A
   80310:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the right wheel encoder	
	if(getSetRDirection()>0){
   80312:	4b14      	ldr	r3, [pc, #80]	; (80364 <rightEncoderAISR+0x54>)
   80314:	4798      	blx	r3
   80316:	2800      	cmp	r0, #0
   80318:	dd12      	ble.n	80340 <rightEncoderAISR+0x30>
		rAPulses++; 
   8031a:	4a13      	ldr	r2, [pc, #76]	; (80368 <rightEncoderAISR+0x58>)
   8031c:	6813      	ldr	r3, [r2, #0]
   8031e:	3301      	adds	r3, #1
   80320:	6013      	str	r3, [r2, #0]
		printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}

	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference 
	rAPrevTick = rACurrentTick;
   80322:	4c12      	ldr	r4, [pc, #72]	; (8036c <rightEncoderAISR+0x5c>)
   80324:	4d12      	ldr	r5, [pc, #72]	; (80370 <rightEncoderAISR+0x60>)
   80326:	682b      	ldr	r3, [r5, #0]
   80328:	6023      	str	r3, [r4, #0]
	rACurrentTick = xTaskGetTickCountFromISR();
   8032a:	4b12      	ldr	r3, [pc, #72]	; (80374 <rightEncoderAISR+0x64>)
   8032c:	4798      	blx	r3
   8032e:	6028      	str	r0, [r5, #0]
	rAPulseTime = rACurrentTick-rAPrevTick*msPerTick;
   80330:	4b11      	ldr	r3, [pc, #68]	; (80378 <rightEncoderAISR+0x68>)
   80332:	781a      	ldrb	r2, [r3, #0]
   80334:	6823      	ldr	r3, [r4, #0]
   80336:	fb02 0013 	mls	r0, r2, r3, r0
   8033a:	4b10      	ldr	r3, [pc, #64]	; (8037c <rightEncoderAISR+0x6c>)
   8033c:	8018      	strh	r0, [r3, #0]
   8033e:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetRDirection()<0){
   80340:	4b08      	ldr	r3, [pc, #32]	; (80364 <rightEncoderAISR+0x54>)
   80342:	4798      	blx	r3
   80344:	2800      	cmp	r0, #0
   80346:	db07      	blt.n	80358 <rightEncoderAISR+0x48>
	}else if(getSetRDirection()==0){
   80348:	4b06      	ldr	r3, [pc, #24]	; (80364 <rightEncoderAISR+0x54>)
   8034a:	4798      	blx	r3
   8034c:	2800      	cmp	r0, #0
   8034e:	d1e8      	bne.n	80322 <rightEncoderAISR+0x12>
		printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   80350:	480b      	ldr	r0, [pc, #44]	; (80380 <rightEncoderAISR+0x70>)
   80352:	4b0c      	ldr	r3, [pc, #48]	; (80384 <rightEncoderAISR+0x74>)
   80354:	4798      	blx	r3
   80356:	e7e4      	b.n	80322 <rightEncoderAISR+0x12>
		rAPulses--;
   80358:	4a03      	ldr	r2, [pc, #12]	; (80368 <rightEncoderAISR+0x58>)
   8035a:	6813      	ldr	r3, [r2, #0]
   8035c:	3b01      	subs	r3, #1
   8035e:	6013      	str	r3, [r2, #0]
   80360:	e7df      	b.n	80322 <rightEncoderAISR+0x12>
   80362:	bf00      	nop
   80364:	00080875 	.word	0x00080875
   80368:	20070c34 	.word	0x20070c34
   8036c:	20070c60 	.word	0x20070c60
   80370:	20070c50 	.word	0x20070c50
   80374:	00080cc1 	.word	0x00080cc1
   80378:	20070c58 	.word	0x20070c58
   8037c:	20070c4c 	.word	0x20070c4c
   80380:	000845bc 	.word	0x000845bc
   80384:	000816b1 	.word	0x000816b1

00080388 <rightEncoderBISR>:
	//printf("RightPulseTime A: %i ms\n",rAPulseTime);
	
}

void rightEncoderBISR(){ //ISR for the right encoder B
   80388:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the right wheel encoder
	if(getSetRDirection()>0){
   8038a:	4b14      	ldr	r3, [pc, #80]	; (803dc <rightEncoderBISR+0x54>)
   8038c:	4798      	blx	r3
   8038e:	2800      	cmp	r0, #0
   80390:	dd12      	ble.n	803b8 <rightEncoderBISR+0x30>
		rBPulses++;
   80392:	4a13      	ldr	r2, [pc, #76]	; (803e0 <rightEncoderBISR+0x58>)
   80394:	6813      	ldr	r3, [r2, #0]
   80396:	3301      	adds	r3, #1
   80398:	6013      	str	r3, [r2, #0]
			printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	rBPrevTick = rBCurrentTick;
   8039a:	4c12      	ldr	r4, [pc, #72]	; (803e4 <rightEncoderBISR+0x5c>)
   8039c:	4d12      	ldr	r5, [pc, #72]	; (803e8 <rightEncoderBISR+0x60>)
   8039e:	682b      	ldr	r3, [r5, #0]
   803a0:	6023      	str	r3, [r4, #0]
	rBCurrentTick = xTaskGetTickCountFromISR();
   803a2:	4b12      	ldr	r3, [pc, #72]	; (803ec <rightEncoderBISR+0x64>)
   803a4:	4798      	blx	r3
   803a6:	6028      	str	r0, [r5, #0]
	rBPulseTime = rBCurrentTick-rBPrevTick*msPerTick;
   803a8:	4b11      	ldr	r3, [pc, #68]	; (803f0 <rightEncoderBISR+0x68>)
   803aa:	781a      	ldrb	r2, [r3, #0]
   803ac:	6823      	ldr	r3, [r4, #0]
   803ae:	fb02 0013 	mls	r0, r2, r3, r0
   803b2:	4b10      	ldr	r3, [pc, #64]	; (803f4 <rightEncoderBISR+0x6c>)
   803b4:	8018      	strh	r0, [r3, #0]
   803b6:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetRDirection()<0){
   803b8:	4b08      	ldr	r3, [pc, #32]	; (803dc <rightEncoderBISR+0x54>)
   803ba:	4798      	blx	r3
   803bc:	2800      	cmp	r0, #0
   803be:	db07      	blt.n	803d0 <rightEncoderBISR+0x48>
	}else if(getSetRDirection()==0){
   803c0:	4b06      	ldr	r3, [pc, #24]	; (803dc <rightEncoderBISR+0x54>)
   803c2:	4798      	blx	r3
   803c4:	2800      	cmp	r0, #0
   803c6:	d1e8      	bne.n	8039a <rightEncoderBISR+0x12>
			printf("ERROR: no direction could be fetched from the right motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   803c8:	480b      	ldr	r0, [pc, #44]	; (803f8 <rightEncoderBISR+0x70>)
   803ca:	4b0c      	ldr	r3, [pc, #48]	; (803fc <rightEncoderBISR+0x74>)
   803cc:	4798      	blx	r3
   803ce:	e7e4      	b.n	8039a <rightEncoderBISR+0x12>
		rBPulses--;
   803d0:	4a03      	ldr	r2, [pc, #12]	; (803e0 <rightEncoderBISR+0x58>)
   803d2:	6813      	ldr	r3, [r2, #0]
   803d4:	3b01      	subs	r3, #1
   803d6:	6013      	str	r3, [r2, #0]
   803d8:	e7df      	b.n	8039a <rightEncoderBISR+0x12>
   803da:	bf00      	nop
   803dc:	00080875 	.word	0x00080875
   803e0:	20070c40 	.word	0x20070c40
   803e4:	20070c48 	.word	0x20070c48
   803e8:	20070c68 	.word	0x20070c68
   803ec:	00080cc1 	.word	0x00080cc1
   803f0:	20070c58 	.word	0x20070c58
   803f4:	20070c3c 	.word	0x20070c3c
   803f8:	000845bc 	.word	0x000845bc
   803fc:	000816b1 	.word	0x000816b1

00080400 <leftEncoderAISR>:
	//printf("RightPulseTime B: %i ms\n",rBPulseTime);
	
}

void leftEncoderAISR(){ //ISR for the left encoder A
   80400:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the left wheel encoder
	if(getSetLDirection()>0){
   80402:	4b14      	ldr	r3, [pc, #80]	; (80454 <leftEncoderAISR+0x54>)
   80404:	4798      	blx	r3
   80406:	2800      	cmp	r0, #0
   80408:	dd13      	ble.n	80432 <leftEncoderAISR+0x32>
		lAPulses++;
   8040a:	4a13      	ldr	r2, [pc, #76]	; (80458 <leftEncoderAISR+0x58>)
   8040c:	6813      	ldr	r3, [r2, #0]
   8040e:	3301      	adds	r3, #1
   80410:	6013      	str	r3, [r2, #0]
			printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	lAPrevTick = lACurrentTick;
   80412:	4c12      	ldr	r4, [pc, #72]	; (8045c <leftEncoderAISR+0x5c>)
   80414:	4d12      	ldr	r5, [pc, #72]	; (80460 <leftEncoderAISR+0x60>)
   80416:	682b      	ldr	r3, [r5, #0]
   80418:	6023      	str	r3, [r4, #0]
	lACurrentTick = xTaskGetTickCountFromISR();
   8041a:	4b12      	ldr	r3, [pc, #72]	; (80464 <leftEncoderAISR+0x64>)
   8041c:	4798      	blx	r3
   8041e:	6028      	str	r0, [r5, #0]
	lAPulseTime = (lACurrentTick-lAPrevTick)*msPerTick;
   80420:	6823      	ldr	r3, [r4, #0]
   80422:	1ac0      	subs	r0, r0, r3
   80424:	4b10      	ldr	r3, [pc, #64]	; (80468 <leftEncoderAISR+0x68>)
   80426:	781b      	ldrb	r3, [r3, #0]
   80428:	fb03 f000 	mul.w	r0, r3, r0
   8042c:	4b0f      	ldr	r3, [pc, #60]	; (8046c <leftEncoderAISR+0x6c>)
   8042e:	8018      	strh	r0, [r3, #0]
   80430:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetLDirection()<0){
   80432:	4b08      	ldr	r3, [pc, #32]	; (80454 <leftEncoderAISR+0x54>)
   80434:	4798      	blx	r3
   80436:	2800      	cmp	r0, #0
   80438:	db07      	blt.n	8044a <leftEncoderAISR+0x4a>
		}else if(getSetLDirection()==0){
   8043a:	4b06      	ldr	r3, [pc, #24]	; (80454 <leftEncoderAISR+0x54>)
   8043c:	4798      	blx	r3
   8043e:	2800      	cmp	r0, #0
   80440:	d1e7      	bne.n	80412 <leftEncoderAISR+0x12>
			printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   80442:	480b      	ldr	r0, [pc, #44]	; (80470 <leftEncoderAISR+0x70>)
   80444:	4b0b      	ldr	r3, [pc, #44]	; (80474 <leftEncoderAISR+0x74>)
   80446:	4798      	blx	r3
   80448:	e7e3      	b.n	80412 <leftEncoderAISR+0x12>
		lAPulses--;
   8044a:	4a03      	ldr	r2, [pc, #12]	; (80458 <leftEncoderAISR+0x58>)
   8044c:	6813      	ldr	r3, [r2, #0]
   8044e:	3b01      	subs	r3, #1
   80450:	6013      	str	r3, [r2, #0]
   80452:	e7de      	b.n	80412 <leftEncoderAISR+0x12>
   80454:	00080869 	.word	0x00080869
   80458:	20070c54 	.word	0x20070c54
   8045c:	20070c44 	.word	0x20070c44
   80460:	20070c70 	.word	0x20070c70
   80464:	00080cc1 	.word	0x00080cc1
   80468:	20070c58 	.word	0x20070c58
   8046c:	20070c74 	.word	0x20070c74
   80470:	0008453c 	.word	0x0008453c
   80474:	000816b1 	.word	0x000816b1

00080478 <leftEncoderBISR>:
	//printf("LeftPulseTime A: %i ms\n",lAPulseTime);
	
}

void leftEncoderBISR(){ //ISR for the left encoder B
   80478:	b538      	push	{r3, r4, r5, lr}
	//Counts pulses on the left wheel encoder
	if(getSetLDirection()>0){
   8047a:	4b14      	ldr	r3, [pc, #80]	; (804cc <leftEncoderBISR+0x54>)
   8047c:	4798      	blx	r3
   8047e:	2800      	cmp	r0, #0
   80480:	dd13      	ble.n	804aa <leftEncoderBISR+0x32>
		lBPulses++;
   80482:	4a13      	ldr	r2, [pc, #76]	; (804d0 <leftEncoderBISR+0x58>)
   80484:	6813      	ldr	r3, [r2, #0]
   80486:	3301      	adds	r3, #1
   80488:	6013      	str	r3, [r2, #0]
		printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
	}
	
	//Compares tick-count since last time it was here to get a measurement of the pulsetime in units of ticks
	//It uses the inbuilt tick counter as reference
	lBPrevTick = lBCurrentTick;
   8048a:	4c12      	ldr	r4, [pc, #72]	; (804d4 <leftEncoderBISR+0x5c>)
   8048c:	4d12      	ldr	r5, [pc, #72]	; (804d8 <leftEncoderBISR+0x60>)
   8048e:	682b      	ldr	r3, [r5, #0]
   80490:	6023      	str	r3, [r4, #0]
	lBCurrentTick = xTaskGetTickCountFromISR();
   80492:	4b12      	ldr	r3, [pc, #72]	; (804dc <leftEncoderBISR+0x64>)
   80494:	4798      	blx	r3
   80496:	6028      	str	r0, [r5, #0]
	lBPulseTime = (lBCurrentTick-lBPrevTick)*msPerTick;
   80498:	6823      	ldr	r3, [r4, #0]
   8049a:	1ac0      	subs	r0, r0, r3
   8049c:	4b10      	ldr	r3, [pc, #64]	; (804e0 <leftEncoderBISR+0x68>)
   8049e:	781b      	ldrb	r3, [r3, #0]
   804a0:	fb03 f000 	mul.w	r0, r3, r0
   804a4:	4b0f      	ldr	r3, [pc, #60]	; (804e4 <leftEncoderBISR+0x6c>)
   804a6:	8018      	strh	r0, [r3, #0]
   804a8:	bd38      	pop	{r3, r4, r5, pc}
	else if(getSetLDirection()<0){
   804aa:	4b08      	ldr	r3, [pc, #32]	; (804cc <leftEncoderBISR+0x54>)
   804ac:	4798      	blx	r3
   804ae:	2800      	cmp	r0, #0
   804b0:	db07      	blt.n	804c2 <leftEncoderBISR+0x4a>
	}else if(getSetLDirection()==0){
   804b2:	4b06      	ldr	r3, [pc, #24]	; (804cc <leftEncoderBISR+0x54>)
   804b4:	4798      	blx	r3
   804b6:	2800      	cmp	r0, #0
   804b8:	d1e7      	bne.n	8048a <leftEncoderBISR+0x12>
		printf("ERROR: no direction could be fetched from the left motor but pulse was still triggered. Encoder pulse data will be unreliable.\n");
   804ba:	480b      	ldr	r0, [pc, #44]	; (804e8 <leftEncoderBISR+0x70>)
   804bc:	4b0b      	ldr	r3, [pc, #44]	; (804ec <leftEncoderBISR+0x74>)
   804be:	4798      	blx	r3
   804c0:	e7e3      	b.n	8048a <leftEncoderBISR+0x12>
		lBPulses--;
   804c2:	4a03      	ldr	r2, [pc, #12]	; (804d0 <leftEncoderBISR+0x58>)
   804c4:	6813      	ldr	r3, [r2, #0]
   804c6:	3b01      	subs	r3, #1
   804c8:	6013      	str	r3, [r2, #0]
   804ca:	e7de      	b.n	8048a <leftEncoderBISR+0x12>
   804cc:	00080869 	.word	0x00080869
   804d0:	20070c64 	.word	0x20070c64
   804d4:	20070c38 	.word	0x20070c38
   804d8:	20070c5c 	.word	0x20070c5c
   804dc:	00080cc1 	.word	0x00080cc1
   804e0:	20070c58 	.word	0x20070c58
   804e4:	20070c6c 	.word	0x20070c6c
   804e8:	0008453c 	.word	0x0008453c
   804ec:	000816b1 	.word	0x000816b1

000804f0 <encoder_init>:
void encoder_init(){ //initialise the encoders
   804f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   804f4:	b082      	sub	sp, #8
	lAPrevTick=0; 
   804f6:	2400      	movs	r4, #0
   804f8:	4b39      	ldr	r3, [pc, #228]	; (805e0 <encoder_init+0xf0>)
   804fa:	601c      	str	r4, [r3, #0]
	rAPrevTick=0;
   804fc:	4b39      	ldr	r3, [pc, #228]	; (805e4 <encoder_init+0xf4>)
   804fe:	601c      	str	r4, [r3, #0]
	lACurrentTick=0;
   80500:	4b39      	ldr	r3, [pc, #228]	; (805e8 <encoder_init+0xf8>)
   80502:	601c      	str	r4, [r3, #0]
	rACurrentTick=0;
   80504:	4b39      	ldr	r3, [pc, #228]	; (805ec <encoder_init+0xfc>)
   80506:	601c      	str	r4, [r3, #0]
	lBPrevTick=0;
   80508:	4b39      	ldr	r3, [pc, #228]	; (805f0 <encoder_init+0x100>)
   8050a:	601c      	str	r4, [r3, #0]
	rBPrevTick=0;
   8050c:	4b39      	ldr	r3, [pc, #228]	; (805f4 <encoder_init+0x104>)
   8050e:	601c      	str	r4, [r3, #0]
	lBCurrentTick=0;
   80510:	4b39      	ldr	r3, [pc, #228]	; (805f8 <encoder_init+0x108>)
   80512:	601c      	str	r4, [r3, #0]
	rBCurrentTick=0;
   80514:	4b39      	ldr	r3, [pc, #228]	; (805fc <encoder_init+0x10c>)
   80516:	601c      	str	r4, [r3, #0]
	lAPulses=0;
   80518:	4b39      	ldr	r3, [pc, #228]	; (80600 <encoder_init+0x110>)
   8051a:	601c      	str	r4, [r3, #0]
	lAPulseTime=0;
   8051c:	4b39      	ldr	r3, [pc, #228]	; (80604 <encoder_init+0x114>)
   8051e:	801c      	strh	r4, [r3, #0]
	rAPulses=0;
   80520:	4b39      	ldr	r3, [pc, #228]	; (80608 <encoder_init+0x118>)
   80522:	601c      	str	r4, [r3, #0]
	rAPulseTime=0;
   80524:	4b39      	ldr	r3, [pc, #228]	; (8060c <encoder_init+0x11c>)
   80526:	801c      	strh	r4, [r3, #0]
	lBPulses=0;
   80528:	4b39      	ldr	r3, [pc, #228]	; (80610 <encoder_init+0x120>)
   8052a:	601c      	str	r4, [r3, #0]
	lBPulseTime=0;
   8052c:	4b39      	ldr	r3, [pc, #228]	; (80614 <encoder_init+0x124>)
   8052e:	801c      	strh	r4, [r3, #0]
	rBPulses=0;
   80530:	4b39      	ldr	r3, [pc, #228]	; (80618 <encoder_init+0x128>)
   80532:	601c      	str	r4, [r3, #0]
	rBPulseTime=0;
   80534:	4b39      	ldr	r3, [pc, #228]	; (8061c <encoder_init+0x12c>)
   80536:	801c      	strh	r4, [r3, #0]
	msPerTick=1; // Time for a tick is 1 ms on SAM3X8E CPU
   80538:	2201      	movs	r2, #1
   8053a:	4b39      	ldr	r3, [pc, #228]	; (80620 <encoder_init+0x130>)
   8053c:	701a      	strb	r2, [r3, #0]
	pmc_enable_periph_clk(ID_PIOC);
   8053e:	200d      	movs	r0, #13
   80540:	4b38      	ldr	r3, [pc, #224]	; (80624 <encoder_init+0x134>)
   80542:	4798      	blx	r3
pio_set_input(PIOC,pin7i,NULL);
   80544:	4d38      	ldr	r5, [pc, #224]	; (80628 <encoder_init+0x138>)
   80546:	4622      	mov	r2, r4
   80548:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   8054c:	4628      	mov	r0, r5
   8054e:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 80648 <encoder_init+0x158>
   80552:	47c0      	blx	r8
pio_handler_set(PIOC,ID_PIOC,pin7i,PIO_IT_RE_OR_HL,rightEncoderAISR);
   80554:	4b35      	ldr	r3, [pc, #212]	; (8062c <encoder_init+0x13c>)
   80556:	9300      	str	r3, [sp, #0]
   80558:	2320      	movs	r3, #32
   8055a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8055e:	210d      	movs	r1, #13
   80560:	4628      	mov	r0, r5
   80562:	4f33      	ldr	r7, [pc, #204]	; (80630 <encoder_init+0x140>)
   80564:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin7i); //digital pin 7
   80566:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   8056a:	4628      	mov	r0, r5
   8056c:	4e31      	ldr	r6, [pc, #196]	; (80634 <encoder_init+0x144>)
   8056e:	47b0      	blx	r6
pio_set_input(PIOC,pin5i,NULL);
   80570:	4622      	mov	r2, r4
   80572:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   80576:	4628      	mov	r0, r5
   80578:	47c0      	blx	r8
pio_handler_set(PIOC, ID_PIOC,pin5i,PIO_IT_RE_OR_HL, leftEncoderAISR);
   8057a:	4b2f      	ldr	r3, [pc, #188]	; (80638 <encoder_init+0x148>)
   8057c:	9300      	str	r3, [sp, #0]
   8057e:	2320      	movs	r3, #32
   80580:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80584:	210d      	movs	r1, #13
   80586:	4628      	mov	r0, r5
   80588:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin5i); //digital pin 5 
   8058a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   8058e:	4628      	mov	r0, r5
   80590:	47b0      	blx	r6
pio_set_input(PIOC,pin33,NULL);
   80592:	4622      	mov	r2, r4
   80594:	2102      	movs	r1, #2
   80596:	4628      	mov	r0, r5
   80598:	47c0      	blx	r8
pio_handler_set(PIOC, ID_PIOC,pin33,PIO_IT_RE_OR_HL, rightEncoderBISR);
   8059a:	4b28      	ldr	r3, [pc, #160]	; (8063c <encoder_init+0x14c>)
   8059c:	9300      	str	r3, [sp, #0]
   8059e:	2320      	movs	r3, #32
   805a0:	2202      	movs	r2, #2
   805a2:	210d      	movs	r1, #13
   805a4:	4628      	mov	r0, r5
   805a6:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin33); //digital pin 33 
   805a8:	2102      	movs	r1, #2
   805aa:	4628      	mov	r0, r5
   805ac:	47b0      	blx	r6
pio_set_input(PIOC,pin10i,NULL);
   805ae:	4622      	mov	r2, r4
   805b0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   805b4:	4628      	mov	r0, r5
   805b6:	47c0      	blx	r8
pio_handler_set(PIOC,ID_PIOC,pin10i,PIO_IT_RE_OR_HL,leftEncoderBISR);
   805b8:	4b21      	ldr	r3, [pc, #132]	; (80640 <encoder_init+0x150>)
   805ba:	9300      	str	r3, [sp, #0]
   805bc:	2320      	movs	r3, #32
   805be:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   805c2:	210d      	movs	r1, #13
   805c4:	4628      	mov	r0, r5
   805c6:	47b8      	blx	r7
pio_enable_interrupt(PIOC,pin10i); //digital pin 10 
   805c8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   805cc:	4628      	mov	r0, r5
   805ce:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   805d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   805d4:	4b1b      	ldr	r3, [pc, #108]	; (80644 <encoder_init+0x154>)
   805d6:	601a      	str	r2, [r3, #0]
}
   805d8:	b002      	add	sp, #8
   805da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   805de:	bf00      	nop
   805e0:	20070c44 	.word	0x20070c44
   805e4:	20070c60 	.word	0x20070c60
   805e8:	20070c70 	.word	0x20070c70
   805ec:	20070c50 	.word	0x20070c50
   805f0:	20070c38 	.word	0x20070c38
   805f4:	20070c48 	.word	0x20070c48
   805f8:	20070c5c 	.word	0x20070c5c
   805fc:	20070c68 	.word	0x20070c68
   80600:	20070c54 	.word	0x20070c54
   80604:	20070c74 	.word	0x20070c74
   80608:	20070c34 	.word	0x20070c34
   8060c:	20070c4c 	.word	0x20070c4c
   80610:	20070c64 	.word	0x20070c64
   80614:	20070c6c 	.word	0x20070c6c
   80618:	20070c40 	.word	0x20070c40
   8061c:	20070c3c 	.word	0x20070c3c
   80620:	20070c58 	.word	0x20070c58
   80624:	000813c1 	.word	0x000813c1
   80628:	400e1200 	.word	0x400e1200
   8062c:	00080311 	.word	0x00080311
   80630:	00081219 	.word	0x00081219
   80634:	00081051 	.word	0x00081051
   80638:	00080401 	.word	0x00080401
   8063c:	00080389 	.word	0x00080389
   80640:	00080479 	.word	0x00080479
   80644:	e000e100 	.word	0xe000e100
   80648:	00080fcb 	.word	0x00080fcb

0008064c <getLeftPulses>:
	rBPulses=0;
	lBPulses=0;
	printf("Reseting pulse counters:\n LeftPulses A: #%i\n LeftPulses B: #%i\n RightPulses A: #%i\n RightPulses B: #%i\n",lAPulses,lBPulses,rAPulses,rBPulses);
}
/////////////////////PULSE COUNTER//////////////////////////////////////////
int getLeftPulses(){ //returns the sum of pulses from left encoder A and B since last reset
   8064c:	b538      	push	{r3, r4, r5, lr}
	//printf("LeftPulses A: #%i\n",lAPulses);
	return lAPulses;
}
int getLeftBPulses(){ //returns the amount of pulses from left encoder B since last reset
	//printf("LeftPulses B: #%i\n",lBPulses);
	return lBPulses;
   8064e:	4d06      	ldr	r5, [pc, #24]	; (80668 <getLeftPulses+0x1c>)
	return lAPulses;
   80650:	4c06      	ldr	r4, [pc, #24]	; (8066c <getLeftPulses+0x20>)
	printf("LeftPulses : ##[%i]##\n",(getLeftAPulses()+getLeftBPulses()));
   80652:	6829      	ldr	r1, [r5, #0]
   80654:	6823      	ldr	r3, [r4, #0]
   80656:	4419      	add	r1, r3
   80658:	4805      	ldr	r0, [pc, #20]	; (80670 <getLeftPulses+0x24>)
   8065a:	4b06      	ldr	r3, [pc, #24]	; (80674 <getLeftPulses+0x28>)
   8065c:	4798      	blx	r3
	return (getLeftAPulses()+getLeftBPulses());
   8065e:	6828      	ldr	r0, [r5, #0]
   80660:	6823      	ldr	r3, [r4, #0]
}
   80662:	4418      	add	r0, r3
   80664:	bd38      	pop	{r3, r4, r5, pc}
   80666:	bf00      	nop
   80668:	20070c64 	.word	0x20070c64
   8066c:	20070c54 	.word	0x20070c54
   80670:	0008450c 	.word	0x0008450c
   80674:	000816b1 	.word	0x000816b1

00080678 <getRightPulses>:
}
int getRightPulses(){ //returns the sum of pulses from right encoder A and B since last reset
   80678:	b538      	push	{r3, r4, r5, lr}
	//printf("RightPulses A: #%i\n",rAPulses);
	return rAPulses;
}
int getRightBPulses(){ //returns the amount of pulses from right encoder B since last reset
	//printf("RightPulses B: #%i\n",rBPulses);
	return rBPulses;
   8067a:	4d06      	ldr	r5, [pc, #24]	; (80694 <getRightPulses+0x1c>)
	return rAPulses;
   8067c:	4c06      	ldr	r4, [pc, #24]	; (80698 <getRightPulses+0x20>)
	printf("RightPulses : ##[%i]##\n",(getRightAPulses()+getRightBPulses()));
   8067e:	6829      	ldr	r1, [r5, #0]
   80680:	6823      	ldr	r3, [r4, #0]
   80682:	4419      	add	r1, r3
   80684:	4805      	ldr	r0, [pc, #20]	; (8069c <getRightPulses+0x24>)
   80686:	4b06      	ldr	r3, [pc, #24]	; (806a0 <getRightPulses+0x28>)
   80688:	4798      	blx	r3
	return (getRightAPulses()+getRightBPulses());
   8068a:	6828      	ldr	r0, [r5, #0]
   8068c:	6823      	ldr	r3, [r4, #0]
}
   8068e:	4418      	add	r0, r3
   80690:	bd38      	pop	{r3, r4, r5, pc}
   80692:	bf00      	nop
   80694:	20070c40 	.word	0x20070c40
   80698:	20070c34 	.word	0x20070c34
   8069c:	00084524 	.word	0x00084524
   806a0:	000816b1 	.word	0x000816b1

000806a4 <waitForXPulsesRL>:
	printf("LeftPulseTime B: %i ms\n",lBPulseTime);
	return lBPulseTime;
}

/////////////////////////CONTROL BY PULSE COUNTER///////////////////////////////
int waitForXPulsesRL(int lPulses,int rPulses){//wait for a specified amount of pulses, returns 1 when first of two conditions of X pulses is met
   806a4:	b538      	push	{r3, r4, r5, lr}
   806a6:	460c      	mov	r4, r1
	if(lPulses < 0 && rPulses < 0) {
   806a8:	1e05      	subs	r5, r0, #0
   806aa:	db0c      	blt.n	806c6 <waitForXPulsesRL+0x22>
		if(getLeftPulses()<lPulses || getRightPulses()<rPulses) {
			printf("RL True\n");
			return 1;
		}
	} else {
		if(getLeftPulses()>lPulses || getRightPulses()>rPulses) {
   806ac:	4b10      	ldr	r3, [pc, #64]	; (806f0 <waitForXPulsesRL+0x4c>)
   806ae:	4798      	blx	r3
   806b0:	4285      	cmp	r5, r0
   806b2:	db17      	blt.n	806e4 <waitForXPulsesRL+0x40>
   806b4:	4b0f      	ldr	r3, [pc, #60]	; (806f4 <waitForXPulsesRL+0x50>)
   806b6:	4798      	blx	r3
   806b8:	4284      	cmp	r4, r0
   806ba:	db13      	blt.n	806e4 <waitForXPulsesRL+0x40>
			printf("RL True\n");
			return 1;
		}
	}
	
	printf("RL False\n");	
   806bc:	480e      	ldr	r0, [pc, #56]	; (806f8 <waitForXPulsesRL+0x54>)
   806be:	4b0f      	ldr	r3, [pc, #60]	; (806fc <waitForXPulsesRL+0x58>)
   806c0:	4798      	blx	r3
	return 0;
   806c2:	2000      	movs	r0, #0
}
   806c4:	bd38      	pop	{r3, r4, r5, pc}
	if(lPulses < 0 && rPulses < 0) {
   806c6:	2900      	cmp	r1, #0
   806c8:	daf0      	bge.n	806ac <waitForXPulsesRL+0x8>
		if(getLeftPulses()<lPulses || getRightPulses()<rPulses) {
   806ca:	4b09      	ldr	r3, [pc, #36]	; (806f0 <waitForXPulsesRL+0x4c>)
   806cc:	4798      	blx	r3
   806ce:	4285      	cmp	r5, r0
   806d0:	dc03      	bgt.n	806da <waitForXPulsesRL+0x36>
   806d2:	4b08      	ldr	r3, [pc, #32]	; (806f4 <waitForXPulsesRL+0x50>)
   806d4:	4798      	blx	r3
   806d6:	4284      	cmp	r4, r0
   806d8:	ddf0      	ble.n	806bc <waitForXPulsesRL+0x18>
			printf("RL True\n");
   806da:	4809      	ldr	r0, [pc, #36]	; (80700 <waitForXPulsesRL+0x5c>)
   806dc:	4b07      	ldr	r3, [pc, #28]	; (806fc <waitForXPulsesRL+0x58>)
   806de:	4798      	blx	r3
			return 1;
   806e0:	2001      	movs	r0, #1
   806e2:	bd38      	pop	{r3, r4, r5, pc}
			printf("RL True\n");
   806e4:	4806      	ldr	r0, [pc, #24]	; (80700 <waitForXPulsesRL+0x5c>)
   806e6:	4b05      	ldr	r3, [pc, #20]	; (806fc <waitForXPulsesRL+0x58>)
   806e8:	4798      	blx	r3
			return 1;
   806ea:	2001      	movs	r0, #1
   806ec:	bd38      	pop	{r3, r4, r5, pc}
   806ee:	bf00      	nop
   806f0:	0008064d 	.word	0x0008064d
   806f4:	00080679 	.word	0x00080679
   806f8:	0008464c 	.word	0x0008464c
   806fc:	000816b1 	.word	0x000816b1
   80700:	00084640 	.word	0x00084640

00080704 <testDriveR>:
	}
	//skickar så många pulser som behövs för att svänga correctionAngle många grader.
}

void testDriveR(uint8_t speed, int8_t direction) {
	speed = Abs(speed);
   80704:	b570      	push	{r4, r5, r6, lr}
   80706:	b084      	sub	sp, #16
	int motorSpeed = (1500 + 7 * speed * direction);

   80708:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   8070c:	fb01 f400 	mul.w	r4, r1, r0
	//connect peripheral B to pin C3
	pio_configure_pin(PWM_35, PIO_TYPE_PIO_PERIPH_B);

   80710:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80714:	2043      	movs	r0, #67	; 0x43
   80716:	4b15      	ldr	r3, [pc, #84]	; (8076c <testDriveR+0x68>)
   80718:	4798      	blx	r3
	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);

   8071a:	2024      	movs	r0, #36	; 0x24
   8071c:	4b14      	ldr	r3, [pc, #80]	; (80770 <testDriveR+0x6c>)
   8071e:	4798      	blx	r3
	//disable the channel until it is properly configured
	pwm_channel_disable(PWM, PWM_CHANNEL_0);

   80720:	4d14      	ldr	r5, [pc, #80]	; (80774 <testDriveR+0x70>)
   80722:	2100      	movs	r1, #0
   80724:	4628      	mov	r0, r5
   80726:	4b14      	ldr	r3, [pc, #80]	; (80778 <testDriveR+0x74>)
   80728:	4798      	blx	r3
	//PWM clock configuration
	pwm_clock_t PWMDAC_clock_config =
	{
   8072a:	4b14      	ldr	r3, [pc, #80]	; (8077c <testDriveR+0x78>)
   8072c:	9301      	str	r3, [sp, #4]
   8072e:	2600      	movs	r6, #0
   80730:	9602      	str	r6, [sp, #8]
   80732:	4b13      	ldr	r3, [pc, #76]	; (80780 <testDriveR+0x7c>)
   80734:	9303      	str	r3, [sp, #12]
		.ul_mck = sysclk_get_cpu_hz()
	};

	//apply the clock configuration
	pwm_init(PWM, &PWMDAC_clock_config);

   80736:	a901      	add	r1, sp, #4
   80738:	4628      	mov	r0, r5
   8073a:	4b12      	ldr	r3, [pc, #72]	; (80784 <testDriveR+0x80>)
   8073c:	4798      	blx	r3
	//sets the wave pulse properties
	pwm_channel_instance.channel = PWM_CHANNEL_0;
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8073e:	4912      	ldr	r1, [pc, #72]	; (80788 <testDriveR+0x84>)
   80740:	600e      	str	r6, [r1, #0]
	pwm_channel_instance.polarity = PWM_HIGH;
   80742:	230b      	movs	r3, #11
   80744:	604b      	str	r3, [r1, #4]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   80746:	2301      	movs	r3, #1
   80748:	728b      	strb	r3, [r1, #10]
	pwm_channel_instance.ul_period = 5250 + motorSpeed;
   8074a:	810e      	strh	r6, [r1, #8]
	pwm_channel_instance.ul_duty = motorSpeed;
   8074c:	f504 53d2 	add.w	r3, r4, #6720	; 0x1a40
   80750:	331e      	adds	r3, #30
   80752:	610b      	str	r3, [r1, #16]

   80754:	f204 54dc 	addw	r4, r4, #1500	; 0x5dc
	//apply the channel configuration
   80758:	60cc      	str	r4, [r1, #12]
	pwm_channel_init(PWM, &pwm_channel_instance);

   8075a:	4628      	mov	r0, r5
   8075c:	4b0b      	ldr	r3, [pc, #44]	; (8078c <testDriveR+0x88>)
   8075e:	4798      	blx	r3
	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, PWM_CHANNEL_0);
}
   80760:	4631      	mov	r1, r6
   80762:	4628      	mov	r0, r5
   80764:	4b0a      	ldr	r3, [pc, #40]	; (80790 <testDriveR+0x8c>)
   80766:	4798      	blx	r3

   80768:	b004      	add	sp, #16
   8076a:	bd70      	pop	{r4, r5, r6, pc}
   8076c:	0008105d 	.word	0x0008105d
   80770:	000813c1 	.word	0x000813c1
   80774:	40094000 	.word	0x40094000
   80778:	00080307 	.word	0x00080307
   8077c:	000f4240 	.word	0x000f4240
   80780:	0501bd00 	.word	0x0501bd00
   80784:	000801b5 	.word	0x000801b5
   80788:	20070c78 	.word	0x20070c78
   8078c:	000801f9 	.word	0x000801f9
   80790:	000802fd 	.word	0x000802fd

00080794 <testDriveL>:
void testDriveL(uint8_t speed, int8_t direction) {
	speed = Abs(speed);
   80794:	b5f0      	push	{r4, r5, r6, r7, lr}
   80796:	b085      	sub	sp, #20
	int motorSpeed = (1500 + 7 * speed * direction);

   80798:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   8079c:	fb01 f400 	mul.w	r4, r1, r0
	//connect peripheral B to pin A19
	pio_configure_pin(PWM_42, PIO_TYPE_PIO_PERIPH_B);

   807a0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   807a4:	2013      	movs	r0, #19
   807a6:	4b15      	ldr	r3, [pc, #84]	; (807fc <testDriveL+0x68>)
   807a8:	4798      	blx	r3
	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);

   807aa:	2024      	movs	r0, #36	; 0x24
   807ac:	4b14      	ldr	r3, [pc, #80]	; (80800 <testDriveL+0x6c>)
   807ae:	4798      	blx	r3
	//disable the channel until it is properly configured
	pwm_channel_disable(PWM, PWM_CHANNEL_1);

   807b0:	4d14      	ldr	r5, [pc, #80]	; (80804 <testDriveL+0x70>)
   807b2:	2101      	movs	r1, #1
   807b4:	4628      	mov	r0, r5
   807b6:	4b14      	ldr	r3, [pc, #80]	; (80808 <testDriveL+0x74>)
   807b8:	4798      	blx	r3
	//PWM clock configuration
	pwm_clock_t PWMDAC_clock_config =
	{
   807ba:	4b14      	ldr	r3, [pc, #80]	; (8080c <testDriveL+0x78>)
   807bc:	9301      	str	r3, [sp, #4]
   807be:	2700      	movs	r7, #0
   807c0:	9702      	str	r7, [sp, #8]
   807c2:	4b13      	ldr	r3, [pc, #76]	; (80810 <testDriveL+0x7c>)
   807c4:	9303      	str	r3, [sp, #12]
		.ul_mck = sysclk_get_cpu_hz()
	};

	//apply the clock configuration
	pwm_init(PWM, &PWMDAC_clock_config);

   807c6:	a901      	add	r1, sp, #4
   807c8:	4628      	mov	r0, r5
   807ca:	4b12      	ldr	r3, [pc, #72]	; (80814 <testDriveL+0x80>)
   807cc:	4798      	blx	r3
	//sets the wave pulse properties
	pwm_channel_instance.channel = PWM_CHANNEL_1;
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   807ce:	4912      	ldr	r1, [pc, #72]	; (80818 <testDriveL+0x84>)
   807d0:	2601      	movs	r6, #1
   807d2:	600e      	str	r6, [r1, #0]
	pwm_channel_instance.polarity = PWM_HIGH;
   807d4:	230b      	movs	r3, #11
   807d6:	604b      	str	r3, [r1, #4]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   807d8:	728e      	strb	r6, [r1, #10]
	pwm_channel_instance.ul_period = 5250 + motorSpeed;
   807da:	810f      	strh	r7, [r1, #8]
	pwm_channel_instance.ul_duty = motorSpeed;
   807dc:	f504 53d2 	add.w	r3, r4, #6720	; 0x1a40
   807e0:	331e      	adds	r3, #30
   807e2:	610b      	str	r3, [r1, #16]

   807e4:	f204 54dc 	addw	r4, r4, #1500	; 0x5dc
	//apply the channel configuration
   807e8:	60cc      	str	r4, [r1, #12]
	pwm_channel_init(PWM, &pwm_channel_instance);

   807ea:	4628      	mov	r0, r5
   807ec:	4b0b      	ldr	r3, [pc, #44]	; (8081c <testDriveL+0x88>)
   807ee:	4798      	blx	r3
	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, PWM_CHANNEL_1);
}
   807f0:	4631      	mov	r1, r6
   807f2:	4628      	mov	r0, r5
   807f4:	4b0a      	ldr	r3, [pc, #40]	; (80820 <testDriveL+0x8c>)
   807f6:	4798      	blx	r3

   807f8:	b005      	add	sp, #20
   807fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   807fc:	0008105d 	.word	0x0008105d
   80800:	000813c1 	.word	0x000813c1
   80804:	40094000 	.word	0x40094000
   80808:	00080307 	.word	0x00080307
   8080c:	000f4240 	.word	0x000f4240
   80810:	0501bd00 	.word	0x0501bd00
   80814:	000801b5 	.word	0x000801b5
   80818:	20070c78 	.word	0x20070c78
   8081c:	000801f9 	.word	0x000801f9
   80820:	000802fd 	.word	0x000802fd

00080824 <drive>:
 void drive(uint8_t lSpeed, uint8_t rSpeed, int8_t lDirection, int8_t rDirection) { //speed 0-100 in %, direction -1,1, where -1 is backwards and 1 is forward.
   80824:	b538      	push	{r3, r4, r5, lr}
   80826:	4605      	mov	r5, r0
   80828:	4608      	mov	r0, r1
   8082a:	4614      	mov	r4, r2
	rSpeedLatest = rSpeed;
   8082c:	4a08      	ldr	r2, [pc, #32]	; (80850 <drive+0x2c>)
   8082e:	7011      	strb	r1, [r2, #0]
	lSpeedLatest = lSpeed;
   80830:	4a08      	ldr	r2, [pc, #32]	; (80854 <drive+0x30>)
   80832:	7015      	strb	r5, [r2, #0]
	rDirectionLatest = rDirection;
   80834:	4a08      	ldr	r2, [pc, #32]	; (80858 <drive+0x34>)
   80836:	7013      	strb	r3, [r2, #0]
	lDirectionLatest = lDirection;
   80838:	4a08      	ldr	r2, [pc, #32]	; (8085c <drive+0x38>)
   8083a:	7014      	strb	r4, [r2, #0]
	testDriveR(rSpeed, -1*rDirection); // sets pwm for the right motors 
   8083c:	425b      	negs	r3, r3
   8083e:	b259      	sxtb	r1, r3
   80840:	4b07      	ldr	r3, [pc, #28]	; (80860 <drive+0x3c>)
   80842:	4798      	blx	r3
	testDriveL(lSpeed, -1*lDirection); // sets pwm for the left motors
   80844:	4261      	negs	r1, r4
   80846:	b249      	sxtb	r1, r1
   80848:	4628      	mov	r0, r5
   8084a:	4b06      	ldr	r3, [pc, #24]	; (80864 <drive+0x40>)
   8084c:	4798      	blx	r3
   8084e:	bd38      	pop	{r3, r4, r5, pc}
   80850:	20070aff 	.word	0x20070aff
   80854:	20070afd 	.word	0x20070afd
   80858:	20070afe 	.word	0x20070afe
   8085c:	20070afc 	.word	0x20070afc
   80860:	00080705 	.word	0x00080705
   80864:	00080795 	.word	0x00080795

00080868 <getSetLDirection>:
/*Returns the value of latest direction set for the left motor*/
int8_t getSetLDirection(){
	//printf("Set Direction for Left Motor is: %i\n",lDirectionLatest);
	return lDirectionLatest;
}
/*Returns the value of latest direction set for the right motor*/
   80868:	4b01      	ldr	r3, [pc, #4]	; (80870 <getSetLDirection+0x8>)
   8086a:	f993 0000 	ldrsb.w	r0, [r3]
   8086e:	4770      	bx	lr
   80870:	20070afc 	.word	0x20070afc

00080874 <getSetRDirection>:
int8_t getSetRDirection(){
	//printf("Set Direction for Right Motor is: %i\n",rDirectionLatest);
	return rDirectionLatest;
   80874:	4b01      	ldr	r3, [pc, #4]	; (8087c <getSetRDirection+0x8>)
   80876:	f993 0000 	ldrsb.w	r0, [r3]
   8087a:	4770      	bx	lr
   8087c:	20070afe 	.word	0x20070afe

00080880 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80884:	b980      	cbnz	r0, 808a8 <_read+0x28>
   80886:	460c      	mov	r4, r1
   80888:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8088a:	2a00      	cmp	r2, #0
   8088c:	dd0f      	ble.n	808ae <_read+0x2e>
   8088e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80890:	4e08      	ldr	r6, [pc, #32]	; (808b4 <_read+0x34>)
   80892:	4d09      	ldr	r5, [pc, #36]	; (808b8 <_read+0x38>)
   80894:	6830      	ldr	r0, [r6, #0]
   80896:	4621      	mov	r1, r4
   80898:	682b      	ldr	r3, [r5, #0]
   8089a:	4798      	blx	r3
		ptr++;
   8089c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   8089e:	42bc      	cmp	r4, r7
   808a0:	d1f8      	bne.n	80894 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   808a2:	4640      	mov	r0, r8
   808a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   808a8:	f04f 38ff 	mov.w	r8, #4294967295
   808ac:	e7f9      	b.n	808a2 <_read+0x22>
	for (; len > 0; --len) {
   808ae:	4680      	mov	r8, r0
   808b0:	e7f7      	b.n	808a2 <_read+0x22>
   808b2:	bf00      	nop
   808b4:	20070ca8 	.word	0x20070ca8
   808b8:	20070ca0 	.word	0x20070ca0

000808bc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   808bc:	3801      	subs	r0, #1
   808be:	2802      	cmp	r0, #2
   808c0:	d815      	bhi.n	808ee <_write+0x32>
{
   808c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   808c6:	460e      	mov	r6, r1
   808c8:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   808ca:	b19a      	cbz	r2, 808f4 <_write+0x38>
   808cc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   808ce:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80908 <_write+0x4c>
   808d2:	4f0c      	ldr	r7, [pc, #48]	; (80904 <_write+0x48>)
   808d4:	f8d8 0000 	ldr.w	r0, [r8]
   808d8:	f815 1b01 	ldrb.w	r1, [r5], #1
   808dc:	683b      	ldr	r3, [r7, #0]
   808de:	4798      	blx	r3
   808e0:	2800      	cmp	r0, #0
   808e2:	db0a      	blt.n	808fa <_write+0x3e>
   808e4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   808e6:	3c01      	subs	r4, #1
   808e8:	d1f4      	bne.n	808d4 <_write+0x18>
   808ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   808ee:	f04f 30ff 	mov.w	r0, #4294967295
   808f2:	4770      	bx	lr
	for (; len != 0; --len) {
   808f4:	4610      	mov	r0, r2
   808f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   808fa:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   808fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80902:	bf00      	nop
   80904:	20070ca4 	.word	0x20070ca4
   80908:	20070ca8 	.word	0x20070ca8

0008090c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   8090c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8090e:	23ac      	movs	r3, #172	; 0xac
   80910:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80912:	680b      	ldr	r3, [r1, #0]
   80914:	684a      	ldr	r2, [r1, #4]
   80916:	fbb3 f3f2 	udiv	r3, r3, r2
   8091a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   8091c:	1e5c      	subs	r4, r3, #1
   8091e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80922:	4294      	cmp	r4, r2
   80924:	d80b      	bhi.n	8093e <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80926:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80928:	688b      	ldr	r3, [r1, #8]
   8092a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8092c:	f240 2302 	movw	r3, #514	; 0x202
   80930:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80934:	2350      	movs	r3, #80	; 0x50
   80936:	6003      	str	r3, [r0, #0]

	return 0;
   80938:	2000      	movs	r0, #0
}
   8093a:	bc10      	pop	{r4}
   8093c:	4770      	bx	lr
		return 1;
   8093e:	2001      	movs	r0, #1
   80940:	e7fb      	b.n	8093a <uart_init+0x2e>

00080942 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80942:	6943      	ldr	r3, [r0, #20]
   80944:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80948:	bf1a      	itte	ne
   8094a:	61c1      	strne	r1, [r0, #28]
	return 0;
   8094c:	2000      	movne	r0, #0
		return 1;
   8094e:	2001      	moveq	r0, #1
}
   80950:	4770      	bx	lr

00080952 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80952:	6943      	ldr	r3, [r0, #20]
   80954:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80958:	bf1d      	ittte	ne
   8095a:	6983      	ldrne	r3, [r0, #24]
   8095c:	700b      	strbne	r3, [r1, #0]
	return 0;
   8095e:	2000      	movne	r0, #0
		return 1;
   80960:	2001      	moveq	r0, #1
}
   80962:	4770      	bx	lr

00080964 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80964:	6943      	ldr	r3, [r0, #20]
   80966:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8096a:	bf1d      	ittte	ne
   8096c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80970:	61c1      	strne	r1, [r0, #28]
	return 0;
   80972:	2000      	movne	r0, #0
		return 1;
   80974:	2001      	moveq	r0, #1
}
   80976:	4770      	bx	lr

00080978 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80978:	6943      	ldr	r3, [r0, #20]
   8097a:	f013 0f01 	tst.w	r3, #1
   8097e:	d005      	beq.n	8098c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80980:	6983      	ldr	r3, [r0, #24]
   80982:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80986:	600b      	str	r3, [r1, #0]

	return 0;
   80988:	2000      	movs	r0, #0
   8098a:	4770      	bx	lr
		return 1;
   8098c:	2001      	movs	r0, #1
}
   8098e:	4770      	bx	lr

00080990 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80990:	b5f0      	push	{r4, r5, r6, r7, lr}
   80992:	b083      	sub	sp, #12
   80994:	4604      	mov	r4, r0
   80996:	460d      	mov	r5, r1
	uint32_t val = 0;
   80998:	2300      	movs	r3, #0
   8099a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8099c:	4b20      	ldr	r3, [pc, #128]	; (80a20 <usart_serial_getchar+0x90>)
   8099e:	4298      	cmp	r0, r3
   809a0:	d00d      	beq.n	809be <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   809a2:	4b20      	ldr	r3, [pc, #128]	; (80a24 <usart_serial_getchar+0x94>)
   809a4:	4298      	cmp	r0, r3
   809a6:	d012      	beq.n	809ce <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   809a8:	4b1f      	ldr	r3, [pc, #124]	; (80a28 <usart_serial_getchar+0x98>)
   809aa:	4298      	cmp	r0, r3
   809ac:	d019      	beq.n	809e2 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   809ae:	4b1f      	ldr	r3, [pc, #124]	; (80a2c <usart_serial_getchar+0x9c>)
   809b0:	429c      	cmp	r4, r3
   809b2:	d020      	beq.n	809f6 <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   809b4:	4b1e      	ldr	r3, [pc, #120]	; (80a30 <usart_serial_getchar+0xa0>)
   809b6:	429c      	cmp	r4, r3
   809b8:	d027      	beq.n	80a0a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   809ba:	b003      	add	sp, #12
   809bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   809be:	461f      	mov	r7, r3
   809c0:	4e1c      	ldr	r6, [pc, #112]	; (80a34 <usart_serial_getchar+0xa4>)
   809c2:	4629      	mov	r1, r5
   809c4:	4638      	mov	r0, r7
   809c6:	47b0      	blx	r6
   809c8:	2800      	cmp	r0, #0
   809ca:	d1fa      	bne.n	809c2 <usart_serial_getchar+0x32>
   809cc:	e7ef      	b.n	809ae <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   809ce:	461f      	mov	r7, r3
   809d0:	4e19      	ldr	r6, [pc, #100]	; (80a38 <usart_serial_getchar+0xa8>)
   809d2:	a901      	add	r1, sp, #4
   809d4:	4638      	mov	r0, r7
   809d6:	47b0      	blx	r6
   809d8:	2800      	cmp	r0, #0
   809da:	d1fa      	bne.n	809d2 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   809dc:	9b01      	ldr	r3, [sp, #4]
   809de:	702b      	strb	r3, [r5, #0]
   809e0:	e7e8      	b.n	809b4 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   809e2:	461e      	mov	r6, r3
   809e4:	4c14      	ldr	r4, [pc, #80]	; (80a38 <usart_serial_getchar+0xa8>)
   809e6:	a901      	add	r1, sp, #4
   809e8:	4630      	mov	r0, r6
   809ea:	47a0      	blx	r4
   809ec:	2800      	cmp	r0, #0
   809ee:	d1fa      	bne.n	809e6 <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   809f0:	9b01      	ldr	r3, [sp, #4]
   809f2:	702b      	strb	r3, [r5, #0]
   809f4:	e7e1      	b.n	809ba <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   809f6:	461e      	mov	r6, r3
   809f8:	4c0f      	ldr	r4, [pc, #60]	; (80a38 <usart_serial_getchar+0xa8>)
   809fa:	a901      	add	r1, sp, #4
   809fc:	4630      	mov	r0, r6
   809fe:	47a0      	blx	r4
   80a00:	2800      	cmp	r0, #0
   80a02:	d1fa      	bne.n	809fa <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   80a04:	9b01      	ldr	r3, [sp, #4]
   80a06:	702b      	strb	r3, [r5, #0]
   80a08:	e7d7      	b.n	809ba <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80a0a:	461e      	mov	r6, r3
   80a0c:	4c0a      	ldr	r4, [pc, #40]	; (80a38 <usart_serial_getchar+0xa8>)
   80a0e:	a901      	add	r1, sp, #4
   80a10:	4630      	mov	r0, r6
   80a12:	47a0      	blx	r4
   80a14:	2800      	cmp	r0, #0
   80a16:	d1fa      	bne.n	80a0e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80a18:	9b01      	ldr	r3, [sp, #4]
   80a1a:	702b      	strb	r3, [r5, #0]
}
   80a1c:	e7cd      	b.n	809ba <usart_serial_getchar+0x2a>
   80a1e:	bf00      	nop
   80a20:	400e0800 	.word	0x400e0800
   80a24:	40098000 	.word	0x40098000
   80a28:	4009c000 	.word	0x4009c000
   80a2c:	400a0000 	.word	0x400a0000
   80a30:	400a4000 	.word	0x400a4000
   80a34:	00080953 	.word	0x00080953
   80a38:	00080979 	.word	0x00080979

00080a3c <usart_serial_putchar>:
{
   80a3c:	b570      	push	{r4, r5, r6, lr}
   80a3e:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   80a40:	4b1e      	ldr	r3, [pc, #120]	; (80abc <usart_serial_putchar+0x80>)
   80a42:	4298      	cmp	r0, r3
   80a44:	d00d      	beq.n	80a62 <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   80a46:	4b1e      	ldr	r3, [pc, #120]	; (80ac0 <usart_serial_putchar+0x84>)
   80a48:	4298      	cmp	r0, r3
   80a4a:	d013      	beq.n	80a74 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   80a4c:	4b1d      	ldr	r3, [pc, #116]	; (80ac4 <usart_serial_putchar+0x88>)
   80a4e:	4298      	cmp	r0, r3
   80a50:	d019      	beq.n	80a86 <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   80a52:	4b1d      	ldr	r3, [pc, #116]	; (80ac8 <usart_serial_putchar+0x8c>)
   80a54:	4298      	cmp	r0, r3
   80a56:	d01f      	beq.n	80a98 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   80a58:	4b1c      	ldr	r3, [pc, #112]	; (80acc <usart_serial_putchar+0x90>)
   80a5a:	4298      	cmp	r0, r3
   80a5c:	d025      	beq.n	80aaa <usart_serial_putchar+0x6e>
	return 0;
   80a5e:	2000      	movs	r0, #0
}
   80a60:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   80a62:	461e      	mov	r6, r3
   80a64:	4d1a      	ldr	r5, [pc, #104]	; (80ad0 <usart_serial_putchar+0x94>)
   80a66:	4621      	mov	r1, r4
   80a68:	4630      	mov	r0, r6
   80a6a:	47a8      	blx	r5
   80a6c:	2800      	cmp	r0, #0
   80a6e:	d1fa      	bne.n	80a66 <usart_serial_putchar+0x2a>
		return 1;
   80a70:	2001      	movs	r0, #1
   80a72:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80a74:	461e      	mov	r6, r3
   80a76:	4d17      	ldr	r5, [pc, #92]	; (80ad4 <usart_serial_putchar+0x98>)
   80a78:	4621      	mov	r1, r4
   80a7a:	4630      	mov	r0, r6
   80a7c:	47a8      	blx	r5
   80a7e:	2800      	cmp	r0, #0
   80a80:	d1fa      	bne.n	80a78 <usart_serial_putchar+0x3c>
		return 1;
   80a82:	2001      	movs	r0, #1
   80a84:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80a86:	461e      	mov	r6, r3
   80a88:	4d12      	ldr	r5, [pc, #72]	; (80ad4 <usart_serial_putchar+0x98>)
   80a8a:	4621      	mov	r1, r4
   80a8c:	4630      	mov	r0, r6
   80a8e:	47a8      	blx	r5
   80a90:	2800      	cmp	r0, #0
   80a92:	d1fa      	bne.n	80a8a <usart_serial_putchar+0x4e>
		return 1;
   80a94:	2001      	movs	r0, #1
   80a96:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80a98:	461e      	mov	r6, r3
   80a9a:	4d0e      	ldr	r5, [pc, #56]	; (80ad4 <usart_serial_putchar+0x98>)
   80a9c:	4621      	mov	r1, r4
   80a9e:	4630      	mov	r0, r6
   80aa0:	47a8      	blx	r5
   80aa2:	2800      	cmp	r0, #0
   80aa4:	d1fa      	bne.n	80a9c <usart_serial_putchar+0x60>
		return 1;
   80aa6:	2001      	movs	r0, #1
   80aa8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80aaa:	461e      	mov	r6, r3
   80aac:	4d09      	ldr	r5, [pc, #36]	; (80ad4 <usart_serial_putchar+0x98>)
   80aae:	4621      	mov	r1, r4
   80ab0:	4630      	mov	r0, r6
   80ab2:	47a8      	blx	r5
   80ab4:	2800      	cmp	r0, #0
   80ab6:	d1fa      	bne.n	80aae <usart_serial_putchar+0x72>
		return 1;
   80ab8:	2001      	movs	r0, #1
   80aba:	bd70      	pop	{r4, r5, r6, pc}
   80abc:	400e0800 	.word	0x400e0800
   80ac0:	40098000 	.word	0x40098000
   80ac4:	4009c000 	.word	0x4009c000
   80ac8:	400a0000 	.word	0x400a0000
   80acc:	400a4000 	.word	0x400a4000
   80ad0:	00080943 	.word	0x00080943
   80ad4:	00080965 	.word	0x00080965

00080ad8 <misc_init>:
* Function: misc_init
* -------------------
* initializes system clock & board.
*/
int misc_init (void)
{
   80ad8:	b510      	push	{r4, lr}
	sysclk_init();
   80ada:	4b17      	ldr	r3, [pc, #92]	; (80b38 <misc_init+0x60>)
   80adc:	4798      	blx	r3
	board_init();
   80ade:	4b17      	ldr	r3, [pc, #92]	; (80b3c <misc_init+0x64>)
   80ae0:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80ae2:	200b      	movs	r0, #11
   80ae4:	4c16      	ldr	r4, [pc, #88]	; (80b40 <misc_init+0x68>)
   80ae6:	47a0      	blx	r4
   80ae8:	200c      	movs	r0, #12
   80aea:	47a0      	blx	r4
   80aec:	200d      	movs	r0, #13
   80aee:	47a0      	blx	r4
   80af0:	200e      	movs	r0, #14
   80af2:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80af4:	4b13      	ldr	r3, [pc, #76]	; (80b44 <misc_init+0x6c>)
   80af6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80afa:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80afc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b00:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80b04:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b06:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b0a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80b0e:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b10:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b14:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80b18:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b1e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
   80b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80b26:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b28:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80b2c:	2204      	movs	r2, #4
   80b2e:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80b30:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	//ioport_set_pin_level(pin13, LOW); 
	//ioport_set_pin_level(pin12, LOW);
	/* ------------------------------------------------------------------------- */
	
	return 0;
}
   80b34:	2000      	movs	r0, #0
   80b36:	bd10      	pop	{r4, pc}
   80b38:	00080ea9 	.word	0x00080ea9
   80b3c:	00080f0d 	.word	0x00080f0d
   80b40:	000813c1 	.word	0x000813c1
   80b44:	400e1000 	.word	0x400e1000

00080b48 <console_init>:
* -------------------
* Enables feedback through the USB-cable back to terminal within Atmel Studio.
* Note that the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h
*/
int console_init(void)
{
   80b48:	b530      	push	{r4, r5, lr}
   80b4a:	b085      	sub	sp, #20
   80b4c:	2008      	movs	r0, #8
   80b4e:	4d15      	ldr	r5, [pc, #84]	; (80ba4 <console_init+0x5c>)
   80b50:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80b52:	4c15      	ldr	r4, [pc, #84]	; (80ba8 <console_init+0x60>)
   80b54:	4b15      	ldr	r3, [pc, #84]	; (80bac <console_init+0x64>)
   80b56:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80b58:	4a15      	ldr	r2, [pc, #84]	; (80bb0 <console_init+0x68>)
   80b5a:	4b16      	ldr	r3, [pc, #88]	; (80bb4 <console_init+0x6c>)
   80b5c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80b5e:	4a16      	ldr	r2, [pc, #88]	; (80bb8 <console_init+0x70>)
   80b60:	4b16      	ldr	r3, [pc, #88]	; (80bbc <console_init+0x74>)
   80b62:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80b64:	4b16      	ldr	r3, [pc, #88]	; (80bc0 <console_init+0x78>)
   80b66:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80b68:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80b6c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80b6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80b72:	9303      	str	r3, [sp, #12]
   80b74:	2008      	movs	r0, #8
   80b76:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80b78:	a901      	add	r1, sp, #4
   80b7a:	4620      	mov	r0, r4
   80b7c:	4b11      	ldr	r3, [pc, #68]	; (80bc4 <console_init+0x7c>)
   80b7e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80b80:	4d11      	ldr	r5, [pc, #68]	; (80bc8 <console_init+0x80>)
   80b82:	682b      	ldr	r3, [r5, #0]
   80b84:	2100      	movs	r1, #0
   80b86:	6898      	ldr	r0, [r3, #8]
   80b88:	4c10      	ldr	r4, [pc, #64]	; (80bcc <console_init+0x84>)
   80b8a:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80b8c:	682b      	ldr	r3, [r5, #0]
   80b8e:	2100      	movs	r1, #0
   80b90:	6858      	ldr	r0, [r3, #4]
   80b92:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80b94:	480e      	ldr	r0, [pc, #56]	; (80bd0 <console_init+0x88>)
   80b96:	4c0f      	ldr	r4, [pc, #60]	; (80bd4 <console_init+0x8c>)
   80b98:	47a0      	blx	r4
	printf("=============\n");
   80b9a:	480f      	ldr	r0, [pc, #60]	; (80bd8 <console_init+0x90>)
   80b9c:	47a0      	blx	r4
	return 0;
}
   80b9e:	2000      	movs	r0, #0
   80ba0:	b005      	add	sp, #20
   80ba2:	bd30      	pop	{r4, r5, pc}
   80ba4:	000813c1 	.word	0x000813c1
   80ba8:	400e0800 	.word	0x400e0800
   80bac:	20070ca8 	.word	0x20070ca8
   80bb0:	00080a3d 	.word	0x00080a3d
   80bb4:	20070ca4 	.word	0x20070ca4
   80bb8:	00080991 	.word	0x00080991
   80bbc:	20070ca0 	.word	0x20070ca0
   80bc0:	0501bd00 	.word	0x0501bd00
   80bc4:	0008090d 	.word	0x0008090d
   80bc8:	20070134 	.word	0x20070134
   80bcc:	00081861 	.word	0x00081861
   80bd0:	00084658 	.word	0x00084658
   80bd4:	000816b1 	.word	0x000816b1
   80bd8:	00084668 	.word	0x00084668

00080bdc <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80bdc:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80bde:	685a      	ldr	r2, [r3, #4]
   80be0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80be2:	6842      	ldr	r2, [r0, #4]
   80be4:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80be6:	685a      	ldr	r2, [r3, #4]
   80be8:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80bea:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80bec:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80bee:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80bf0:	6803      	ldr	r3, [r0, #0]
   80bf2:	3301      	adds	r3, #1
   80bf4:	6003      	str	r3, [r0, #0]
   80bf6:	4770      	bx	lr

00080bf8 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80bf8:	6843      	ldr	r3, [r0, #4]
   80bfa:	6882      	ldr	r2, [r0, #8]
   80bfc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80bfe:	6883      	ldr	r3, [r0, #8]
   80c00:	6842      	ldr	r2, [r0, #4]
   80c02:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80c04:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80c06:	685a      	ldr	r2, [r3, #4]
   80c08:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80c0a:	bf04      	itt	eq
   80c0c:	6882      	ldreq	r2, [r0, #8]
   80c0e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80c10:	2200      	movs	r2, #0
   80c12:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80c14:	681a      	ldr	r2, [r3, #0]
   80c16:	3a01      	subs	r2, #1
   80c18:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80c1a:	6818      	ldr	r0, [r3, #0]
}
   80c1c:	4770      	bx	lr
	...

00080c20 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80c20:	4b06      	ldr	r3, [pc, #24]	; (80c3c <pxCurrentTCBConst2>)
   80c22:	6819      	ldr	r1, [r3, #0]
   80c24:	6808      	ldr	r0, [r1, #0]
   80c26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80c2a:	f380 8809 	msr	PSP, r0
   80c2e:	f04f 0000 	mov.w	r0, #0
   80c32:	f380 8811 	msr	BASEPRI, r0
   80c36:	f04e 0e0d 	orr.w	lr, lr, #13
   80c3a:	4770      	bx	lr

00080c3c <pxCurrentTCBConst2>:
   80c3c:	20070b00 	.word	0x20070b00

00080c40 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80c40:	f3ef 8011 	mrs	r0, BASEPRI
   80c44:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80c48:	f381 8811 	msr	BASEPRI, r1
   80c4c:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80c4e:	2000      	movs	r0, #0

00080c50 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80c50:	f380 8811 	msr	BASEPRI, r0
   80c54:	4770      	bx	lr
	...

00080c58 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80c58:	f3ef 8009 	mrs	r0, PSP
   80c5c:	4b0c      	ldr	r3, [pc, #48]	; (80c90 <pxCurrentTCBConst>)
   80c5e:	681a      	ldr	r2, [r3, #0]
   80c60:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80c64:	6010      	str	r0, [r2, #0]
   80c66:	e92d 4008 	stmdb	sp!, {r3, lr}
   80c6a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80c6e:	f380 8811 	msr	BASEPRI, r0
   80c72:	f000 f8c9 	bl	80e08 <vTaskSwitchContext>
   80c76:	f04f 0000 	mov.w	r0, #0
   80c7a:	f380 8811 	msr	BASEPRI, r0
   80c7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80c82:	6819      	ldr	r1, [r3, #0]
   80c84:	6808      	ldr	r0, [r1, #0]
   80c86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80c8a:	f380 8809 	msr	PSP, r0
   80c8e:	4770      	bx	lr

00080c90 <pxCurrentTCBConst>:
   80c90:	20070b00 	.word	0x20070b00

00080c94 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80c94:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80c9a:	4b05      	ldr	r3, [pc, #20]	; (80cb0 <SysTick_Handler+0x1c>)
   80c9c:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80c9e:	4b05      	ldr	r3, [pc, #20]	; (80cb4 <SysTick_Handler+0x20>)
   80ca0:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80ca2:	4b05      	ldr	r3, [pc, #20]	; (80cb8 <SysTick_Handler+0x24>)
   80ca4:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80ca6:	2000      	movs	r0, #0
   80ca8:	4b04      	ldr	r3, [pc, #16]	; (80cbc <SysTick_Handler+0x28>)
   80caa:	4798      	blx	r3
   80cac:	bd08      	pop	{r3, pc}
   80cae:	bf00      	nop
   80cb0:	e000ed04 	.word	0xe000ed04
   80cb4:	00080c41 	.word	0x00080c41
   80cb8:	00080ce1 	.word	0x00080ce1
   80cbc:	00080c51 	.word	0x00080c51

00080cc0 <xTaskGetTickCountFromISR>:
	return xTicks;
}
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
   80cc0:	b510      	push	{r4, lr}
portTickType xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80cc2:	4b04      	ldr	r3, [pc, #16]	; (80cd4 <xTaskGetTickCountFromISR+0x14>)
   80cc4:	4798      	blx	r3
	xReturn = xTickCount;
   80cc6:	4b04      	ldr	r3, [pc, #16]	; (80cd8 <xTaskGetTickCountFromISR+0x18>)
   80cc8:	681c      	ldr	r4, [r3, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80cca:	4b04      	ldr	r3, [pc, #16]	; (80cdc <xTaskGetTickCountFromISR+0x1c>)
   80ccc:	4798      	blx	r3

	return xReturn;
}
   80cce:	4620      	mov	r0, r4
   80cd0:	bd10      	pop	{r4, pc}
   80cd2:	bf00      	nop
   80cd4:	00080c41 	.word	0x00080c41
   80cd8:	20070b84 	.word	0x20070b84
   80cdc:	00080c51 	.word	0x00080c51

00080ce0 <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80ce0:	4b3d      	ldr	r3, [pc, #244]	; (80dd8 <vTaskIncrementTick+0xf8>)
   80ce2:	681b      	ldr	r3, [r3, #0]
   80ce4:	2b00      	cmp	r3, #0
   80ce6:	d16f      	bne.n	80dc8 <vTaskIncrementTick+0xe8>
{
   80ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   80cec:	4b3b      	ldr	r3, [pc, #236]	; (80ddc <vTaskIncrementTick+0xfc>)
   80cee:	681a      	ldr	r2, [r3, #0]
   80cf0:	3201      	adds	r2, #1
   80cf2:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80cf4:	681b      	ldr	r3, [r3, #0]
   80cf6:	b9ab      	cbnz	r3, 80d24 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80cf8:	4b39      	ldr	r3, [pc, #228]	; (80de0 <vTaskIncrementTick+0x100>)
   80cfa:	681b      	ldr	r3, [r3, #0]
   80cfc:	681b      	ldr	r3, [r3, #0]
   80cfe:	2b00      	cmp	r3, #0
   80d00:	d128      	bne.n	80d54 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   80d02:	4b37      	ldr	r3, [pc, #220]	; (80de0 <vTaskIncrementTick+0x100>)
   80d04:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80d06:	4a37      	ldr	r2, [pc, #220]	; (80de4 <vTaskIncrementTick+0x104>)
   80d08:	6810      	ldr	r0, [r2, #0]
   80d0a:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80d0c:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80d0e:	4936      	ldr	r1, [pc, #216]	; (80de8 <vTaskIncrementTick+0x108>)
   80d10:	680a      	ldr	r2, [r1, #0]
   80d12:	3201      	adds	r2, #1
   80d14:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80d16:	681b      	ldr	r3, [r3, #0]
   80d18:	681b      	ldr	r3, [r3, #0]
   80d1a:	b9fb      	cbnz	r3, 80d5c <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80d1c:	f04f 32ff 	mov.w	r2, #4294967295
   80d20:	4b32      	ldr	r3, [pc, #200]	; (80dec <vTaskIncrementTick+0x10c>)
   80d22:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80d24:	4b2d      	ldr	r3, [pc, #180]	; (80ddc <vTaskIncrementTick+0xfc>)
   80d26:	681a      	ldr	r2, [r3, #0]
   80d28:	4b30      	ldr	r3, [pc, #192]	; (80dec <vTaskIncrementTick+0x10c>)
   80d2a:	681b      	ldr	r3, [r3, #0]
   80d2c:	429a      	cmp	r2, r3
   80d2e:	d350      	bcc.n	80dd2 <vTaskIncrementTick+0xf2>
   80d30:	4b2b      	ldr	r3, [pc, #172]	; (80de0 <vTaskIncrementTick+0x100>)
   80d32:	681b      	ldr	r3, [r3, #0]
   80d34:	681b      	ldr	r3, [r3, #0]
   80d36:	b1cb      	cbz	r3, 80d6c <vTaskIncrementTick+0x8c>
   80d38:	4b29      	ldr	r3, [pc, #164]	; (80de0 <vTaskIncrementTick+0x100>)
   80d3a:	681b      	ldr	r3, [r3, #0]
   80d3c:	68db      	ldr	r3, [r3, #12]
   80d3e:	68dc      	ldr	r4, [r3, #12]
   80d40:	6863      	ldr	r3, [r4, #4]
   80d42:	4a26      	ldr	r2, [pc, #152]	; (80ddc <vTaskIncrementTick+0xfc>)
   80d44:	6812      	ldr	r2, [r2, #0]
   80d46:	4293      	cmp	r3, r2
   80d48:	d816      	bhi.n	80d78 <vTaskIncrementTick+0x98>
   80d4a:	4e29      	ldr	r6, [pc, #164]	; (80df0 <vTaskIncrementTick+0x110>)
   80d4c:	4f29      	ldr	r7, [pc, #164]	; (80df4 <vTaskIncrementTick+0x114>)
   80d4e:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80e04 <vTaskIncrementTick+0x124>
   80d52:	e02f      	b.n	80db4 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80d54:	4b28      	ldr	r3, [pc, #160]	; (80df8 <vTaskIncrementTick+0x118>)
   80d56:	4798      	blx	r3
   80d58:	bf00      	nop
   80d5a:	e7fd      	b.n	80d58 <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80d5c:	4b20      	ldr	r3, [pc, #128]	; (80de0 <vTaskIncrementTick+0x100>)
   80d5e:	681b      	ldr	r3, [r3, #0]
   80d60:	68db      	ldr	r3, [r3, #12]
   80d62:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80d64:	685a      	ldr	r2, [r3, #4]
   80d66:	4b21      	ldr	r3, [pc, #132]	; (80dec <vTaskIncrementTick+0x10c>)
   80d68:	601a      	str	r2, [r3, #0]
   80d6a:	e7db      	b.n	80d24 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   80d6c:	f04f 32ff 	mov.w	r2, #4294967295
   80d70:	4b1e      	ldr	r3, [pc, #120]	; (80dec <vTaskIncrementTick+0x10c>)
   80d72:	601a      	str	r2, [r3, #0]
   80d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80d78:	4a1c      	ldr	r2, [pc, #112]	; (80dec <vTaskIncrementTick+0x10c>)
   80d7a:	6013      	str	r3, [r2, #0]
   80d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80d80:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80d82:	683b      	ldr	r3, [r7, #0]
   80d84:	4298      	cmp	r0, r3
   80d86:	bf88      	it	hi
   80d88:	6038      	strhi	r0, [r7, #0]
   80d8a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80d8e:	4629      	mov	r1, r5
   80d90:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80d94:	4b19      	ldr	r3, [pc, #100]	; (80dfc <vTaskIncrementTick+0x11c>)
   80d96:	4798      	blx	r3
   80d98:	4b11      	ldr	r3, [pc, #68]	; (80de0 <vTaskIncrementTick+0x100>)
   80d9a:	681b      	ldr	r3, [r3, #0]
   80d9c:	681b      	ldr	r3, [r3, #0]
   80d9e:	2b00      	cmp	r3, #0
   80da0:	d0e4      	beq.n	80d6c <vTaskIncrementTick+0x8c>
   80da2:	4b0f      	ldr	r3, [pc, #60]	; (80de0 <vTaskIncrementTick+0x100>)
   80da4:	681b      	ldr	r3, [r3, #0]
   80da6:	68db      	ldr	r3, [r3, #12]
   80da8:	68dc      	ldr	r4, [r3, #12]
   80daa:	6863      	ldr	r3, [r4, #4]
   80dac:	4a0b      	ldr	r2, [pc, #44]	; (80ddc <vTaskIncrementTick+0xfc>)
   80dae:	6812      	ldr	r2, [r2, #0]
   80db0:	4293      	cmp	r3, r2
   80db2:	d8e1      	bhi.n	80d78 <vTaskIncrementTick+0x98>
   80db4:	1d25      	adds	r5, r4, #4
   80db6:	4628      	mov	r0, r5
   80db8:	47b0      	blx	r6
   80dba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80dbc:	2b00      	cmp	r3, #0
   80dbe:	d0df      	beq.n	80d80 <vTaskIncrementTick+0xa0>
   80dc0:	f104 0018 	add.w	r0, r4, #24
   80dc4:	47b0      	blx	r6
   80dc6:	e7db      	b.n	80d80 <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   80dc8:	4a0d      	ldr	r2, [pc, #52]	; (80e00 <vTaskIncrementTick+0x120>)
   80dca:	6813      	ldr	r3, [r2, #0]
   80dcc:	3301      	adds	r3, #1
   80dce:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   80dd0:	4770      	bx	lr
   80dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80dd6:	bf00      	nop
   80dd8:	20070b74 	.word	0x20070b74
   80ddc:	20070b84 	.word	0x20070b84
   80de0:	20070b04 	.word	0x20070b04
   80de4:	20070b08 	.word	0x20070b08
   80de8:	20070b80 	.word	0x20070b80
   80dec:	2007012c 	.word	0x2007012c
   80df0:	00080bf9 	.word	0x00080bf9
   80df4:	20070b78 	.word	0x20070b78
   80df8:	00080c41 	.word	0x00080c41
   80dfc:	00080bdd 	.word	0x00080bdd
   80e00:	20070b70 	.word	0x20070b70
   80e04:	20070b0c 	.word	0x20070b0c

00080e08 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80e08:	4b21      	ldr	r3, [pc, #132]	; (80e90 <vTaskSwitchContext+0x88>)
   80e0a:	681b      	ldr	r3, [r3, #0]
   80e0c:	b9eb      	cbnz	r3, 80e4a <vTaskSwitchContext+0x42>
{
   80e0e:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80e10:	4b20      	ldr	r3, [pc, #128]	; (80e94 <vTaskSwitchContext+0x8c>)
   80e12:	681b      	ldr	r3, [r3, #0]
   80e14:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80e18:	009b      	lsls	r3, r3, #2
   80e1a:	4a1f      	ldr	r2, [pc, #124]	; (80e98 <vTaskSwitchContext+0x90>)
   80e1c:	58d3      	ldr	r3, [r2, r3]
   80e1e:	b9c3      	cbnz	r3, 80e52 <vTaskSwitchContext+0x4a>
   80e20:	4b1c      	ldr	r3, [pc, #112]	; (80e94 <vTaskSwitchContext+0x8c>)
   80e22:	681b      	ldr	r3, [r3, #0]
   80e24:	b16b      	cbz	r3, 80e42 <vTaskSwitchContext+0x3a>
   80e26:	4a1b      	ldr	r2, [pc, #108]	; (80e94 <vTaskSwitchContext+0x8c>)
   80e28:	491b      	ldr	r1, [pc, #108]	; (80e98 <vTaskSwitchContext+0x90>)
   80e2a:	6813      	ldr	r3, [r2, #0]
   80e2c:	3b01      	subs	r3, #1
   80e2e:	6013      	str	r3, [r2, #0]
   80e30:	6813      	ldr	r3, [r2, #0]
   80e32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80e36:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80e3a:	b953      	cbnz	r3, 80e52 <vTaskSwitchContext+0x4a>
   80e3c:	6813      	ldr	r3, [r2, #0]
   80e3e:	2b00      	cmp	r3, #0
   80e40:	d1f3      	bne.n	80e2a <vTaskSwitchContext+0x22>
   80e42:	4b16      	ldr	r3, [pc, #88]	; (80e9c <vTaskSwitchContext+0x94>)
   80e44:	4798      	blx	r3
   80e46:	bf00      	nop
   80e48:	e7fd      	b.n	80e46 <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80e4a:	2201      	movs	r2, #1
   80e4c:	4b14      	ldr	r3, [pc, #80]	; (80ea0 <vTaskSwitchContext+0x98>)
   80e4e:	601a      	str	r2, [r3, #0]
   80e50:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   80e52:	4b10      	ldr	r3, [pc, #64]	; (80e94 <vTaskSwitchContext+0x8c>)
   80e54:	681b      	ldr	r3, [r3, #0]
   80e56:	4a10      	ldr	r2, [pc, #64]	; (80e98 <vTaskSwitchContext+0x90>)
   80e58:	0099      	lsls	r1, r3, #2
   80e5a:	18c8      	adds	r0, r1, r3
   80e5c:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80e60:	6844      	ldr	r4, [r0, #4]
   80e62:	6864      	ldr	r4, [r4, #4]
   80e64:	6044      	str	r4, [r0, #4]
   80e66:	4419      	add	r1, r3
   80e68:	4602      	mov	r2, r0
   80e6a:	3208      	adds	r2, #8
   80e6c:	4294      	cmp	r4, r2
   80e6e:	d009      	beq.n	80e84 <vTaskSwitchContext+0x7c>
   80e70:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80e74:	4a08      	ldr	r2, [pc, #32]	; (80e98 <vTaskSwitchContext+0x90>)
   80e76:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80e7a:	685b      	ldr	r3, [r3, #4]
   80e7c:	68da      	ldr	r2, [r3, #12]
   80e7e:	4b09      	ldr	r3, [pc, #36]	; (80ea4 <vTaskSwitchContext+0x9c>)
   80e80:	601a      	str	r2, [r3, #0]
   80e82:	bd10      	pop	{r4, pc}
   80e84:	6860      	ldr	r0, [r4, #4]
   80e86:	4a04      	ldr	r2, [pc, #16]	; (80e98 <vTaskSwitchContext+0x90>)
   80e88:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80e8c:	6050      	str	r0, [r2, #4]
   80e8e:	e7ef      	b.n	80e70 <vTaskSwitchContext+0x68>
   80e90:	20070b74 	.word	0x20070b74
   80e94:	20070b78 	.word	0x20070b78
   80e98:	20070b0c 	.word	0x20070b0c
   80e9c:	00080c41 	.word	0x00080c41
   80ea0:	20070b7c 	.word	0x20070b7c
   80ea4:	20070b00 	.word	0x20070b00

00080ea8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80ea8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80eaa:	480e      	ldr	r0, [pc, #56]	; (80ee4 <sysclk_init+0x3c>)
   80eac:	4b0e      	ldr	r3, [pc, #56]	; (80ee8 <sysclk_init+0x40>)
   80eae:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80eb0:	213e      	movs	r1, #62	; 0x3e
   80eb2:	2000      	movs	r0, #0
   80eb4:	4b0d      	ldr	r3, [pc, #52]	; (80eec <sysclk_init+0x44>)
   80eb6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80eb8:	4c0d      	ldr	r4, [pc, #52]	; (80ef0 <sysclk_init+0x48>)
   80eba:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80ebc:	2800      	cmp	r0, #0
   80ebe:	d0fc      	beq.n	80eba <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80ec0:	4b0c      	ldr	r3, [pc, #48]	; (80ef4 <sysclk_init+0x4c>)
   80ec2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80ec4:	4a0c      	ldr	r2, [pc, #48]	; (80ef8 <sysclk_init+0x50>)
   80ec6:	4b0d      	ldr	r3, [pc, #52]	; (80efc <sysclk_init+0x54>)
   80ec8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80eca:	4c0d      	ldr	r4, [pc, #52]	; (80f00 <sysclk_init+0x58>)
   80ecc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80ece:	2800      	cmp	r0, #0
   80ed0:	d0fc      	beq.n	80ecc <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80ed2:	2010      	movs	r0, #16
   80ed4:	4b0b      	ldr	r3, [pc, #44]	; (80f04 <sysclk_init+0x5c>)
   80ed6:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80ed8:	4b0b      	ldr	r3, [pc, #44]	; (80f08 <sysclk_init+0x60>)
   80eda:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80edc:	4801      	ldr	r0, [pc, #4]	; (80ee4 <sysclk_init+0x3c>)
   80ede:	4b02      	ldr	r3, [pc, #8]	; (80ee8 <sysclk_init+0x40>)
   80ee0:	4798      	blx	r3
   80ee2:	bd10      	pop	{r4, pc}
   80ee4:	0501bd00 	.word	0x0501bd00
   80ee8:	200700a5 	.word	0x200700a5
   80eec:	0008133d 	.word	0x0008133d
   80ef0:	00081391 	.word	0x00081391
   80ef4:	000813a1 	.word	0x000813a1
   80ef8:	200d3f01 	.word	0x200d3f01
   80efc:	400e0600 	.word	0x400e0600
   80f00:	000813b1 	.word	0x000813b1
   80f04:	000812d9 	.word	0x000812d9
   80f08:	000814b1 	.word	0x000814b1

00080f0c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80f0c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80f0e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80f12:	4b16      	ldr	r3, [pc, #88]	; (80f6c <board_init+0x60>)
   80f14:	605a      	str	r2, [r3, #4]
   80f16:	200b      	movs	r0, #11
   80f18:	4c15      	ldr	r4, [pc, #84]	; (80f70 <board_init+0x64>)
   80f1a:	47a0      	blx	r4
   80f1c:	200c      	movs	r0, #12
   80f1e:	47a0      	blx	r4
   80f20:	200d      	movs	r0, #13
   80f22:	47a0      	blx	r4
   80f24:	200e      	movs	r0, #14
   80f26:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80f28:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80f2c:	203b      	movs	r0, #59	; 0x3b
   80f2e:	4c11      	ldr	r4, [pc, #68]	; (80f74 <board_init+0x68>)
   80f30:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80f32:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80f36:	2055      	movs	r0, #85	; 0x55
   80f38:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80f3a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80f3e:	2056      	movs	r0, #86	; 0x56
   80f40:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80f42:	490d      	ldr	r1, [pc, #52]	; (80f78 <board_init+0x6c>)
   80f44:	2068      	movs	r0, #104	; 0x68
   80f46:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80f48:	490c      	ldr	r1, [pc, #48]	; (80f7c <board_init+0x70>)
   80f4a:	205c      	movs	r0, #92	; 0x5c
   80f4c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80f4e:	4a0c      	ldr	r2, [pc, #48]	; (80f80 <board_init+0x74>)
   80f50:	f44f 7140 	mov.w	r1, #768	; 0x300
   80f54:	480b      	ldr	r0, [pc, #44]	; (80f84 <board_init+0x78>)
   80f56:	4b0c      	ldr	r3, [pc, #48]	; (80f88 <board_init+0x7c>)
   80f58:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80f5a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80f5e:	202b      	movs	r0, #43	; 0x2b
   80f60:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80f62:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80f66:	202a      	movs	r0, #42	; 0x2a
   80f68:	47a0      	blx	r4
   80f6a:	bd10      	pop	{r4, pc}
   80f6c:	400e1a50 	.word	0x400e1a50
   80f70:	000813c1 	.word	0x000813c1
   80f74:	0008105d 	.word	0x0008105d
   80f78:	28000079 	.word	0x28000079
   80f7c:	28000001 	.word	0x28000001
   80f80:	08000001 	.word	0x08000001
   80f84:	400e0e00 	.word	0x400e0e00
   80f88:	0008112d 	.word	0x0008112d

00080f8c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80f8c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80f8e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80f92:	d016      	beq.n	80fc2 <pio_set_peripheral+0x36>
   80f94:	d80b      	bhi.n	80fae <pio_set_peripheral+0x22>
   80f96:	b149      	cbz	r1, 80fac <pio_set_peripheral+0x20>
   80f98:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80f9c:	d105      	bne.n	80faa <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80f9e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80fa0:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80fa2:	400b      	ands	r3, r1
   80fa4:	ea23 0302 	bic.w	r3, r3, r2
   80fa8:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80faa:	6042      	str	r2, [r0, #4]
   80fac:	4770      	bx	lr
	switch (ul_type) {
   80fae:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80fb2:	d0fb      	beq.n	80fac <pio_set_peripheral+0x20>
   80fb4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80fb8:	d0f8      	beq.n	80fac <pio_set_peripheral+0x20>
   80fba:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80fbe:	d1f4      	bne.n	80faa <pio_set_peripheral+0x1e>
   80fc0:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80fc2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80fc4:	4313      	orrs	r3, r2
   80fc6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80fc8:	e7ef      	b.n	80faa <pio_set_peripheral+0x1e>

00080fca <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80fca:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80fcc:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80fd0:	bf14      	ite	ne
   80fd2:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80fd4:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80fd6:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80fda:	bf14      	ite	ne
   80fdc:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80fde:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80fe0:	f012 0f02 	tst.w	r2, #2
   80fe4:	d107      	bne.n	80ff6 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80fe6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80fea:	bf18      	it	ne
   80fec:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80ff0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80ff2:	6001      	str	r1, [r0, #0]
   80ff4:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80ff6:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80ffa:	e7f9      	b.n	80ff0 <pio_set_input+0x26>

00080ffc <pio_set_output>:
{
   80ffc:	b410      	push	{r4}
   80ffe:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   81000:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   81002:	b944      	cbnz	r4, 81016 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   81004:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   81006:	b143      	cbz	r3, 8101a <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   81008:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   8100a:	b942      	cbnz	r2, 8101e <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   8100c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   8100e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   81010:	6001      	str	r1, [r0, #0]
}
   81012:	bc10      	pop	{r4}
   81014:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   81016:	6641      	str	r1, [r0, #100]	; 0x64
   81018:	e7f5      	b.n	81006 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   8101a:	6541      	str	r1, [r0, #84]	; 0x54
   8101c:	e7f5      	b.n	8100a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   8101e:	6301      	str	r1, [r0, #48]	; 0x30
   81020:	e7f5      	b.n	8100e <pio_set_output+0x12>

00081022 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
   81022:	f012 0f10 	tst.w	r2, #16
   81026:	d010      	beq.n	8104a <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
   81028:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
   8102c:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
   81030:	bf14      	ite	ne
   81032:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
   81036:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
   8103a:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
   8103e:	bf14      	ite	ne
   81040:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
   81044:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   81048:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
   8104a:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   8104e:	4770      	bx	lr

00081050 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
   81050:	6401      	str	r1, [r0, #64]	; 0x40
   81052:	4770      	bx	lr

00081054 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81054:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   81056:	4770      	bx	lr

00081058 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   81058:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8105a:	4770      	bx	lr

0008105c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   8105c:	b570      	push	{r4, r5, r6, lr}
   8105e:	b082      	sub	sp, #8
   81060:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81062:	0943      	lsrs	r3, r0, #5
   81064:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81068:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8106c:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   8106e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   81072:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81076:	d031      	beq.n	810dc <pio_configure_pin+0x80>
   81078:	d816      	bhi.n	810a8 <pio_configure_pin+0x4c>
   8107a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8107e:	d01b      	beq.n	810b8 <pio_configure_pin+0x5c>
   81080:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81084:	d116      	bne.n	810b4 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81086:	f000 001f 	and.w	r0, r0, #31
   8108a:	2601      	movs	r6, #1
   8108c:	4086      	lsls	r6, r0
   8108e:	4632      	mov	r2, r6
   81090:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81094:	4620      	mov	r0, r4
   81096:	4b22      	ldr	r3, [pc, #136]	; (81120 <pio_configure_pin+0xc4>)
   81098:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8109a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8109e:	bf14      	ite	ne
   810a0:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   810a2:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   810a4:	2001      	movs	r0, #1
   810a6:	e017      	b.n	810d8 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   810a8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   810ac:	d021      	beq.n	810f2 <pio_configure_pin+0x96>
   810ae:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   810b2:	d01e      	beq.n	810f2 <pio_configure_pin+0x96>
		return 0;
   810b4:	2000      	movs	r0, #0
   810b6:	e00f      	b.n	810d8 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   810b8:	f000 001f 	and.w	r0, r0, #31
   810bc:	2601      	movs	r6, #1
   810be:	4086      	lsls	r6, r0
   810c0:	4632      	mov	r2, r6
   810c2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810c6:	4620      	mov	r0, r4
   810c8:	4b15      	ldr	r3, [pc, #84]	; (81120 <pio_configure_pin+0xc4>)
   810ca:	4798      	blx	r3
	if (ul_pull_up_enable) {
   810cc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   810d0:	bf14      	ite	ne
   810d2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   810d4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   810d6:	2001      	movs	r0, #1
}
   810d8:	b002      	add	sp, #8
   810da:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   810dc:	f000 011f 	and.w	r1, r0, #31
   810e0:	2601      	movs	r6, #1
   810e2:	462a      	mov	r2, r5
   810e4:	fa06 f101 	lsl.w	r1, r6, r1
   810e8:	4620      	mov	r0, r4
   810ea:	4b0e      	ldr	r3, [pc, #56]	; (81124 <pio_configure_pin+0xc8>)
   810ec:	4798      	blx	r3
	return 1;
   810ee:	4630      	mov	r0, r6
		break;
   810f0:	e7f2      	b.n	810d8 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   810f2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   810f6:	f000 011f 	and.w	r1, r0, #31
   810fa:	2601      	movs	r6, #1
   810fc:	ea05 0306 	and.w	r3, r5, r6
   81100:	9300      	str	r3, [sp, #0]
   81102:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81106:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8110a:	bf14      	ite	ne
   8110c:	2200      	movne	r2, #0
   8110e:	2201      	moveq	r2, #1
   81110:	fa06 f101 	lsl.w	r1, r6, r1
   81114:	4620      	mov	r0, r4
   81116:	4c04      	ldr	r4, [pc, #16]	; (81128 <pio_configure_pin+0xcc>)
   81118:	47a0      	blx	r4
	return 1;
   8111a:	4630      	mov	r0, r6
		break;
   8111c:	e7dc      	b.n	810d8 <pio_configure_pin+0x7c>
   8111e:	bf00      	nop
   81120:	00080f8d 	.word	0x00080f8d
   81124:	00080fcb 	.word	0x00080fcb
   81128:	00080ffd 	.word	0x00080ffd

0008112c <pio_configure_pin_group>:
{
   8112c:	b570      	push	{r4, r5, r6, lr}
   8112e:	b082      	sub	sp, #8
   81130:	4605      	mov	r5, r0
   81132:	460e      	mov	r6, r1
   81134:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   81136:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   8113a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8113e:	d027      	beq.n	81190 <pio_configure_pin_group+0x64>
   81140:	d811      	bhi.n	81166 <pio_configure_pin_group+0x3a>
   81142:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81146:	d016      	beq.n	81176 <pio_configure_pin_group+0x4a>
   81148:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8114c:	d111      	bne.n	81172 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8114e:	460a      	mov	r2, r1
   81150:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81154:	4b19      	ldr	r3, [pc, #100]	; (811bc <pio_configure_pin_group+0x90>)
   81156:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81158:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   8115c:	bf14      	ite	ne
   8115e:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81160:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   81162:	2001      	movs	r0, #1
   81164:	e012      	b.n	8118c <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   81166:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   8116a:	d015      	beq.n	81198 <pio_configure_pin_group+0x6c>
   8116c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81170:	d012      	beq.n	81198 <pio_configure_pin_group+0x6c>
		return 0;
   81172:	2000      	movs	r0, #0
   81174:	e00a      	b.n	8118c <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81176:	460a      	mov	r2, r1
   81178:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8117c:	4b0f      	ldr	r3, [pc, #60]	; (811bc <pio_configure_pin_group+0x90>)
   8117e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81180:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81184:	bf14      	ite	ne
   81186:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81188:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   8118a:	2001      	movs	r0, #1
}
   8118c:	b002      	add	sp, #8
   8118e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   81190:	4b0b      	ldr	r3, [pc, #44]	; (811c0 <pio_configure_pin_group+0x94>)
   81192:	4798      	blx	r3
	return 1;
   81194:	2001      	movs	r0, #1
		break;
   81196:	e7f9      	b.n	8118c <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81198:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   8119c:	f004 0301 	and.w	r3, r4, #1
   811a0:	9300      	str	r3, [sp, #0]
   811a2:	f3c4 0380 	ubfx	r3, r4, #2, #1
   811a6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   811aa:	bf14      	ite	ne
   811ac:	2200      	movne	r2, #0
   811ae:	2201      	moveq	r2, #1
   811b0:	4631      	mov	r1, r6
   811b2:	4628      	mov	r0, r5
   811b4:	4c03      	ldr	r4, [pc, #12]	; (811c4 <pio_configure_pin_group+0x98>)
   811b6:	47a0      	blx	r4
	return 1;
   811b8:	2001      	movs	r0, #1
		break;
   811ba:	e7e7      	b.n	8118c <pio_configure_pin_group+0x60>
   811bc:	00080f8d 	.word	0x00080f8d
   811c0:	00080fcb 	.word	0x00080fcb
   811c4:	00080ffd 	.word	0x00080ffd

000811c8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   811c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   811cc:	4604      	mov	r4, r0
   811ce:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   811d0:	4b0e      	ldr	r3, [pc, #56]	; (8120c <pio_handler_process+0x44>)
   811d2:	4798      	blx	r3
   811d4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   811d6:	4620      	mov	r0, r4
   811d8:	4b0d      	ldr	r3, [pc, #52]	; (81210 <pio_handler_process+0x48>)
   811da:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   811dc:	4005      	ands	r5, r0
   811de:	d013      	beq.n	81208 <pio_handler_process+0x40>
   811e0:	4c0c      	ldr	r4, [pc, #48]	; (81214 <pio_handler_process+0x4c>)
   811e2:	f104 0660 	add.w	r6, r4, #96	; 0x60
   811e6:	e003      	b.n	811f0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   811e8:	42b4      	cmp	r4, r6
   811ea:	d00d      	beq.n	81208 <pio_handler_process+0x40>
   811ec:	3410      	adds	r4, #16
		while (status != 0) {
   811ee:	b15d      	cbz	r5, 81208 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   811f0:	6820      	ldr	r0, [r4, #0]
   811f2:	4540      	cmp	r0, r8
   811f4:	d1f8      	bne.n	811e8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   811f6:	6861      	ldr	r1, [r4, #4]
   811f8:	4229      	tst	r1, r5
   811fa:	d0f5      	beq.n	811e8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   811fc:	68e3      	ldr	r3, [r4, #12]
   811fe:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   81200:	6863      	ldr	r3, [r4, #4]
   81202:	ea25 0503 	bic.w	r5, r5, r3
   81206:	e7ef      	b.n	811e8 <pio_handler_process+0x20>
   81208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8120c:	00081055 	.word	0x00081055
   81210:	00081059 	.word	0x00081059
   81214:	20070b88 	.word	0x20070b88

00081218 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   81218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   8121a:	4c18      	ldr	r4, [pc, #96]	; (8127c <pio_handler_set+0x64>)
   8121c:	6826      	ldr	r6, [r4, #0]
   8121e:	2e06      	cmp	r6, #6
   81220:	d829      	bhi.n	81276 <pio_handler_set+0x5e>
   81222:	f04f 0c00 	mov.w	ip, #0
   81226:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   81228:	4f15      	ldr	r7, [pc, #84]	; (81280 <pio_handler_set+0x68>)
   8122a:	e004      	b.n	81236 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
   8122c:	3401      	adds	r4, #1
   8122e:	b2e4      	uxtb	r4, r4
   81230:	46a4      	mov	ip, r4
   81232:	42a6      	cmp	r6, r4
   81234:	d309      	bcc.n	8124a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
   81236:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   81238:	0125      	lsls	r5, r4, #4
   8123a:	597d      	ldr	r5, [r7, r5]
   8123c:	428d      	cmp	r5, r1
   8123e:	d1f5      	bne.n	8122c <pio_handler_set+0x14>
   81240:	eb07 1504 	add.w	r5, r7, r4, lsl #4
   81244:	686d      	ldr	r5, [r5, #4]
   81246:	4295      	cmp	r5, r2
   81248:	d1f0      	bne.n	8122c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
   8124a:	4d0d      	ldr	r5, [pc, #52]	; (81280 <pio_handler_set+0x68>)
   8124c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
   81250:	eb05 040e 	add.w	r4, r5, lr
   81254:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
   81258:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
   8125a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
   8125c:	9906      	ldr	r1, [sp, #24]
   8125e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
   81260:	3601      	adds	r6, #1
   81262:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
   81264:	bf04      	itt	eq
   81266:	4905      	ldreq	r1, [pc, #20]	; (8127c <pio_handler_set+0x64>)
   81268:	600e      	streq	r6, [r1, #0]
   8126a:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   8126c:	461a      	mov	r2, r3
   8126e:	4b05      	ldr	r3, [pc, #20]	; (81284 <pio_handler_set+0x6c>)
   81270:	4798      	blx	r3

	return 0;
   81272:	2000      	movs	r0, #0
   81274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
   81276:	2001      	movs	r0, #1
}
   81278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8127a:	bf00      	nop
   8127c:	20070bf8 	.word	0x20070bf8
   81280:	20070b88 	.word	0x20070b88
   81284:	00081023 	.word	0x00081023

00081288 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81288:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8128a:	210b      	movs	r1, #11
   8128c:	4801      	ldr	r0, [pc, #4]	; (81294 <PIOA_Handler+0xc>)
   8128e:	4b02      	ldr	r3, [pc, #8]	; (81298 <PIOA_Handler+0x10>)
   81290:	4798      	blx	r3
   81292:	bd08      	pop	{r3, pc}
   81294:	400e0e00 	.word	0x400e0e00
   81298:	000811c9 	.word	0x000811c9

0008129c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8129c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8129e:	210c      	movs	r1, #12
   812a0:	4801      	ldr	r0, [pc, #4]	; (812a8 <PIOB_Handler+0xc>)
   812a2:	4b02      	ldr	r3, [pc, #8]	; (812ac <PIOB_Handler+0x10>)
   812a4:	4798      	blx	r3
   812a6:	bd08      	pop	{r3, pc}
   812a8:	400e1000 	.word	0x400e1000
   812ac:	000811c9 	.word	0x000811c9

000812b0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   812b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   812b2:	210d      	movs	r1, #13
   812b4:	4801      	ldr	r0, [pc, #4]	; (812bc <PIOC_Handler+0xc>)
   812b6:	4b02      	ldr	r3, [pc, #8]	; (812c0 <PIOC_Handler+0x10>)
   812b8:	4798      	blx	r3
   812ba:	bd08      	pop	{r3, pc}
   812bc:	400e1200 	.word	0x400e1200
   812c0:	000811c9 	.word	0x000811c9

000812c4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   812c4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   812c6:	210e      	movs	r1, #14
   812c8:	4801      	ldr	r0, [pc, #4]	; (812d0 <PIOD_Handler+0xc>)
   812ca:	4b02      	ldr	r3, [pc, #8]	; (812d4 <PIOD_Handler+0x10>)
   812cc:	4798      	blx	r3
   812ce:	bd08      	pop	{r3, pc}
   812d0:	400e1400 	.word	0x400e1400
   812d4:	000811c9 	.word	0x000811c9

000812d8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   812d8:	4a17      	ldr	r2, [pc, #92]	; (81338 <pmc_switch_mck_to_pllack+0x60>)
   812da:	6b13      	ldr	r3, [r2, #48]	; 0x30
   812dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   812e0:	4318      	orrs	r0, r3
   812e2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   812e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
   812e6:	f013 0f08 	tst.w	r3, #8
   812ea:	d10a      	bne.n	81302 <pmc_switch_mck_to_pllack+0x2a>
   812ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
   812f0:	4911      	ldr	r1, [pc, #68]	; (81338 <pmc_switch_mck_to_pllack+0x60>)
   812f2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   812f4:	f012 0f08 	tst.w	r2, #8
   812f8:	d103      	bne.n	81302 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   812fa:	3b01      	subs	r3, #1
   812fc:	d1f9      	bne.n	812f2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   812fe:	2001      	movs	r0, #1
   81300:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81302:	4a0d      	ldr	r2, [pc, #52]	; (81338 <pmc_switch_mck_to_pllack+0x60>)
   81304:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81306:	f023 0303 	bic.w	r3, r3, #3
   8130a:	f043 0302 	orr.w	r3, r3, #2
   8130e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81310:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81312:	f013 0f08 	tst.w	r3, #8
   81316:	d10a      	bne.n	8132e <pmc_switch_mck_to_pllack+0x56>
   81318:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8131c:	4906      	ldr	r1, [pc, #24]	; (81338 <pmc_switch_mck_to_pllack+0x60>)
   8131e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81320:	f012 0f08 	tst.w	r2, #8
   81324:	d105      	bne.n	81332 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81326:	3b01      	subs	r3, #1
   81328:	d1f9      	bne.n	8131e <pmc_switch_mck_to_pllack+0x46>
			return 1;
   8132a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8132c:	4770      	bx	lr
	return 0;
   8132e:	2000      	movs	r0, #0
   81330:	4770      	bx	lr
   81332:	2000      	movs	r0, #0
   81334:	4770      	bx	lr
   81336:	bf00      	nop
   81338:	400e0600 	.word	0x400e0600

0008133c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   8133c:	b9c8      	cbnz	r0, 81372 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8133e:	4a11      	ldr	r2, [pc, #68]	; (81384 <pmc_switch_mainck_to_xtal+0x48>)
   81340:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   81342:	0209      	lsls	r1, r1, #8
   81344:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   81346:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8134a:	f023 0303 	bic.w	r3, r3, #3
   8134e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81352:	f043 0301 	orr.w	r3, r3, #1
   81356:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81358:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8135a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8135c:	f013 0f01 	tst.w	r3, #1
   81360:	d0fb      	beq.n	8135a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81362:	4a08      	ldr	r2, [pc, #32]	; (81384 <pmc_switch_mainck_to_xtal+0x48>)
   81364:	6a13      	ldr	r3, [r2, #32]
   81366:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8136a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8136e:	6213      	str	r3, [r2, #32]
   81370:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81372:	4904      	ldr	r1, [pc, #16]	; (81384 <pmc_switch_mainck_to_xtal+0x48>)
   81374:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   81376:	4a04      	ldr	r2, [pc, #16]	; (81388 <pmc_switch_mainck_to_xtal+0x4c>)
   81378:	401a      	ands	r2, r3
   8137a:	4b04      	ldr	r3, [pc, #16]	; (8138c <pmc_switch_mainck_to_xtal+0x50>)
   8137c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8137e:	620b      	str	r3, [r1, #32]
   81380:	4770      	bx	lr
   81382:	bf00      	nop
   81384:	400e0600 	.word	0x400e0600
   81388:	fec8fffc 	.word	0xfec8fffc
   8138c:	01370002 	.word	0x01370002

00081390 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81390:	4b02      	ldr	r3, [pc, #8]	; (8139c <pmc_osc_is_ready_mainck+0xc>)
   81392:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81394:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81398:	4770      	bx	lr
   8139a:	bf00      	nop
   8139c:	400e0600 	.word	0x400e0600

000813a0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   813a0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   813a4:	4b01      	ldr	r3, [pc, #4]	; (813ac <pmc_disable_pllack+0xc>)
   813a6:	629a      	str	r2, [r3, #40]	; 0x28
   813a8:	4770      	bx	lr
   813aa:	bf00      	nop
   813ac:	400e0600 	.word	0x400e0600

000813b0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   813b0:	4b02      	ldr	r3, [pc, #8]	; (813bc <pmc_is_locked_pllack+0xc>)
   813b2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   813b4:	f000 0002 	and.w	r0, r0, #2
   813b8:	4770      	bx	lr
   813ba:	bf00      	nop
   813bc:	400e0600 	.word	0x400e0600

000813c0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   813c0:	282c      	cmp	r0, #44	; 0x2c
   813c2:	d81e      	bhi.n	81402 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   813c4:	281f      	cmp	r0, #31
   813c6:	d80c      	bhi.n	813e2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   813c8:	4b11      	ldr	r3, [pc, #68]	; (81410 <pmc_enable_periph_clk+0x50>)
   813ca:	699a      	ldr	r2, [r3, #24]
   813cc:	2301      	movs	r3, #1
   813ce:	4083      	lsls	r3, r0
   813d0:	4393      	bics	r3, r2
   813d2:	d018      	beq.n	81406 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   813d4:	2301      	movs	r3, #1
   813d6:	fa03 f000 	lsl.w	r0, r3, r0
   813da:	4b0d      	ldr	r3, [pc, #52]	; (81410 <pmc_enable_periph_clk+0x50>)
   813dc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   813de:	2000      	movs	r0, #0
   813e0:	4770      	bx	lr
		ul_id -= 32;
   813e2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   813e4:	4b0a      	ldr	r3, [pc, #40]	; (81410 <pmc_enable_periph_clk+0x50>)
   813e6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   813ea:	2301      	movs	r3, #1
   813ec:	4083      	lsls	r3, r0
   813ee:	4393      	bics	r3, r2
   813f0:	d00b      	beq.n	8140a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   813f2:	2301      	movs	r3, #1
   813f4:	fa03 f000 	lsl.w	r0, r3, r0
   813f8:	4b05      	ldr	r3, [pc, #20]	; (81410 <pmc_enable_periph_clk+0x50>)
   813fa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   813fe:	2000      	movs	r0, #0
   81400:	4770      	bx	lr
		return 1;
   81402:	2001      	movs	r0, #1
   81404:	4770      	bx	lr
	return 0;
   81406:	2000      	movs	r0, #0
   81408:	4770      	bx	lr
   8140a:	2000      	movs	r0, #0
}
   8140c:	4770      	bx	lr
   8140e:	bf00      	nop
   81410:	400e0600 	.word	0x400e0600

00081414 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81414:	e7fe      	b.n	81414 <Dummy_Handler>
	...

00081418 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81418:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8141a:	4b1c      	ldr	r3, [pc, #112]	; (8148c <Reset_Handler+0x74>)
   8141c:	4a1c      	ldr	r2, [pc, #112]	; (81490 <Reset_Handler+0x78>)
   8141e:	429a      	cmp	r2, r3
   81420:	d010      	beq.n	81444 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   81422:	4b1c      	ldr	r3, [pc, #112]	; (81494 <Reset_Handler+0x7c>)
   81424:	4a19      	ldr	r2, [pc, #100]	; (8148c <Reset_Handler+0x74>)
   81426:	429a      	cmp	r2, r3
   81428:	d20c      	bcs.n	81444 <Reset_Handler+0x2c>
   8142a:	3b01      	subs	r3, #1
   8142c:	1a9b      	subs	r3, r3, r2
   8142e:	f023 0303 	bic.w	r3, r3, #3
   81432:	3304      	adds	r3, #4
   81434:	4413      	add	r3, r2
   81436:	4916      	ldr	r1, [pc, #88]	; (81490 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   81438:	f851 0b04 	ldr.w	r0, [r1], #4
   8143c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   81440:	429a      	cmp	r2, r3
   81442:	d1f9      	bne.n	81438 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81444:	4b14      	ldr	r3, [pc, #80]	; (81498 <Reset_Handler+0x80>)
   81446:	4a15      	ldr	r2, [pc, #84]	; (8149c <Reset_Handler+0x84>)
   81448:	429a      	cmp	r2, r3
   8144a:	d20a      	bcs.n	81462 <Reset_Handler+0x4a>
   8144c:	3b01      	subs	r3, #1
   8144e:	1a9b      	subs	r3, r3, r2
   81450:	f023 0303 	bic.w	r3, r3, #3
   81454:	3304      	adds	r3, #4
   81456:	4413      	add	r3, r2
		*pDest++ = 0;
   81458:	2100      	movs	r1, #0
   8145a:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   8145e:	4293      	cmp	r3, r2
   81460:	d1fb      	bne.n	8145a <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81462:	4b0f      	ldr	r3, [pc, #60]	; (814a0 <Reset_Handler+0x88>)
   81464:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   81468:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   8146c:	490d      	ldr	r1, [pc, #52]	; (814a4 <Reset_Handler+0x8c>)
   8146e:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81470:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81474:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81478:	d203      	bcs.n	81482 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8147a:	688b      	ldr	r3, [r1, #8]
   8147c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81480:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81482:	4b09      	ldr	r3, [pc, #36]	; (814a8 <Reset_Handler+0x90>)
   81484:	4798      	blx	r3

	/* Branch to main function */
	main();
   81486:	4b09      	ldr	r3, [pc, #36]	; (814ac <Reset_Handler+0x94>)
   81488:	4798      	blx	r3
   8148a:	e7fe      	b.n	8148a <Reset_Handler+0x72>
   8148c:	20070000 	.word	0x20070000
   81490:	0008480c 	.word	0x0008480c
   81494:	20070ae0 	.word	0x20070ae0
   81498:	20070cd4 	.word	0x20070cd4
   8149c:	20070ae0 	.word	0x20070ae0
   814a0:	00080000 	.word	0x00080000
   814a4:	e000ed00 	.word	0xe000ed00
   814a8:	00081661 	.word	0x00081661
   814ac:	00081619 	.word	0x00081619

000814b0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   814b0:	4b3d      	ldr	r3, [pc, #244]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   814b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   814b4:	f003 0303 	and.w	r3, r3, #3
   814b8:	2b03      	cmp	r3, #3
   814ba:	d80e      	bhi.n	814da <SystemCoreClockUpdate+0x2a>
   814bc:	e8df f003 	tbb	[pc, r3]
   814c0:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   814c4:	4b39      	ldr	r3, [pc, #228]	; (815ac <SystemCoreClockUpdate+0xfc>)
   814c6:	695b      	ldr	r3, [r3, #20]
   814c8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   814cc:	bf14      	ite	ne
   814ce:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   814d2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   814d6:	4b36      	ldr	r3, [pc, #216]	; (815b0 <SystemCoreClockUpdate+0x100>)
   814d8:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   814da:	4b33      	ldr	r3, [pc, #204]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   814dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   814de:	f003 0370 	and.w	r3, r3, #112	; 0x70
   814e2:	2b70      	cmp	r3, #112	; 0x70
   814e4:	d057      	beq.n	81596 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   814e6:	4b30      	ldr	r3, [pc, #192]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   814e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   814ea:	4931      	ldr	r1, [pc, #196]	; (815b0 <SystemCoreClockUpdate+0x100>)
   814ec:	f3c2 1202 	ubfx	r2, r2, #4, #3
   814f0:	680b      	ldr	r3, [r1, #0]
   814f2:	40d3      	lsrs	r3, r2
   814f4:	600b      	str	r3, [r1, #0]
   814f6:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   814f8:	4b2b      	ldr	r3, [pc, #172]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   814fa:	6a1b      	ldr	r3, [r3, #32]
   814fc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81500:	d003      	beq.n	8150a <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81502:	4a2c      	ldr	r2, [pc, #176]	; (815b4 <SystemCoreClockUpdate+0x104>)
   81504:	4b2a      	ldr	r3, [pc, #168]	; (815b0 <SystemCoreClockUpdate+0x100>)
   81506:	601a      	str	r2, [r3, #0]
   81508:	e7e7      	b.n	814da <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8150a:	4a2b      	ldr	r2, [pc, #172]	; (815b8 <SystemCoreClockUpdate+0x108>)
   8150c:	4b28      	ldr	r3, [pc, #160]	; (815b0 <SystemCoreClockUpdate+0x100>)
   8150e:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81510:	4b25      	ldr	r3, [pc, #148]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   81512:	6a1b      	ldr	r3, [r3, #32]
   81514:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81518:	2b10      	cmp	r3, #16
   8151a:	d005      	beq.n	81528 <SystemCoreClockUpdate+0x78>
   8151c:	2b20      	cmp	r3, #32
   8151e:	d1dc      	bne.n	814da <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   81520:	4a24      	ldr	r2, [pc, #144]	; (815b4 <SystemCoreClockUpdate+0x104>)
   81522:	4b23      	ldr	r3, [pc, #140]	; (815b0 <SystemCoreClockUpdate+0x100>)
   81524:	601a      	str	r2, [r3, #0]
				break;
   81526:	e7d8      	b.n	814da <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   81528:	4a24      	ldr	r2, [pc, #144]	; (815bc <SystemCoreClockUpdate+0x10c>)
   8152a:	4b21      	ldr	r3, [pc, #132]	; (815b0 <SystemCoreClockUpdate+0x100>)
   8152c:	601a      	str	r2, [r3, #0]
				break;
   8152e:	e7d4      	b.n	814da <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81530:	4b1d      	ldr	r3, [pc, #116]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   81532:	6a1b      	ldr	r3, [r3, #32]
   81534:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81538:	d00c      	beq.n	81554 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8153a:	4a1e      	ldr	r2, [pc, #120]	; (815b4 <SystemCoreClockUpdate+0x104>)
   8153c:	4b1c      	ldr	r3, [pc, #112]	; (815b0 <SystemCoreClockUpdate+0x100>)
   8153e:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81540:	4b19      	ldr	r3, [pc, #100]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   81542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81544:	f003 0303 	and.w	r3, r3, #3
   81548:	2b02      	cmp	r3, #2
   8154a:	d016      	beq.n	8157a <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8154c:	4a1c      	ldr	r2, [pc, #112]	; (815c0 <SystemCoreClockUpdate+0x110>)
   8154e:	4b18      	ldr	r3, [pc, #96]	; (815b0 <SystemCoreClockUpdate+0x100>)
   81550:	601a      	str	r2, [r3, #0]
   81552:	e7c2      	b.n	814da <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81554:	4a18      	ldr	r2, [pc, #96]	; (815b8 <SystemCoreClockUpdate+0x108>)
   81556:	4b16      	ldr	r3, [pc, #88]	; (815b0 <SystemCoreClockUpdate+0x100>)
   81558:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8155a:	4b13      	ldr	r3, [pc, #76]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   8155c:	6a1b      	ldr	r3, [r3, #32]
   8155e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81562:	2b10      	cmp	r3, #16
   81564:	d005      	beq.n	81572 <SystemCoreClockUpdate+0xc2>
   81566:	2b20      	cmp	r3, #32
   81568:	d1ea      	bne.n	81540 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   8156a:	4a12      	ldr	r2, [pc, #72]	; (815b4 <SystemCoreClockUpdate+0x104>)
   8156c:	4b10      	ldr	r3, [pc, #64]	; (815b0 <SystemCoreClockUpdate+0x100>)
   8156e:	601a      	str	r2, [r3, #0]
				break;
   81570:	e7e6      	b.n	81540 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   81572:	4a12      	ldr	r2, [pc, #72]	; (815bc <SystemCoreClockUpdate+0x10c>)
   81574:	4b0e      	ldr	r3, [pc, #56]	; (815b0 <SystemCoreClockUpdate+0x100>)
   81576:	601a      	str	r2, [r3, #0]
				break;
   81578:	e7e2      	b.n	81540 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8157a:	4a0b      	ldr	r2, [pc, #44]	; (815a8 <SystemCoreClockUpdate+0xf8>)
   8157c:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8157e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   81580:	480b      	ldr	r0, [pc, #44]	; (815b0 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81582:	f3c1 410a 	ubfx	r1, r1, #16, #11
   81586:	6803      	ldr	r3, [r0, #0]
   81588:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8158c:	b2d2      	uxtb	r2, r2
   8158e:	fbb3 f3f2 	udiv	r3, r3, r2
   81592:	6003      	str	r3, [r0, #0]
   81594:	e7a1      	b.n	814da <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   81596:	4a06      	ldr	r2, [pc, #24]	; (815b0 <SystemCoreClockUpdate+0x100>)
   81598:	6813      	ldr	r3, [r2, #0]
   8159a:	490a      	ldr	r1, [pc, #40]	; (815c4 <SystemCoreClockUpdate+0x114>)
   8159c:	fba1 1303 	umull	r1, r3, r1, r3
   815a0:	085b      	lsrs	r3, r3, #1
   815a2:	6013      	str	r3, [r2, #0]
   815a4:	4770      	bx	lr
   815a6:	bf00      	nop
   815a8:	400e0600 	.word	0x400e0600
   815ac:	400e1a10 	.word	0x400e1a10
   815b0:	20070130 	.word	0x20070130
   815b4:	00b71b00 	.word	0x00b71b00
   815b8:	003d0900 	.word	0x003d0900
   815bc:	007a1200 	.word	0x007a1200
   815c0:	0e4e1c00 	.word	0x0e4e1c00
   815c4:	aaaaaaab 	.word	0xaaaaaaab

000815c8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   815c8:	4b0a      	ldr	r3, [pc, #40]	; (815f4 <_sbrk+0x2c>)
   815ca:	681b      	ldr	r3, [r3, #0]
   815cc:	b153      	cbz	r3, 815e4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   815ce:	4b09      	ldr	r3, [pc, #36]	; (815f4 <_sbrk+0x2c>)
   815d0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   815d2:	181a      	adds	r2, r3, r0
   815d4:	4908      	ldr	r1, [pc, #32]	; (815f8 <_sbrk+0x30>)
   815d6:	4291      	cmp	r1, r2
   815d8:	db08      	blt.n	815ec <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   815da:	4610      	mov	r0, r2
   815dc:	4a05      	ldr	r2, [pc, #20]	; (815f4 <_sbrk+0x2c>)
   815de:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   815e0:	4618      	mov	r0, r3
   815e2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   815e4:	4a05      	ldr	r2, [pc, #20]	; (815fc <_sbrk+0x34>)
   815e6:	4b03      	ldr	r3, [pc, #12]	; (815f4 <_sbrk+0x2c>)
   815e8:	601a      	str	r2, [r3, #0]
   815ea:	e7f0      	b.n	815ce <_sbrk+0x6>
		return (caddr_t) -1;	
   815ec:	f04f 30ff 	mov.w	r0, #4294967295
}
   815f0:	4770      	bx	lr
   815f2:	bf00      	nop
   815f4:	20070bfc 	.word	0x20070bfc
   815f8:	20087ffc 	.word	0x20087ffc
   815fc:	20072cd8 	.word	0x20072cd8

00081600 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81600:	f04f 30ff 	mov.w	r0, #4294967295
   81604:	4770      	bx	lr

00081606 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81606:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8160a:	604b      	str	r3, [r1, #4]

	return 0;
}
   8160c:	2000      	movs	r0, #0
   8160e:	4770      	bx	lr

00081610 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81610:	2001      	movs	r0, #1
   81612:	4770      	bx	lr

00081614 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81614:	2000      	movs	r0, #0
   81616:	4770      	bx	lr

00081618 <main>:

Next version (1.4) will test if we can implement PWM to control the signal to the motorcontrollers. Clear?[] 

*/
int main (void)
{
   81618:	b510      	push	{r4, lr}

	misc_init(); //pin 2 out, pin5&7 in
   8161a:	4b0c      	ldr	r3, [pc, #48]	; (8164c <main+0x34>)
   8161c:	4798      	blx	r3
	console_init();
   8161e:	4b0c      	ldr	r3, [pc, #48]	; (81650 <main+0x38>)
   81620:	4798      	blx	r3
	//interrupt_init();	//	pin 7 and 8 as interrupt pins	
	encoder_init(); //also initialises pin 5 (left encoder) & 7 (right encoder) as interrupt pins
   81622:	4b0c      	ldr	r3, [pc, #48]	; (81654 <main+0x3c>)
   81624:	4798      	blx	r3
	//delay_us(3000000);
	//controlCenter(50);
	//delay_init();
	
	//rotate(180);
	drive(10,10,1,1);
   81626:	2301      	movs	r3, #1
   81628:	461a      	mov	r2, r3
   8162a:	210a      	movs	r1, #10
   8162c:	4608      	mov	r0, r1
   8162e:	4c0a      	ldr	r4, [pc, #40]	; (81658 <main+0x40>)
   81630:	47a0      	blx	r4
	if(!waitForXPulsesRL(1,1)) {
   81632:	2101      	movs	r1, #1
   81634:	4608      	mov	r0, r1
   81636:	4b09      	ldr	r3, [pc, #36]	; (8165c <main+0x44>)
   81638:	4798      	blx	r3
   8163a:	b108      	cbz	r0, 81640 <main+0x28>
		drive(0,0,1,1);
	}
	
   8163c:	2000      	movs	r0, #0
   8163e:	bd10      	pop	{r4, pc}
		drive(0,0,1,1);
   81640:	2301      	movs	r3, #1
   81642:	461a      	mov	r2, r3
   81644:	2100      	movs	r1, #0
   81646:	4608      	mov	r0, r1
   81648:	47a0      	blx	r4
   8164a:	e7f7      	b.n	8163c <main+0x24>
   8164c:	00080ad9 	.word	0x00080ad9
   81650:	00080b49 	.word	0x00080b49
   81654:	000804f1 	.word	0x000804f1
   81658:	00080825 	.word	0x00080825
   8165c:	000806a5 	.word	0x000806a5

00081660 <__libc_init_array>:
   81660:	b570      	push	{r4, r5, r6, lr}
   81662:	4e0f      	ldr	r6, [pc, #60]	; (816a0 <__libc_init_array+0x40>)
   81664:	4d0f      	ldr	r5, [pc, #60]	; (816a4 <__libc_init_array+0x44>)
   81666:	1b76      	subs	r6, r6, r5
   81668:	10b6      	asrs	r6, r6, #2
   8166a:	bf18      	it	ne
   8166c:	2400      	movne	r4, #0
   8166e:	d005      	beq.n	8167c <__libc_init_array+0x1c>
   81670:	3401      	adds	r4, #1
   81672:	f855 3b04 	ldr.w	r3, [r5], #4
   81676:	4798      	blx	r3
   81678:	42a6      	cmp	r6, r4
   8167a:	d1f9      	bne.n	81670 <__libc_init_array+0x10>
   8167c:	4e0a      	ldr	r6, [pc, #40]	; (816a8 <__libc_init_array+0x48>)
   8167e:	4d0b      	ldr	r5, [pc, #44]	; (816ac <__libc_init_array+0x4c>)
   81680:	f003 f8ae 	bl	847e0 <_init>
   81684:	1b76      	subs	r6, r6, r5
   81686:	10b6      	asrs	r6, r6, #2
   81688:	bf18      	it	ne
   8168a:	2400      	movne	r4, #0
   8168c:	d006      	beq.n	8169c <__libc_init_array+0x3c>
   8168e:	3401      	adds	r4, #1
   81690:	f855 3b04 	ldr.w	r3, [r5], #4
   81694:	4798      	blx	r3
   81696:	42a6      	cmp	r6, r4
   81698:	d1f9      	bne.n	8168e <__libc_init_array+0x2e>
   8169a:	bd70      	pop	{r4, r5, r6, pc}
   8169c:	bd70      	pop	{r4, r5, r6, pc}
   8169e:	bf00      	nop
   816a0:	000847ec 	.word	0x000847ec
   816a4:	000847ec 	.word	0x000847ec
   816a8:	000847f4 	.word	0x000847f4
   816ac:	000847ec 	.word	0x000847ec

000816b0 <iprintf>:
   816b0:	b40f      	push	{r0, r1, r2, r3}
   816b2:	b510      	push	{r4, lr}
   816b4:	4b07      	ldr	r3, [pc, #28]	; (816d4 <iprintf+0x24>)
   816b6:	b082      	sub	sp, #8
   816b8:	ac04      	add	r4, sp, #16
   816ba:	f854 2b04 	ldr.w	r2, [r4], #4
   816be:	6818      	ldr	r0, [r3, #0]
   816c0:	4623      	mov	r3, r4
   816c2:	6881      	ldr	r1, [r0, #8]
   816c4:	9401      	str	r4, [sp, #4]
   816c6:	f000 fa09 	bl	81adc <_vfiprintf_r>
   816ca:	b002      	add	sp, #8
   816cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   816d0:	b004      	add	sp, #16
   816d2:	4770      	bx	lr
   816d4:	20070134 	.word	0x20070134

000816d8 <memcpy>:
   816d8:	4684      	mov	ip, r0
   816da:	ea41 0300 	orr.w	r3, r1, r0
   816de:	f013 0303 	ands.w	r3, r3, #3
   816e2:	d149      	bne.n	81778 <memcpy+0xa0>
   816e4:	3a40      	subs	r2, #64	; 0x40
   816e6:	d323      	bcc.n	81730 <memcpy+0x58>
   816e8:	680b      	ldr	r3, [r1, #0]
   816ea:	6003      	str	r3, [r0, #0]
   816ec:	684b      	ldr	r3, [r1, #4]
   816ee:	6043      	str	r3, [r0, #4]
   816f0:	688b      	ldr	r3, [r1, #8]
   816f2:	6083      	str	r3, [r0, #8]
   816f4:	68cb      	ldr	r3, [r1, #12]
   816f6:	60c3      	str	r3, [r0, #12]
   816f8:	690b      	ldr	r3, [r1, #16]
   816fa:	6103      	str	r3, [r0, #16]
   816fc:	694b      	ldr	r3, [r1, #20]
   816fe:	6143      	str	r3, [r0, #20]
   81700:	698b      	ldr	r3, [r1, #24]
   81702:	6183      	str	r3, [r0, #24]
   81704:	69cb      	ldr	r3, [r1, #28]
   81706:	61c3      	str	r3, [r0, #28]
   81708:	6a0b      	ldr	r3, [r1, #32]
   8170a:	6203      	str	r3, [r0, #32]
   8170c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8170e:	6243      	str	r3, [r0, #36]	; 0x24
   81710:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   81712:	6283      	str	r3, [r0, #40]	; 0x28
   81714:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   81716:	62c3      	str	r3, [r0, #44]	; 0x2c
   81718:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8171a:	6303      	str	r3, [r0, #48]	; 0x30
   8171c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8171e:	6343      	str	r3, [r0, #52]	; 0x34
   81720:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   81722:	6383      	str	r3, [r0, #56]	; 0x38
   81724:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   81726:	63c3      	str	r3, [r0, #60]	; 0x3c
   81728:	3040      	adds	r0, #64	; 0x40
   8172a:	3140      	adds	r1, #64	; 0x40
   8172c:	3a40      	subs	r2, #64	; 0x40
   8172e:	d2db      	bcs.n	816e8 <memcpy+0x10>
   81730:	3230      	adds	r2, #48	; 0x30
   81732:	d30b      	bcc.n	8174c <memcpy+0x74>
   81734:	680b      	ldr	r3, [r1, #0]
   81736:	6003      	str	r3, [r0, #0]
   81738:	684b      	ldr	r3, [r1, #4]
   8173a:	6043      	str	r3, [r0, #4]
   8173c:	688b      	ldr	r3, [r1, #8]
   8173e:	6083      	str	r3, [r0, #8]
   81740:	68cb      	ldr	r3, [r1, #12]
   81742:	60c3      	str	r3, [r0, #12]
   81744:	3010      	adds	r0, #16
   81746:	3110      	adds	r1, #16
   81748:	3a10      	subs	r2, #16
   8174a:	d2f3      	bcs.n	81734 <memcpy+0x5c>
   8174c:	320c      	adds	r2, #12
   8174e:	d305      	bcc.n	8175c <memcpy+0x84>
   81750:	f851 3b04 	ldr.w	r3, [r1], #4
   81754:	f840 3b04 	str.w	r3, [r0], #4
   81758:	3a04      	subs	r2, #4
   8175a:	d2f9      	bcs.n	81750 <memcpy+0x78>
   8175c:	3204      	adds	r2, #4
   8175e:	d008      	beq.n	81772 <memcpy+0x9a>
   81760:	07d2      	lsls	r2, r2, #31
   81762:	bf1c      	itt	ne
   81764:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81768:	f800 3b01 	strbne.w	r3, [r0], #1
   8176c:	d301      	bcc.n	81772 <memcpy+0x9a>
   8176e:	880b      	ldrh	r3, [r1, #0]
   81770:	8003      	strh	r3, [r0, #0]
   81772:	4660      	mov	r0, ip
   81774:	4770      	bx	lr
   81776:	bf00      	nop
   81778:	2a08      	cmp	r2, #8
   8177a:	d313      	bcc.n	817a4 <memcpy+0xcc>
   8177c:	078b      	lsls	r3, r1, #30
   8177e:	d0b1      	beq.n	816e4 <memcpy+0xc>
   81780:	f010 0303 	ands.w	r3, r0, #3
   81784:	d0ae      	beq.n	816e4 <memcpy+0xc>
   81786:	f1c3 0304 	rsb	r3, r3, #4
   8178a:	1ad2      	subs	r2, r2, r3
   8178c:	07db      	lsls	r3, r3, #31
   8178e:	bf1c      	itt	ne
   81790:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81794:	f800 3b01 	strbne.w	r3, [r0], #1
   81798:	d3a4      	bcc.n	816e4 <memcpy+0xc>
   8179a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8179e:	f820 3b02 	strh.w	r3, [r0], #2
   817a2:	e79f      	b.n	816e4 <memcpy+0xc>
   817a4:	3a04      	subs	r2, #4
   817a6:	d3d9      	bcc.n	8175c <memcpy+0x84>
   817a8:	3a01      	subs	r2, #1
   817aa:	f811 3b01 	ldrb.w	r3, [r1], #1
   817ae:	f800 3b01 	strb.w	r3, [r0], #1
   817b2:	d2f9      	bcs.n	817a8 <memcpy+0xd0>
   817b4:	780b      	ldrb	r3, [r1, #0]
   817b6:	7003      	strb	r3, [r0, #0]
   817b8:	784b      	ldrb	r3, [r1, #1]
   817ba:	7043      	strb	r3, [r0, #1]
   817bc:	788b      	ldrb	r3, [r1, #2]
   817be:	7083      	strb	r3, [r0, #2]
   817c0:	4660      	mov	r0, ip
   817c2:	4770      	bx	lr

000817c4 <memset>:
   817c4:	b470      	push	{r4, r5, r6}
   817c6:	0786      	lsls	r6, r0, #30
   817c8:	d046      	beq.n	81858 <memset+0x94>
   817ca:	1e54      	subs	r4, r2, #1
   817cc:	2a00      	cmp	r2, #0
   817ce:	d041      	beq.n	81854 <memset+0x90>
   817d0:	b2ca      	uxtb	r2, r1
   817d2:	4603      	mov	r3, r0
   817d4:	e002      	b.n	817dc <memset+0x18>
   817d6:	f114 34ff 	adds.w	r4, r4, #4294967295
   817da:	d33b      	bcc.n	81854 <memset+0x90>
   817dc:	f803 2b01 	strb.w	r2, [r3], #1
   817e0:	079d      	lsls	r5, r3, #30
   817e2:	d1f8      	bne.n	817d6 <memset+0x12>
   817e4:	2c03      	cmp	r4, #3
   817e6:	d92e      	bls.n	81846 <memset+0x82>
   817e8:	b2cd      	uxtb	r5, r1
   817ea:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   817ee:	2c0f      	cmp	r4, #15
   817f0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   817f4:	d919      	bls.n	8182a <memset+0x66>
   817f6:	4626      	mov	r6, r4
   817f8:	f103 0210 	add.w	r2, r3, #16
   817fc:	3e10      	subs	r6, #16
   817fe:	2e0f      	cmp	r6, #15
   81800:	f842 5c10 	str.w	r5, [r2, #-16]
   81804:	f842 5c0c 	str.w	r5, [r2, #-12]
   81808:	f842 5c08 	str.w	r5, [r2, #-8]
   8180c:	f842 5c04 	str.w	r5, [r2, #-4]
   81810:	f102 0210 	add.w	r2, r2, #16
   81814:	d8f2      	bhi.n	817fc <memset+0x38>
   81816:	f1a4 0210 	sub.w	r2, r4, #16
   8181a:	f022 020f 	bic.w	r2, r2, #15
   8181e:	f004 040f 	and.w	r4, r4, #15
   81822:	3210      	adds	r2, #16
   81824:	2c03      	cmp	r4, #3
   81826:	4413      	add	r3, r2
   81828:	d90d      	bls.n	81846 <memset+0x82>
   8182a:	461e      	mov	r6, r3
   8182c:	4622      	mov	r2, r4
   8182e:	3a04      	subs	r2, #4
   81830:	2a03      	cmp	r2, #3
   81832:	f846 5b04 	str.w	r5, [r6], #4
   81836:	d8fa      	bhi.n	8182e <memset+0x6a>
   81838:	1f22      	subs	r2, r4, #4
   8183a:	f022 0203 	bic.w	r2, r2, #3
   8183e:	3204      	adds	r2, #4
   81840:	4413      	add	r3, r2
   81842:	f004 0403 	and.w	r4, r4, #3
   81846:	b12c      	cbz	r4, 81854 <memset+0x90>
   81848:	b2c9      	uxtb	r1, r1
   8184a:	441c      	add	r4, r3
   8184c:	f803 1b01 	strb.w	r1, [r3], #1
   81850:	429c      	cmp	r4, r3
   81852:	d1fb      	bne.n	8184c <memset+0x88>
   81854:	bc70      	pop	{r4, r5, r6}
   81856:	4770      	bx	lr
   81858:	4614      	mov	r4, r2
   8185a:	4603      	mov	r3, r0
   8185c:	e7c2      	b.n	817e4 <memset+0x20>
   8185e:	bf00      	nop

00081860 <setbuf>:
   81860:	2900      	cmp	r1, #0
   81862:	bf0c      	ite	eq
   81864:	2202      	moveq	r2, #2
   81866:	2200      	movne	r2, #0
   81868:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8186c:	f000 b800 	b.w	81870 <setvbuf>

00081870 <setvbuf>:
   81870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81874:	4d61      	ldr	r5, [pc, #388]	; (819fc <setvbuf+0x18c>)
   81876:	b083      	sub	sp, #12
   81878:	682d      	ldr	r5, [r5, #0]
   8187a:	4604      	mov	r4, r0
   8187c:	460f      	mov	r7, r1
   8187e:	4690      	mov	r8, r2
   81880:	461e      	mov	r6, r3
   81882:	b115      	cbz	r5, 8188a <setvbuf+0x1a>
   81884:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81886:	2b00      	cmp	r3, #0
   81888:	d064      	beq.n	81954 <setvbuf+0xe4>
   8188a:	f1b8 0f02 	cmp.w	r8, #2
   8188e:	d006      	beq.n	8189e <setvbuf+0x2e>
   81890:	f1b8 0f01 	cmp.w	r8, #1
   81894:	f200 809f 	bhi.w	819d6 <setvbuf+0x166>
   81898:	2e00      	cmp	r6, #0
   8189a:	f2c0 809c 	blt.w	819d6 <setvbuf+0x166>
   8189e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   818a0:	07d8      	lsls	r0, r3, #31
   818a2:	d534      	bpl.n	8190e <setvbuf+0x9e>
   818a4:	4621      	mov	r1, r4
   818a6:	4628      	mov	r0, r5
   818a8:	f001 f8b0 	bl	82a0c <_fflush_r>
   818ac:	6b21      	ldr	r1, [r4, #48]	; 0x30
   818ae:	b141      	cbz	r1, 818c2 <setvbuf+0x52>
   818b0:	f104 0340 	add.w	r3, r4, #64	; 0x40
   818b4:	4299      	cmp	r1, r3
   818b6:	d002      	beq.n	818be <setvbuf+0x4e>
   818b8:	4628      	mov	r0, r5
   818ba:	f001 fa25 	bl	82d08 <_free_r>
   818be:	2300      	movs	r3, #0
   818c0:	6323      	str	r3, [r4, #48]	; 0x30
   818c2:	2200      	movs	r2, #0
   818c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   818c8:	61a2      	str	r2, [r4, #24]
   818ca:	6062      	str	r2, [r4, #4]
   818cc:	061a      	lsls	r2, r3, #24
   818ce:	d43a      	bmi.n	81946 <setvbuf+0xd6>
   818d0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   818d4:	f023 0303 	bic.w	r3, r3, #3
   818d8:	f1b8 0f02 	cmp.w	r8, #2
   818dc:	81a3      	strh	r3, [r4, #12]
   818de:	d01d      	beq.n	8191c <setvbuf+0xac>
   818e0:	ab01      	add	r3, sp, #4
   818e2:	466a      	mov	r2, sp
   818e4:	4621      	mov	r1, r4
   818e6:	4628      	mov	r0, r5
   818e8:	f001 fcac 	bl	83244 <__swhatbuf_r>
   818ec:	89a3      	ldrh	r3, [r4, #12]
   818ee:	4318      	orrs	r0, r3
   818f0:	81a0      	strh	r0, [r4, #12]
   818f2:	2e00      	cmp	r6, #0
   818f4:	d132      	bne.n	8195c <setvbuf+0xec>
   818f6:	9e00      	ldr	r6, [sp, #0]
   818f8:	4630      	mov	r0, r6
   818fa:	f001 fd1b 	bl	83334 <malloc>
   818fe:	4607      	mov	r7, r0
   81900:	2800      	cmp	r0, #0
   81902:	d06b      	beq.n	819dc <setvbuf+0x16c>
   81904:	89a3      	ldrh	r3, [r4, #12]
   81906:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8190a:	81a3      	strh	r3, [r4, #12]
   8190c:	e028      	b.n	81960 <setvbuf+0xf0>
   8190e:	89a3      	ldrh	r3, [r4, #12]
   81910:	0599      	lsls	r1, r3, #22
   81912:	d4c7      	bmi.n	818a4 <setvbuf+0x34>
   81914:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81916:	f001 fc91 	bl	8323c <__retarget_lock_acquire_recursive>
   8191a:	e7c3      	b.n	818a4 <setvbuf+0x34>
   8191c:	2500      	movs	r5, #0
   8191e:	2600      	movs	r6, #0
   81920:	2001      	movs	r0, #1
   81922:	6e61      	ldr	r1, [r4, #100]	; 0x64
   81924:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81928:	f043 0302 	orr.w	r3, r3, #2
   8192c:	60a6      	str	r6, [r4, #8]
   8192e:	07ce      	lsls	r6, r1, #31
   81930:	81a3      	strh	r3, [r4, #12]
   81932:	6160      	str	r0, [r4, #20]
   81934:	6022      	str	r2, [r4, #0]
   81936:	6122      	str	r2, [r4, #16]
   81938:	d401      	bmi.n	8193e <setvbuf+0xce>
   8193a:	0598      	lsls	r0, r3, #22
   8193c:	d53e      	bpl.n	819bc <setvbuf+0x14c>
   8193e:	4628      	mov	r0, r5
   81940:	b003      	add	sp, #12
   81942:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81946:	6921      	ldr	r1, [r4, #16]
   81948:	4628      	mov	r0, r5
   8194a:	f001 f9dd 	bl	82d08 <_free_r>
   8194e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81952:	e7bd      	b.n	818d0 <setvbuf+0x60>
   81954:	4628      	mov	r0, r5
   81956:	f001 f8b1 	bl	82abc <__sinit>
   8195a:	e796      	b.n	8188a <setvbuf+0x1a>
   8195c:	2f00      	cmp	r7, #0
   8195e:	d0cb      	beq.n	818f8 <setvbuf+0x88>
   81960:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81962:	2b00      	cmp	r3, #0
   81964:	d033      	beq.n	819ce <setvbuf+0x15e>
   81966:	9b00      	ldr	r3, [sp, #0]
   81968:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8196c:	429e      	cmp	r6, r3
   8196e:	bf1c      	itt	ne
   81970:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   81974:	81a2      	strhne	r2, [r4, #12]
   81976:	f1b8 0f01 	cmp.w	r8, #1
   8197a:	bf04      	itt	eq
   8197c:	f042 0201 	orreq.w	r2, r2, #1
   81980:	81a2      	strheq	r2, [r4, #12]
   81982:	b292      	uxth	r2, r2
   81984:	f012 0308 	ands.w	r3, r2, #8
   81988:	6027      	str	r7, [r4, #0]
   8198a:	6127      	str	r7, [r4, #16]
   8198c:	6166      	str	r6, [r4, #20]
   8198e:	d00e      	beq.n	819ae <setvbuf+0x13e>
   81990:	07d1      	lsls	r1, r2, #31
   81992:	d51a      	bpl.n	819ca <setvbuf+0x15a>
   81994:	2300      	movs	r3, #0
   81996:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81998:	4276      	negs	r6, r6
   8199a:	f015 0501 	ands.w	r5, r5, #1
   8199e:	61a6      	str	r6, [r4, #24]
   819a0:	60a3      	str	r3, [r4, #8]
   819a2:	d009      	beq.n	819b8 <setvbuf+0x148>
   819a4:	2500      	movs	r5, #0
   819a6:	4628      	mov	r0, r5
   819a8:	b003      	add	sp, #12
   819aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   819ae:	60a3      	str	r3, [r4, #8]
   819b0:	6e65      	ldr	r5, [r4, #100]	; 0x64
   819b2:	f015 0501 	ands.w	r5, r5, #1
   819b6:	d1f5      	bne.n	819a4 <setvbuf+0x134>
   819b8:	0593      	lsls	r3, r2, #22
   819ba:	d4c0      	bmi.n	8193e <setvbuf+0xce>
   819bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   819be:	f001 fc3f 	bl	83240 <__retarget_lock_release_recursive>
   819c2:	4628      	mov	r0, r5
   819c4:	b003      	add	sp, #12
   819c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   819ca:	60a6      	str	r6, [r4, #8]
   819cc:	e7f0      	b.n	819b0 <setvbuf+0x140>
   819ce:	4628      	mov	r0, r5
   819d0:	f001 f874 	bl	82abc <__sinit>
   819d4:	e7c7      	b.n	81966 <setvbuf+0xf6>
   819d6:	f04f 35ff 	mov.w	r5, #4294967295
   819da:	e7b0      	b.n	8193e <setvbuf+0xce>
   819dc:	f8dd 9000 	ldr.w	r9, [sp]
   819e0:	45b1      	cmp	r9, r6
   819e2:	d004      	beq.n	819ee <setvbuf+0x17e>
   819e4:	4648      	mov	r0, r9
   819e6:	f001 fca5 	bl	83334 <malloc>
   819ea:	4607      	mov	r7, r0
   819ec:	b920      	cbnz	r0, 819f8 <setvbuf+0x188>
   819ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   819f2:	f04f 35ff 	mov.w	r5, #4294967295
   819f6:	e792      	b.n	8191e <setvbuf+0xae>
   819f8:	464e      	mov	r6, r9
   819fa:	e783      	b.n	81904 <setvbuf+0x94>
   819fc:	20070134 	.word	0x20070134

00081a00 <strlen>:
   81a00:	f020 0103 	bic.w	r1, r0, #3
   81a04:	f010 0003 	ands.w	r0, r0, #3
   81a08:	f1c0 0000 	rsb	r0, r0, #0
   81a0c:	f851 3b04 	ldr.w	r3, [r1], #4
   81a10:	f100 0c04 	add.w	ip, r0, #4
   81a14:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81a18:	f06f 0200 	mvn.w	r2, #0
   81a1c:	bf1c      	itt	ne
   81a1e:	fa22 f20c 	lsrne.w	r2, r2, ip
   81a22:	4313      	orrne	r3, r2
   81a24:	f04f 0c01 	mov.w	ip, #1
   81a28:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   81a2c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81a30:	eba3 020c 	sub.w	r2, r3, ip
   81a34:	ea22 0203 	bic.w	r2, r2, r3
   81a38:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   81a3c:	bf04      	itt	eq
   81a3e:	f851 3b04 	ldreq.w	r3, [r1], #4
   81a42:	3004      	addeq	r0, #4
   81a44:	d0f4      	beq.n	81a30 <strlen+0x30>
   81a46:	f1c2 0100 	rsb	r1, r2, #0
   81a4a:	ea02 0201 	and.w	r2, r2, r1
   81a4e:	fab2 f282 	clz	r2, r2
   81a52:	f1c2 021f 	rsb	r2, r2, #31
   81a56:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   81a5a:	4770      	bx	lr

00081a5c <__sprint_r.part.0>:
   81a5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a60:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81a62:	4693      	mov	fp, r2
   81a64:	049c      	lsls	r4, r3, #18
   81a66:	d52f      	bpl.n	81ac8 <__sprint_r.part.0+0x6c>
   81a68:	6893      	ldr	r3, [r2, #8]
   81a6a:	6812      	ldr	r2, [r2, #0]
   81a6c:	b353      	cbz	r3, 81ac4 <__sprint_r.part.0+0x68>
   81a6e:	460e      	mov	r6, r1
   81a70:	4607      	mov	r7, r0
   81a72:	f102 0908 	add.w	r9, r2, #8
   81a76:	e919 0420 	ldmdb	r9, {r5, sl}
   81a7a:	ea5f 089a 	movs.w	r8, sl, lsr #2
   81a7e:	d017      	beq.n	81ab0 <__sprint_r.part.0+0x54>
   81a80:	2400      	movs	r4, #0
   81a82:	3d04      	subs	r5, #4
   81a84:	e001      	b.n	81a8a <__sprint_r.part.0+0x2e>
   81a86:	45a0      	cmp	r8, r4
   81a88:	d010      	beq.n	81aac <__sprint_r.part.0+0x50>
   81a8a:	4632      	mov	r2, r6
   81a8c:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81a90:	4638      	mov	r0, r7
   81a92:	f001 f8b5 	bl	82c00 <_fputwc_r>
   81a96:	1c43      	adds	r3, r0, #1
   81a98:	f104 0401 	add.w	r4, r4, #1
   81a9c:	d1f3      	bne.n	81a86 <__sprint_r.part.0+0x2a>
   81a9e:	2300      	movs	r3, #0
   81aa0:	f8cb 3008 	str.w	r3, [fp, #8]
   81aa4:	f8cb 3004 	str.w	r3, [fp, #4]
   81aa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81aac:	f8db 3008 	ldr.w	r3, [fp, #8]
   81ab0:	f02a 0a03 	bic.w	sl, sl, #3
   81ab4:	eba3 030a 	sub.w	r3, r3, sl
   81ab8:	f8cb 3008 	str.w	r3, [fp, #8]
   81abc:	f109 0908 	add.w	r9, r9, #8
   81ac0:	2b00      	cmp	r3, #0
   81ac2:	d1d8      	bne.n	81a76 <__sprint_r.part.0+0x1a>
   81ac4:	2000      	movs	r0, #0
   81ac6:	e7ea      	b.n	81a9e <__sprint_r.part.0+0x42>
   81ac8:	f001 fa04 	bl	82ed4 <__sfvwrite_r>
   81acc:	2300      	movs	r3, #0
   81ace:	f8cb 3008 	str.w	r3, [fp, #8]
   81ad2:	f8cb 3004 	str.w	r3, [fp, #4]
   81ad6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ada:	bf00      	nop

00081adc <_vfiprintf_r>:
   81adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81ae0:	b0ad      	sub	sp, #180	; 0xb4
   81ae2:	461d      	mov	r5, r3
   81ae4:	468b      	mov	fp, r1
   81ae6:	4690      	mov	r8, r2
   81ae8:	9307      	str	r3, [sp, #28]
   81aea:	9006      	str	r0, [sp, #24]
   81aec:	b118      	cbz	r0, 81af6 <_vfiprintf_r+0x1a>
   81aee:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81af0:	2b00      	cmp	r3, #0
   81af2:	f000 80f3 	beq.w	81cdc <_vfiprintf_r+0x200>
   81af6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81afa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81afe:	07df      	lsls	r7, r3, #31
   81b00:	b281      	uxth	r1, r0
   81b02:	d402      	bmi.n	81b0a <_vfiprintf_r+0x2e>
   81b04:	058e      	lsls	r6, r1, #22
   81b06:	f140 80fc 	bpl.w	81d02 <_vfiprintf_r+0x226>
   81b0a:	048c      	lsls	r4, r1, #18
   81b0c:	d40a      	bmi.n	81b24 <_vfiprintf_r+0x48>
   81b0e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81b12:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   81b16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81b1a:	f8ab 100c 	strh.w	r1, [fp, #12]
   81b1e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   81b22:	b289      	uxth	r1, r1
   81b24:	0708      	lsls	r0, r1, #28
   81b26:	f140 80b3 	bpl.w	81c90 <_vfiprintf_r+0x1b4>
   81b2a:	f8db 3010 	ldr.w	r3, [fp, #16]
   81b2e:	2b00      	cmp	r3, #0
   81b30:	f000 80ae 	beq.w	81c90 <_vfiprintf_r+0x1b4>
   81b34:	f001 031a 	and.w	r3, r1, #26
   81b38:	2b0a      	cmp	r3, #10
   81b3a:	f000 80b5 	beq.w	81ca8 <_vfiprintf_r+0x1cc>
   81b3e:	2300      	movs	r3, #0
   81b40:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   81b44:	46d1      	mov	r9, sl
   81b46:	930b      	str	r3, [sp, #44]	; 0x2c
   81b48:	9303      	str	r3, [sp, #12]
   81b4a:	9311      	str	r3, [sp, #68]	; 0x44
   81b4c:	9310      	str	r3, [sp, #64]	; 0x40
   81b4e:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   81b52:	f8cd b010 	str.w	fp, [sp, #16]
   81b56:	f898 3000 	ldrb.w	r3, [r8]
   81b5a:	4644      	mov	r4, r8
   81b5c:	b1fb      	cbz	r3, 81b9e <_vfiprintf_r+0xc2>
   81b5e:	2b25      	cmp	r3, #37	; 0x25
   81b60:	d102      	bne.n	81b68 <_vfiprintf_r+0x8c>
   81b62:	e01c      	b.n	81b9e <_vfiprintf_r+0xc2>
   81b64:	2b25      	cmp	r3, #37	; 0x25
   81b66:	d003      	beq.n	81b70 <_vfiprintf_r+0x94>
   81b68:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   81b6c:	2b00      	cmp	r3, #0
   81b6e:	d1f9      	bne.n	81b64 <_vfiprintf_r+0x88>
   81b70:	eba4 0508 	sub.w	r5, r4, r8
   81b74:	b19d      	cbz	r5, 81b9e <_vfiprintf_r+0xc2>
   81b76:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81b78:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81b7a:	3301      	adds	r3, #1
   81b7c:	442a      	add	r2, r5
   81b7e:	2b07      	cmp	r3, #7
   81b80:	f8c9 8000 	str.w	r8, [r9]
   81b84:	f8c9 5004 	str.w	r5, [r9, #4]
   81b88:	9211      	str	r2, [sp, #68]	; 0x44
   81b8a:	9310      	str	r3, [sp, #64]	; 0x40
   81b8c:	dd7a      	ble.n	81c84 <_vfiprintf_r+0x1a8>
   81b8e:	2a00      	cmp	r2, #0
   81b90:	f040 84b5 	bne.w	824fe <_vfiprintf_r+0xa22>
   81b94:	46d1      	mov	r9, sl
   81b96:	9b03      	ldr	r3, [sp, #12]
   81b98:	9210      	str	r2, [sp, #64]	; 0x40
   81b9a:	442b      	add	r3, r5
   81b9c:	9303      	str	r3, [sp, #12]
   81b9e:	7823      	ldrb	r3, [r4, #0]
   81ba0:	2b00      	cmp	r3, #0
   81ba2:	f000 83e5 	beq.w	82370 <_vfiprintf_r+0x894>
   81ba6:	2000      	movs	r0, #0
   81ba8:	f04f 0300 	mov.w	r3, #0
   81bac:	f104 0801 	add.w	r8, r4, #1
   81bb0:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   81bb4:	7862      	ldrb	r2, [r4, #1]
   81bb6:	4606      	mov	r6, r0
   81bb8:	4605      	mov	r5, r0
   81bba:	4603      	mov	r3, r0
   81bbc:	f04f 34ff 	mov.w	r4, #4294967295
   81bc0:	f108 0801 	add.w	r8, r8, #1
   81bc4:	f1a2 0120 	sub.w	r1, r2, #32
   81bc8:	2958      	cmp	r1, #88	; 0x58
   81bca:	f200 82d9 	bhi.w	82180 <_vfiprintf_r+0x6a4>
   81bce:	e8df f011 	tbh	[pc, r1, lsl #1]
   81bd2:	0228      	.short	0x0228
   81bd4:	02d702d7 	.word	0x02d702d7
   81bd8:	02d70230 	.word	0x02d70230
   81bdc:	02d702d7 	.word	0x02d702d7
   81be0:	02d702d7 	.word	0x02d702d7
   81be4:	00a002d7 	.word	0x00a002d7
   81be8:	02d70288 	.word	0x02d70288
   81bec:	02b800a8 	.word	0x02b800a8
   81bf0:	01a602d7 	.word	0x01a602d7
   81bf4:	01ab01ab 	.word	0x01ab01ab
   81bf8:	01ab01ab 	.word	0x01ab01ab
   81bfc:	01ab01ab 	.word	0x01ab01ab
   81c00:	01ab01ab 	.word	0x01ab01ab
   81c04:	02d701ab 	.word	0x02d701ab
   81c08:	02d702d7 	.word	0x02d702d7
   81c0c:	02d702d7 	.word	0x02d702d7
   81c10:	02d702d7 	.word	0x02d702d7
   81c14:	02d702d7 	.word	0x02d702d7
   81c18:	01b902d7 	.word	0x01b902d7
   81c1c:	02d702d7 	.word	0x02d702d7
   81c20:	02d702d7 	.word	0x02d702d7
   81c24:	02d702d7 	.word	0x02d702d7
   81c28:	02d702d7 	.word	0x02d702d7
   81c2c:	02d702d7 	.word	0x02d702d7
   81c30:	02d7019e 	.word	0x02d7019e
   81c34:	02d702d7 	.word	0x02d702d7
   81c38:	02d702d7 	.word	0x02d702d7
   81c3c:	02d701a2 	.word	0x02d701a2
   81c40:	025a02d7 	.word	0x025a02d7
   81c44:	02d702d7 	.word	0x02d702d7
   81c48:	02d702d7 	.word	0x02d702d7
   81c4c:	02d702d7 	.word	0x02d702d7
   81c50:	02d702d7 	.word	0x02d702d7
   81c54:	02d702d7 	.word	0x02d702d7
   81c58:	02220261 	.word	0x02220261
   81c5c:	02d702d7 	.word	0x02d702d7
   81c60:	027602d7 	.word	0x027602d7
   81c64:	02d70222 	.word	0x02d70222
   81c68:	027b02d7 	.word	0x027b02d7
   81c6c:	01fc02d7 	.word	0x01fc02d7
   81c70:	02100189 	.word	0x02100189
   81c74:	02d702d2 	.word	0x02d702d2
   81c78:	02d70295 	.word	0x02d70295
   81c7c:	02d700ad 	.word	0x02d700ad
   81c80:	023502d7 	.word	0x023502d7
   81c84:	f109 0908 	add.w	r9, r9, #8
   81c88:	9b03      	ldr	r3, [sp, #12]
   81c8a:	442b      	add	r3, r5
   81c8c:	9303      	str	r3, [sp, #12]
   81c8e:	e786      	b.n	81b9e <_vfiprintf_r+0xc2>
   81c90:	4659      	mov	r1, fp
   81c92:	9806      	ldr	r0, [sp, #24]
   81c94:	f000 fdaa 	bl	827ec <__swsetup_r>
   81c98:	bb18      	cbnz	r0, 81ce2 <_vfiprintf_r+0x206>
   81c9a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   81c9e:	f001 031a 	and.w	r3, r1, #26
   81ca2:	2b0a      	cmp	r3, #10
   81ca4:	f47f af4b 	bne.w	81b3e <_vfiprintf_r+0x62>
   81ca8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81cac:	2b00      	cmp	r3, #0
   81cae:	f6ff af46 	blt.w	81b3e <_vfiprintf_r+0x62>
   81cb2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81cb6:	07db      	lsls	r3, r3, #31
   81cb8:	d405      	bmi.n	81cc6 <_vfiprintf_r+0x1ea>
   81cba:	058f      	lsls	r7, r1, #22
   81cbc:	d403      	bmi.n	81cc6 <_vfiprintf_r+0x1ea>
   81cbe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81cc2:	f001 fabd 	bl	83240 <__retarget_lock_release_recursive>
   81cc6:	462b      	mov	r3, r5
   81cc8:	4642      	mov	r2, r8
   81cca:	4659      	mov	r1, fp
   81ccc:	9806      	ldr	r0, [sp, #24]
   81cce:	f000 fd49 	bl	82764 <__sbprintf>
   81cd2:	9003      	str	r0, [sp, #12]
   81cd4:	9803      	ldr	r0, [sp, #12]
   81cd6:	b02d      	add	sp, #180	; 0xb4
   81cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81cdc:	f000 feee 	bl	82abc <__sinit>
   81ce0:	e709      	b.n	81af6 <_vfiprintf_r+0x1a>
   81ce2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81ce6:	07d9      	lsls	r1, r3, #31
   81ce8:	d404      	bmi.n	81cf4 <_vfiprintf_r+0x218>
   81cea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81cee:	059a      	lsls	r2, r3, #22
   81cf0:	f140 84ae 	bpl.w	82650 <_vfiprintf_r+0xb74>
   81cf4:	f04f 33ff 	mov.w	r3, #4294967295
   81cf8:	9303      	str	r3, [sp, #12]
   81cfa:	9803      	ldr	r0, [sp, #12]
   81cfc:	b02d      	add	sp, #180	; 0xb4
   81cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81d02:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81d06:	f001 fa99 	bl	8323c <__retarget_lock_acquire_recursive>
   81d0a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81d0e:	b281      	uxth	r1, r0
   81d10:	e6fb      	b.n	81b0a <_vfiprintf_r+0x2e>
   81d12:	9907      	ldr	r1, [sp, #28]
   81d14:	460a      	mov	r2, r1
   81d16:	680d      	ldr	r5, [r1, #0]
   81d18:	3204      	adds	r2, #4
   81d1a:	2d00      	cmp	r5, #0
   81d1c:	9207      	str	r2, [sp, #28]
   81d1e:	da02      	bge.n	81d26 <_vfiprintf_r+0x24a>
   81d20:	426d      	negs	r5, r5
   81d22:	f043 0304 	orr.w	r3, r3, #4
   81d26:	f898 2000 	ldrb.w	r2, [r8]
   81d2a:	e749      	b.n	81bc0 <_vfiprintf_r+0xe4>
   81d2c:	9508      	str	r5, [sp, #32]
   81d2e:	069e      	lsls	r6, r3, #26
   81d30:	f100 845a 	bmi.w	825e8 <_vfiprintf_r+0xb0c>
   81d34:	9907      	ldr	r1, [sp, #28]
   81d36:	06dd      	lsls	r5, r3, #27
   81d38:	460a      	mov	r2, r1
   81d3a:	f100 83ef 	bmi.w	8251c <_vfiprintf_r+0xa40>
   81d3e:	0658      	lsls	r0, r3, #25
   81d40:	f140 83ec 	bpl.w	8251c <_vfiprintf_r+0xa40>
   81d44:	2700      	movs	r7, #0
   81d46:	2201      	movs	r2, #1
   81d48:	880e      	ldrh	r6, [r1, #0]
   81d4a:	3104      	adds	r1, #4
   81d4c:	9107      	str	r1, [sp, #28]
   81d4e:	f04f 0100 	mov.w	r1, #0
   81d52:	2500      	movs	r5, #0
   81d54:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   81d58:	1c61      	adds	r1, r4, #1
   81d5a:	f000 8117 	beq.w	81f8c <_vfiprintf_r+0x4b0>
   81d5e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   81d62:	9102      	str	r1, [sp, #8]
   81d64:	ea56 0107 	orrs.w	r1, r6, r7
   81d68:	f040 8115 	bne.w	81f96 <_vfiprintf_r+0x4ba>
   81d6c:	2c00      	cmp	r4, #0
   81d6e:	f040 835b 	bne.w	82428 <_vfiprintf_r+0x94c>
   81d72:	2a00      	cmp	r2, #0
   81d74:	f040 83b6 	bne.w	824e4 <_vfiprintf_r+0xa08>
   81d78:	f013 0301 	ands.w	r3, r3, #1
   81d7c:	9305      	str	r3, [sp, #20]
   81d7e:	f000 8455 	beq.w	8262c <_vfiprintf_r+0xb50>
   81d82:	2330      	movs	r3, #48	; 0x30
   81d84:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   81d88:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   81d8c:	9b05      	ldr	r3, [sp, #20]
   81d8e:	42a3      	cmp	r3, r4
   81d90:	bfb8      	it	lt
   81d92:	4623      	movlt	r3, r4
   81d94:	9301      	str	r3, [sp, #4]
   81d96:	b10d      	cbz	r5, 81d9c <_vfiprintf_r+0x2c0>
   81d98:	3301      	adds	r3, #1
   81d9a:	9301      	str	r3, [sp, #4]
   81d9c:	9b02      	ldr	r3, [sp, #8]
   81d9e:	f013 0302 	ands.w	r3, r3, #2
   81da2:	9309      	str	r3, [sp, #36]	; 0x24
   81da4:	d002      	beq.n	81dac <_vfiprintf_r+0x2d0>
   81da6:	9b01      	ldr	r3, [sp, #4]
   81da8:	3302      	adds	r3, #2
   81daa:	9301      	str	r3, [sp, #4]
   81dac:	9b02      	ldr	r3, [sp, #8]
   81dae:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   81db2:	930a      	str	r3, [sp, #40]	; 0x28
   81db4:	f040 8215 	bne.w	821e2 <_vfiprintf_r+0x706>
   81db8:	9b08      	ldr	r3, [sp, #32]
   81dba:	9a01      	ldr	r2, [sp, #4]
   81dbc:	1a9d      	subs	r5, r3, r2
   81dbe:	2d00      	cmp	r5, #0
   81dc0:	f340 820f 	ble.w	821e2 <_vfiprintf_r+0x706>
   81dc4:	2d10      	cmp	r5, #16
   81dc6:	f340 8484 	ble.w	826d2 <_vfiprintf_r+0xbf6>
   81dca:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81dcc:	46ce      	mov	lr, r9
   81dce:	2710      	movs	r7, #16
   81dd0:	46a1      	mov	r9, r4
   81dd2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81dd4:	4ec5      	ldr	r6, [pc, #788]	; (820ec <_vfiprintf_r+0x610>)
   81dd6:	4619      	mov	r1, r3
   81dd8:	9c06      	ldr	r4, [sp, #24]
   81dda:	e007      	b.n	81dec <_vfiprintf_r+0x310>
   81ddc:	f101 0c02 	add.w	ip, r1, #2
   81de0:	4601      	mov	r1, r0
   81de2:	f10e 0e08 	add.w	lr, lr, #8
   81de6:	3d10      	subs	r5, #16
   81de8:	2d10      	cmp	r5, #16
   81dea:	dd11      	ble.n	81e10 <_vfiprintf_r+0x334>
   81dec:	1c48      	adds	r0, r1, #1
   81dee:	3210      	adds	r2, #16
   81df0:	2807      	cmp	r0, #7
   81df2:	9211      	str	r2, [sp, #68]	; 0x44
   81df4:	e88e 00c0 	stmia.w	lr, {r6, r7}
   81df8:	9010      	str	r0, [sp, #64]	; 0x40
   81dfa:	ddef      	ble.n	81ddc <_vfiprintf_r+0x300>
   81dfc:	2a00      	cmp	r2, #0
   81dfe:	f040 81d9 	bne.w	821b4 <_vfiprintf_r+0x6d8>
   81e02:	3d10      	subs	r5, #16
   81e04:	2d10      	cmp	r5, #16
   81e06:	4611      	mov	r1, r2
   81e08:	f04f 0c01 	mov.w	ip, #1
   81e0c:	46d6      	mov	lr, sl
   81e0e:	dced      	bgt.n	81dec <_vfiprintf_r+0x310>
   81e10:	464c      	mov	r4, r9
   81e12:	4661      	mov	r1, ip
   81e14:	46f1      	mov	r9, lr
   81e16:	442a      	add	r2, r5
   81e18:	2907      	cmp	r1, #7
   81e1a:	9211      	str	r2, [sp, #68]	; 0x44
   81e1c:	f8c9 6000 	str.w	r6, [r9]
   81e20:	f8c9 5004 	str.w	r5, [r9, #4]
   81e24:	9110      	str	r1, [sp, #64]	; 0x40
   81e26:	f300 82eb 	bgt.w	82400 <_vfiprintf_r+0x924>
   81e2a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81e2e:	f109 0908 	add.w	r9, r9, #8
   81e32:	1c48      	adds	r0, r1, #1
   81e34:	2d00      	cmp	r5, #0
   81e36:	f040 81dc 	bne.w	821f2 <_vfiprintf_r+0x716>
   81e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81e3c:	2b00      	cmp	r3, #0
   81e3e:	f000 81f6 	beq.w	8222e <_vfiprintf_r+0x752>
   81e42:	2102      	movs	r1, #2
   81e44:	ab0e      	add	r3, sp, #56	; 0x38
   81e46:	440a      	add	r2, r1
   81e48:	2807      	cmp	r0, #7
   81e4a:	9211      	str	r2, [sp, #68]	; 0x44
   81e4c:	9010      	str	r0, [sp, #64]	; 0x40
   81e4e:	f8c9 1004 	str.w	r1, [r9, #4]
   81e52:	f8c9 3000 	str.w	r3, [r9]
   81e56:	f340 81e6 	ble.w	82226 <_vfiprintf_r+0x74a>
   81e5a:	2a00      	cmp	r2, #0
   81e5c:	f040 8395 	bne.w	8258a <_vfiprintf_r+0xaae>
   81e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81e62:	2001      	movs	r0, #1
   81e64:	2b80      	cmp	r3, #128	; 0x80
   81e66:	4611      	mov	r1, r2
   81e68:	46d1      	mov	r9, sl
   81e6a:	f040 81e4 	bne.w	82236 <_vfiprintf_r+0x75a>
   81e6e:	9b08      	ldr	r3, [sp, #32]
   81e70:	9d01      	ldr	r5, [sp, #4]
   81e72:	1b5e      	subs	r6, r3, r5
   81e74:	2e00      	cmp	r6, #0
   81e76:	f340 81de 	ble.w	82236 <_vfiprintf_r+0x75a>
   81e7a:	2e10      	cmp	r6, #16
   81e7c:	f340 843c 	ble.w	826f8 <_vfiprintf_r+0xc1c>
   81e80:	46cc      	mov	ip, r9
   81e82:	2710      	movs	r7, #16
   81e84:	46a1      	mov	r9, r4
   81e86:	4d9a      	ldr	r5, [pc, #616]	; (820f0 <_vfiprintf_r+0x614>)
   81e88:	9c06      	ldr	r4, [sp, #24]
   81e8a:	e007      	b.n	81e9c <_vfiprintf_r+0x3c0>
   81e8c:	f101 0e02 	add.w	lr, r1, #2
   81e90:	4601      	mov	r1, r0
   81e92:	f10c 0c08 	add.w	ip, ip, #8
   81e96:	3e10      	subs	r6, #16
   81e98:	2e10      	cmp	r6, #16
   81e9a:	dd11      	ble.n	81ec0 <_vfiprintf_r+0x3e4>
   81e9c:	1c48      	adds	r0, r1, #1
   81e9e:	3210      	adds	r2, #16
   81ea0:	2807      	cmp	r0, #7
   81ea2:	9211      	str	r2, [sp, #68]	; 0x44
   81ea4:	e88c 00a0 	stmia.w	ip, {r5, r7}
   81ea8:	9010      	str	r0, [sp, #64]	; 0x40
   81eaa:	ddef      	ble.n	81e8c <_vfiprintf_r+0x3b0>
   81eac:	2a00      	cmp	r2, #0
   81eae:	f040 829b 	bne.w	823e8 <_vfiprintf_r+0x90c>
   81eb2:	3e10      	subs	r6, #16
   81eb4:	2e10      	cmp	r6, #16
   81eb6:	f04f 0e01 	mov.w	lr, #1
   81eba:	4611      	mov	r1, r2
   81ebc:	46d4      	mov	ip, sl
   81ebe:	dced      	bgt.n	81e9c <_vfiprintf_r+0x3c0>
   81ec0:	464c      	mov	r4, r9
   81ec2:	46e1      	mov	r9, ip
   81ec4:	4432      	add	r2, r6
   81ec6:	f1be 0f07 	cmp.w	lr, #7
   81eca:	9211      	str	r2, [sp, #68]	; 0x44
   81ecc:	e889 0060 	stmia.w	r9, {r5, r6}
   81ed0:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   81ed4:	f300 8366 	bgt.w	825a4 <_vfiprintf_r+0xac8>
   81ed8:	f109 0908 	add.w	r9, r9, #8
   81edc:	f10e 0001 	add.w	r0, lr, #1
   81ee0:	4671      	mov	r1, lr
   81ee2:	e1a8      	b.n	82236 <_vfiprintf_r+0x75a>
   81ee4:	9508      	str	r5, [sp, #32]
   81ee6:	f013 0220 	ands.w	r2, r3, #32
   81eea:	f040 8389 	bne.w	82600 <_vfiprintf_r+0xb24>
   81eee:	f013 0110 	ands.w	r1, r3, #16
   81ef2:	f040 8319 	bne.w	82528 <_vfiprintf_r+0xa4c>
   81ef6:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   81efa:	f000 8315 	beq.w	82528 <_vfiprintf_r+0xa4c>
   81efe:	9807      	ldr	r0, [sp, #28]
   81f00:	460a      	mov	r2, r1
   81f02:	4601      	mov	r1, r0
   81f04:	3104      	adds	r1, #4
   81f06:	8806      	ldrh	r6, [r0, #0]
   81f08:	2700      	movs	r7, #0
   81f0a:	9107      	str	r1, [sp, #28]
   81f0c:	e71f      	b.n	81d4e <_vfiprintf_r+0x272>
   81f0e:	9508      	str	r5, [sp, #32]
   81f10:	f043 0310 	orr.w	r3, r3, #16
   81f14:	e7e7      	b.n	81ee6 <_vfiprintf_r+0x40a>
   81f16:	9508      	str	r5, [sp, #32]
   81f18:	f043 0310 	orr.w	r3, r3, #16
   81f1c:	e707      	b.n	81d2e <_vfiprintf_r+0x252>
   81f1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81f22:	f898 2000 	ldrb.w	r2, [r8]
   81f26:	e64b      	b.n	81bc0 <_vfiprintf_r+0xe4>
   81f28:	2500      	movs	r5, #0
   81f2a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81f2e:	f818 2b01 	ldrb.w	r2, [r8], #1
   81f32:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81f36:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   81f3a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81f3e:	2909      	cmp	r1, #9
   81f40:	d9f5      	bls.n	81f2e <_vfiprintf_r+0x452>
   81f42:	e63f      	b.n	81bc4 <_vfiprintf_r+0xe8>
   81f44:	9508      	str	r5, [sp, #32]
   81f46:	2800      	cmp	r0, #0
   81f48:	f040 8402 	bne.w	82750 <_vfiprintf_r+0xc74>
   81f4c:	f043 0310 	orr.w	r3, r3, #16
   81f50:	069e      	lsls	r6, r3, #26
   81f52:	f100 833d 	bmi.w	825d0 <_vfiprintf_r+0xaf4>
   81f56:	9907      	ldr	r1, [sp, #28]
   81f58:	06dd      	lsls	r5, r3, #27
   81f5a:	460a      	mov	r2, r1
   81f5c:	f100 82f0 	bmi.w	82540 <_vfiprintf_r+0xa64>
   81f60:	0658      	lsls	r0, r3, #25
   81f62:	f140 82ed 	bpl.w	82540 <_vfiprintf_r+0xa64>
   81f66:	f9b1 6000 	ldrsh.w	r6, [r1]
   81f6a:	3204      	adds	r2, #4
   81f6c:	17f7      	asrs	r7, r6, #31
   81f6e:	4630      	mov	r0, r6
   81f70:	4639      	mov	r1, r7
   81f72:	9207      	str	r2, [sp, #28]
   81f74:	2800      	cmp	r0, #0
   81f76:	f171 0200 	sbcs.w	r2, r1, #0
   81f7a:	f2c0 835a 	blt.w	82632 <_vfiprintf_r+0xb56>
   81f7e:	1c61      	adds	r1, r4, #1
   81f80:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81f84:	f04f 0201 	mov.w	r2, #1
   81f88:	f47f aee9 	bne.w	81d5e <_vfiprintf_r+0x282>
   81f8c:	ea56 0107 	orrs.w	r1, r6, r7
   81f90:	f000 824b 	beq.w	8242a <_vfiprintf_r+0x94e>
   81f94:	9302      	str	r3, [sp, #8]
   81f96:	2a01      	cmp	r2, #1
   81f98:	f000 828a 	beq.w	824b0 <_vfiprintf_r+0x9d4>
   81f9c:	2a02      	cmp	r2, #2
   81f9e:	f040 825a 	bne.w	82456 <_vfiprintf_r+0x97a>
   81fa2:	46d3      	mov	fp, sl
   81fa4:	980b      	ldr	r0, [sp, #44]	; 0x2c
   81fa6:	0933      	lsrs	r3, r6, #4
   81fa8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   81fac:	0939      	lsrs	r1, r7, #4
   81fae:	f006 020f 	and.w	r2, r6, #15
   81fb2:	460f      	mov	r7, r1
   81fb4:	461e      	mov	r6, r3
   81fb6:	5c83      	ldrb	r3, [r0, r2]
   81fb8:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   81fbc:	ea56 0307 	orrs.w	r3, r6, r7
   81fc0:	d1f1      	bne.n	81fa6 <_vfiprintf_r+0x4ca>
   81fc2:	ebaa 030b 	sub.w	r3, sl, fp
   81fc6:	9305      	str	r3, [sp, #20]
   81fc8:	e6e0      	b.n	81d8c <_vfiprintf_r+0x2b0>
   81fca:	2800      	cmp	r0, #0
   81fcc:	f040 83bd 	bne.w	8274a <_vfiprintf_r+0xc6e>
   81fd0:	0699      	lsls	r1, r3, #26
   81fd2:	f100 8359 	bmi.w	82688 <_vfiprintf_r+0xbac>
   81fd6:	06da      	lsls	r2, r3, #27
   81fd8:	f100 80e5 	bmi.w	821a6 <_vfiprintf_r+0x6ca>
   81fdc:	065b      	lsls	r3, r3, #25
   81fde:	f140 80e2 	bpl.w	821a6 <_vfiprintf_r+0x6ca>
   81fe2:	9a07      	ldr	r2, [sp, #28]
   81fe4:	6813      	ldr	r3, [r2, #0]
   81fe6:	3204      	adds	r2, #4
   81fe8:	9207      	str	r2, [sp, #28]
   81fea:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   81fee:	801a      	strh	r2, [r3, #0]
   81ff0:	e5b1      	b.n	81b56 <_vfiprintf_r+0x7a>
   81ff2:	2278      	movs	r2, #120	; 0x78
   81ff4:	2130      	movs	r1, #48	; 0x30
   81ff6:	9508      	str	r5, [sp, #32]
   81ff8:	9d07      	ldr	r5, [sp, #28]
   81ffa:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81ffe:	1d2a      	adds	r2, r5, #4
   82000:	9207      	str	r2, [sp, #28]
   82002:	4a3c      	ldr	r2, [pc, #240]	; (820f4 <_vfiprintf_r+0x618>)
   82004:	682e      	ldr	r6, [r5, #0]
   82006:	920b      	str	r2, [sp, #44]	; 0x2c
   82008:	f043 0302 	orr.w	r3, r3, #2
   8200c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   82010:	2700      	movs	r7, #0
   82012:	2202      	movs	r2, #2
   82014:	e69b      	b.n	81d4e <_vfiprintf_r+0x272>
   82016:	9508      	str	r5, [sp, #32]
   82018:	2800      	cmp	r0, #0
   8201a:	d099      	beq.n	81f50 <_vfiprintf_r+0x474>
   8201c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82020:	e796      	b.n	81f50 <_vfiprintf_r+0x474>
   82022:	f898 2000 	ldrb.w	r2, [r8]
   82026:	2e00      	cmp	r6, #0
   82028:	f47f adca 	bne.w	81bc0 <_vfiprintf_r+0xe4>
   8202c:	2001      	movs	r0, #1
   8202e:	2620      	movs	r6, #32
   82030:	e5c6      	b.n	81bc0 <_vfiprintf_r+0xe4>
   82032:	f043 0301 	orr.w	r3, r3, #1
   82036:	f898 2000 	ldrb.w	r2, [r8]
   8203a:	e5c1      	b.n	81bc0 <_vfiprintf_r+0xe4>
   8203c:	9508      	str	r5, [sp, #32]
   8203e:	2800      	cmp	r0, #0
   82040:	f040 8380 	bne.w	82744 <_vfiprintf_r+0xc68>
   82044:	492b      	ldr	r1, [pc, #172]	; (820f4 <_vfiprintf_r+0x618>)
   82046:	910b      	str	r1, [sp, #44]	; 0x2c
   82048:	069f      	lsls	r7, r3, #26
   8204a:	f100 82e5 	bmi.w	82618 <_vfiprintf_r+0xb3c>
   8204e:	9807      	ldr	r0, [sp, #28]
   82050:	06de      	lsls	r6, r3, #27
   82052:	4601      	mov	r1, r0
   82054:	f100 826f 	bmi.w	82536 <_vfiprintf_r+0xa5a>
   82058:	065d      	lsls	r5, r3, #25
   8205a:	f140 826c 	bpl.w	82536 <_vfiprintf_r+0xa5a>
   8205e:	2700      	movs	r7, #0
   82060:	3104      	adds	r1, #4
   82062:	8806      	ldrh	r6, [r0, #0]
   82064:	9107      	str	r1, [sp, #28]
   82066:	07d8      	lsls	r0, r3, #31
   82068:	f140 8220 	bpl.w	824ac <_vfiprintf_r+0x9d0>
   8206c:	ea56 0107 	orrs.w	r1, r6, r7
   82070:	f000 821c 	beq.w	824ac <_vfiprintf_r+0x9d0>
   82074:	2130      	movs	r1, #48	; 0x30
   82076:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   8207a:	f043 0302 	orr.w	r3, r3, #2
   8207e:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   82082:	2202      	movs	r2, #2
   82084:	e663      	b.n	81d4e <_vfiprintf_r+0x272>
   82086:	9508      	str	r5, [sp, #32]
   82088:	2800      	cmp	r0, #0
   8208a:	f040 8355 	bne.w	82738 <_vfiprintf_r+0xc5c>
   8208e:	491a      	ldr	r1, [pc, #104]	; (820f8 <_vfiprintf_r+0x61c>)
   82090:	910b      	str	r1, [sp, #44]	; 0x2c
   82092:	e7d9      	b.n	82048 <_vfiprintf_r+0x56c>
   82094:	2201      	movs	r2, #1
   82096:	9807      	ldr	r0, [sp, #28]
   82098:	4611      	mov	r1, r2
   8209a:	9201      	str	r2, [sp, #4]
   8209c:	6802      	ldr	r2, [r0, #0]
   8209e:	f04f 0400 	mov.w	r4, #0
   820a2:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   820a6:	4602      	mov	r2, r0
   820a8:	3204      	adds	r2, #4
   820aa:	9508      	str	r5, [sp, #32]
   820ac:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   820b0:	9105      	str	r1, [sp, #20]
   820b2:	9207      	str	r2, [sp, #28]
   820b4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   820b8:	9302      	str	r3, [sp, #8]
   820ba:	2400      	movs	r4, #0
   820bc:	e66e      	b.n	81d9c <_vfiprintf_r+0x2c0>
   820be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   820c2:	f898 2000 	ldrb.w	r2, [r8]
   820c6:	e57b      	b.n	81bc0 <_vfiprintf_r+0xe4>
   820c8:	f898 2000 	ldrb.w	r2, [r8]
   820cc:	2a6c      	cmp	r2, #108	; 0x6c
   820ce:	bf03      	ittte	eq
   820d0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   820d4:	f043 0320 	orreq.w	r3, r3, #32
   820d8:	f108 0801 	addeq.w	r8, r8, #1
   820dc:	f043 0310 	orrne.w	r3, r3, #16
   820e0:	e56e      	b.n	81bc0 <_vfiprintf_r+0xe4>
   820e2:	f898 2000 	ldrb.w	r2, [r8]
   820e6:	2001      	movs	r0, #1
   820e8:	262b      	movs	r6, #43	; 0x2b
   820ea:	e569      	b.n	81bc0 <_vfiprintf_r+0xe4>
   820ec:	000846ac 	.word	0x000846ac
   820f0:	000846bc 	.word	0x000846bc
   820f4:	00084690 	.word	0x00084690
   820f8:	0008467c 	.word	0x0008467c
   820fc:	f04f 0200 	mov.w	r2, #0
   82100:	9907      	ldr	r1, [sp, #28]
   82102:	9508      	str	r5, [sp, #32]
   82104:	f8d1 b000 	ldr.w	fp, [r1]
   82108:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   8210c:	1d0d      	adds	r5, r1, #4
   8210e:	f1bb 0f00 	cmp.w	fp, #0
   82112:	f000 82e4 	beq.w	826de <_vfiprintf_r+0xc02>
   82116:	1c67      	adds	r7, r4, #1
   82118:	f000 82c3 	beq.w	826a2 <_vfiprintf_r+0xbc6>
   8211c:	4622      	mov	r2, r4
   8211e:	2100      	movs	r1, #0
   82120:	4658      	mov	r0, fp
   82122:	9301      	str	r3, [sp, #4]
   82124:	f001 fbc6 	bl	838b4 <memchr>
   82128:	9b01      	ldr	r3, [sp, #4]
   8212a:	2800      	cmp	r0, #0
   8212c:	f000 82e8 	beq.w	82700 <_vfiprintf_r+0xc24>
   82130:	eba0 020b 	sub.w	r2, r0, fp
   82134:	9507      	str	r5, [sp, #28]
   82136:	9205      	str	r2, [sp, #20]
   82138:	9302      	str	r3, [sp, #8]
   8213a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8213e:	2400      	movs	r4, #0
   82140:	e624      	b.n	81d8c <_vfiprintf_r+0x2b0>
   82142:	f898 2000 	ldrb.w	r2, [r8]
   82146:	f108 0701 	add.w	r7, r8, #1
   8214a:	2a2a      	cmp	r2, #42	; 0x2a
   8214c:	f000 82e9 	beq.w	82722 <_vfiprintf_r+0xc46>
   82150:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82154:	2909      	cmp	r1, #9
   82156:	46b8      	mov	r8, r7
   82158:	f04f 0400 	mov.w	r4, #0
   8215c:	f63f ad32 	bhi.w	81bc4 <_vfiprintf_r+0xe8>
   82160:	f818 2b01 	ldrb.w	r2, [r8], #1
   82164:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   82168:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   8216c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82170:	2909      	cmp	r1, #9
   82172:	d9f5      	bls.n	82160 <_vfiprintf_r+0x684>
   82174:	e526      	b.n	81bc4 <_vfiprintf_r+0xe8>
   82176:	f043 0320 	orr.w	r3, r3, #32
   8217a:	f898 2000 	ldrb.w	r2, [r8]
   8217e:	e51f      	b.n	81bc0 <_vfiprintf_r+0xe4>
   82180:	9508      	str	r5, [sp, #32]
   82182:	2800      	cmp	r0, #0
   82184:	f040 82db 	bne.w	8273e <_vfiprintf_r+0xc62>
   82188:	2a00      	cmp	r2, #0
   8218a:	f000 80f1 	beq.w	82370 <_vfiprintf_r+0x894>
   8218e:	2101      	movs	r1, #1
   82190:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   82194:	f04f 0200 	mov.w	r2, #0
   82198:	9101      	str	r1, [sp, #4]
   8219a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   8219e:	9105      	str	r1, [sp, #20]
   821a0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   821a4:	e788      	b.n	820b8 <_vfiprintf_r+0x5dc>
   821a6:	9a07      	ldr	r2, [sp, #28]
   821a8:	6813      	ldr	r3, [r2, #0]
   821aa:	3204      	adds	r2, #4
   821ac:	9207      	str	r2, [sp, #28]
   821ae:	9a03      	ldr	r2, [sp, #12]
   821b0:	601a      	str	r2, [r3, #0]
   821b2:	e4d0      	b.n	81b56 <_vfiprintf_r+0x7a>
   821b4:	aa0f      	add	r2, sp, #60	; 0x3c
   821b6:	9904      	ldr	r1, [sp, #16]
   821b8:	4620      	mov	r0, r4
   821ba:	f7ff fc4f 	bl	81a5c <__sprint_r.part.0>
   821be:	2800      	cmp	r0, #0
   821c0:	f040 8143 	bne.w	8244a <_vfiprintf_r+0x96e>
   821c4:	9910      	ldr	r1, [sp, #64]	; 0x40
   821c6:	46d6      	mov	lr, sl
   821c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   821ca:	f101 0c01 	add.w	ip, r1, #1
   821ce:	e60a      	b.n	81de6 <_vfiprintf_r+0x30a>
   821d0:	aa0f      	add	r2, sp, #60	; 0x3c
   821d2:	9904      	ldr	r1, [sp, #16]
   821d4:	9806      	ldr	r0, [sp, #24]
   821d6:	f7ff fc41 	bl	81a5c <__sprint_r.part.0>
   821da:	2800      	cmp	r0, #0
   821dc:	f040 8135 	bne.w	8244a <_vfiprintf_r+0x96e>
   821e0:	46d1      	mov	r9, sl
   821e2:	9910      	ldr	r1, [sp, #64]	; 0x40
   821e4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   821e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   821ea:	1c48      	adds	r0, r1, #1
   821ec:	2d00      	cmp	r5, #0
   821ee:	f43f ae24 	beq.w	81e3a <_vfiprintf_r+0x35e>
   821f2:	2101      	movs	r1, #1
   821f4:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   821f8:	440a      	add	r2, r1
   821fa:	2807      	cmp	r0, #7
   821fc:	9211      	str	r2, [sp, #68]	; 0x44
   821fe:	9010      	str	r0, [sp, #64]	; 0x40
   82200:	f8c9 1004 	str.w	r1, [r9, #4]
   82204:	f8c9 5000 	str.w	r5, [r9]
   82208:	f340 8109 	ble.w	8241e <_vfiprintf_r+0x942>
   8220c:	2a00      	cmp	r2, #0
   8220e:	f040 81af 	bne.w	82570 <_vfiprintf_r+0xa94>
   82212:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82214:	2b00      	cmp	r3, #0
   82216:	f43f ae23 	beq.w	81e60 <_vfiprintf_r+0x384>
   8221a:	2202      	movs	r2, #2
   8221c:	4608      	mov	r0, r1
   8221e:	46d1      	mov	r9, sl
   82220:	ab0e      	add	r3, sp, #56	; 0x38
   82222:	921d      	str	r2, [sp, #116]	; 0x74
   82224:	931c      	str	r3, [sp, #112]	; 0x70
   82226:	4601      	mov	r1, r0
   82228:	f109 0908 	add.w	r9, r9, #8
   8222c:	3001      	adds	r0, #1
   8222e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   82230:	2b80      	cmp	r3, #128	; 0x80
   82232:	f43f ae1c 	beq.w	81e6e <_vfiprintf_r+0x392>
   82236:	9b05      	ldr	r3, [sp, #20]
   82238:	1ae4      	subs	r4, r4, r3
   8223a:	2c00      	cmp	r4, #0
   8223c:	dd2f      	ble.n	8229e <_vfiprintf_r+0x7c2>
   8223e:	2c10      	cmp	r4, #16
   82240:	f340 8220 	ble.w	82684 <_vfiprintf_r+0xba8>
   82244:	46ce      	mov	lr, r9
   82246:	2610      	movs	r6, #16
   82248:	4db2      	ldr	r5, [pc, #712]	; (82514 <_vfiprintf_r+0xa38>)
   8224a:	9f06      	ldr	r7, [sp, #24]
   8224c:	f8dd 9010 	ldr.w	r9, [sp, #16]
   82250:	e006      	b.n	82260 <_vfiprintf_r+0x784>
   82252:	1c88      	adds	r0, r1, #2
   82254:	4619      	mov	r1, r3
   82256:	f10e 0e08 	add.w	lr, lr, #8
   8225a:	3c10      	subs	r4, #16
   8225c:	2c10      	cmp	r4, #16
   8225e:	dd10      	ble.n	82282 <_vfiprintf_r+0x7a6>
   82260:	1c4b      	adds	r3, r1, #1
   82262:	3210      	adds	r2, #16
   82264:	2b07      	cmp	r3, #7
   82266:	9211      	str	r2, [sp, #68]	; 0x44
   82268:	e88e 0060 	stmia.w	lr, {r5, r6}
   8226c:	9310      	str	r3, [sp, #64]	; 0x40
   8226e:	ddf0      	ble.n	82252 <_vfiprintf_r+0x776>
   82270:	2a00      	cmp	r2, #0
   82272:	d165      	bne.n	82340 <_vfiprintf_r+0x864>
   82274:	3c10      	subs	r4, #16
   82276:	2c10      	cmp	r4, #16
   82278:	f04f 0001 	mov.w	r0, #1
   8227c:	4611      	mov	r1, r2
   8227e:	46d6      	mov	lr, sl
   82280:	dcee      	bgt.n	82260 <_vfiprintf_r+0x784>
   82282:	46f1      	mov	r9, lr
   82284:	4422      	add	r2, r4
   82286:	2807      	cmp	r0, #7
   82288:	9211      	str	r2, [sp, #68]	; 0x44
   8228a:	f8c9 5000 	str.w	r5, [r9]
   8228e:	f8c9 4004 	str.w	r4, [r9, #4]
   82292:	9010      	str	r0, [sp, #64]	; 0x40
   82294:	f300 8085 	bgt.w	823a2 <_vfiprintf_r+0x8c6>
   82298:	f109 0908 	add.w	r9, r9, #8
   8229c:	3001      	adds	r0, #1
   8229e:	9905      	ldr	r1, [sp, #20]
   822a0:	2807      	cmp	r0, #7
   822a2:	440a      	add	r2, r1
   822a4:	9211      	str	r2, [sp, #68]	; 0x44
   822a6:	f8c9 b000 	str.w	fp, [r9]
   822aa:	f8c9 1004 	str.w	r1, [r9, #4]
   822ae:	9010      	str	r0, [sp, #64]	; 0x40
   822b0:	f340 8082 	ble.w	823b8 <_vfiprintf_r+0x8dc>
   822b4:	2a00      	cmp	r2, #0
   822b6:	f040 8118 	bne.w	824ea <_vfiprintf_r+0xa0e>
   822ba:	9b02      	ldr	r3, [sp, #8]
   822bc:	9210      	str	r2, [sp, #64]	; 0x40
   822be:	0758      	lsls	r0, r3, #29
   822c0:	d535      	bpl.n	8232e <_vfiprintf_r+0x852>
   822c2:	9b08      	ldr	r3, [sp, #32]
   822c4:	9901      	ldr	r1, [sp, #4]
   822c6:	1a5c      	subs	r4, r3, r1
   822c8:	2c00      	cmp	r4, #0
   822ca:	f340 80e7 	ble.w	8249c <_vfiprintf_r+0x9c0>
   822ce:	46d1      	mov	r9, sl
   822d0:	2c10      	cmp	r4, #16
   822d2:	f340 820d 	ble.w	826f0 <_vfiprintf_r+0xc14>
   822d6:	2510      	movs	r5, #16
   822d8:	9910      	ldr	r1, [sp, #64]	; 0x40
   822da:	4e8f      	ldr	r6, [pc, #572]	; (82518 <_vfiprintf_r+0xa3c>)
   822dc:	9f06      	ldr	r7, [sp, #24]
   822de:	f8dd b010 	ldr.w	fp, [sp, #16]
   822e2:	e006      	b.n	822f2 <_vfiprintf_r+0x816>
   822e4:	1c88      	adds	r0, r1, #2
   822e6:	4619      	mov	r1, r3
   822e8:	f109 0908 	add.w	r9, r9, #8
   822ec:	3c10      	subs	r4, #16
   822ee:	2c10      	cmp	r4, #16
   822f0:	dd11      	ble.n	82316 <_vfiprintf_r+0x83a>
   822f2:	1c4b      	adds	r3, r1, #1
   822f4:	3210      	adds	r2, #16
   822f6:	2b07      	cmp	r3, #7
   822f8:	9211      	str	r2, [sp, #68]	; 0x44
   822fa:	f8c9 6000 	str.w	r6, [r9]
   822fe:	f8c9 5004 	str.w	r5, [r9, #4]
   82302:	9310      	str	r3, [sp, #64]	; 0x40
   82304:	ddee      	ble.n	822e4 <_vfiprintf_r+0x808>
   82306:	bb42      	cbnz	r2, 8235a <_vfiprintf_r+0x87e>
   82308:	3c10      	subs	r4, #16
   8230a:	2c10      	cmp	r4, #16
   8230c:	f04f 0001 	mov.w	r0, #1
   82310:	4611      	mov	r1, r2
   82312:	46d1      	mov	r9, sl
   82314:	dced      	bgt.n	822f2 <_vfiprintf_r+0x816>
   82316:	4422      	add	r2, r4
   82318:	2807      	cmp	r0, #7
   8231a:	9211      	str	r2, [sp, #68]	; 0x44
   8231c:	f8c9 6000 	str.w	r6, [r9]
   82320:	f8c9 4004 	str.w	r4, [r9, #4]
   82324:	9010      	str	r0, [sp, #64]	; 0x40
   82326:	dd51      	ble.n	823cc <_vfiprintf_r+0x8f0>
   82328:	2a00      	cmp	r2, #0
   8232a:	f040 819a 	bne.w	82662 <_vfiprintf_r+0xb86>
   8232e:	9b03      	ldr	r3, [sp, #12]
   82330:	9a08      	ldr	r2, [sp, #32]
   82332:	9901      	ldr	r1, [sp, #4]
   82334:	428a      	cmp	r2, r1
   82336:	bfac      	ite	ge
   82338:	189b      	addge	r3, r3, r2
   8233a:	185b      	addlt	r3, r3, r1
   8233c:	9303      	str	r3, [sp, #12]
   8233e:	e04e      	b.n	823de <_vfiprintf_r+0x902>
   82340:	aa0f      	add	r2, sp, #60	; 0x3c
   82342:	4649      	mov	r1, r9
   82344:	4638      	mov	r0, r7
   82346:	f7ff fb89 	bl	81a5c <__sprint_r.part.0>
   8234a:	2800      	cmp	r0, #0
   8234c:	f040 813e 	bne.w	825cc <_vfiprintf_r+0xaf0>
   82350:	9910      	ldr	r1, [sp, #64]	; 0x40
   82352:	46d6      	mov	lr, sl
   82354:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82356:	1c48      	adds	r0, r1, #1
   82358:	e77f      	b.n	8225a <_vfiprintf_r+0x77e>
   8235a:	aa0f      	add	r2, sp, #60	; 0x3c
   8235c:	4659      	mov	r1, fp
   8235e:	4638      	mov	r0, r7
   82360:	f7ff fb7c 	bl	81a5c <__sprint_r.part.0>
   82364:	b960      	cbnz	r0, 82380 <_vfiprintf_r+0x8a4>
   82366:	9910      	ldr	r1, [sp, #64]	; 0x40
   82368:	46d1      	mov	r9, sl
   8236a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8236c:	1c48      	adds	r0, r1, #1
   8236e:	e7bd      	b.n	822ec <_vfiprintf_r+0x810>
   82370:	9b11      	ldr	r3, [sp, #68]	; 0x44
   82372:	f8dd b010 	ldr.w	fp, [sp, #16]
   82376:	2b00      	cmp	r3, #0
   82378:	f040 81ca 	bne.w	82710 <_vfiprintf_r+0xc34>
   8237c:	2300      	movs	r3, #0
   8237e:	9310      	str	r3, [sp, #64]	; 0x40
   82380:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   82384:	f013 0f01 	tst.w	r3, #1
   82388:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   8238c:	d102      	bne.n	82394 <_vfiprintf_r+0x8b8>
   8238e:	059a      	lsls	r2, r3, #22
   82390:	f140 80dd 	bpl.w	8254e <_vfiprintf_r+0xa72>
   82394:	065b      	lsls	r3, r3, #25
   82396:	f53f acad 	bmi.w	81cf4 <_vfiprintf_r+0x218>
   8239a:	9803      	ldr	r0, [sp, #12]
   8239c:	b02d      	add	sp, #180	; 0xb4
   8239e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   823a2:	2a00      	cmp	r2, #0
   823a4:	f040 8105 	bne.w	825b2 <_vfiprintf_r+0xad6>
   823a8:	2301      	movs	r3, #1
   823aa:	46d1      	mov	r9, sl
   823ac:	9a05      	ldr	r2, [sp, #20]
   823ae:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   823b2:	921d      	str	r2, [sp, #116]	; 0x74
   823b4:	9211      	str	r2, [sp, #68]	; 0x44
   823b6:	9310      	str	r3, [sp, #64]	; 0x40
   823b8:	f109 0908 	add.w	r9, r9, #8
   823bc:	9b02      	ldr	r3, [sp, #8]
   823be:	0759      	lsls	r1, r3, #29
   823c0:	d504      	bpl.n	823cc <_vfiprintf_r+0x8f0>
   823c2:	9b08      	ldr	r3, [sp, #32]
   823c4:	9901      	ldr	r1, [sp, #4]
   823c6:	1a5c      	subs	r4, r3, r1
   823c8:	2c00      	cmp	r4, #0
   823ca:	dc81      	bgt.n	822d0 <_vfiprintf_r+0x7f4>
   823cc:	9b03      	ldr	r3, [sp, #12]
   823ce:	9908      	ldr	r1, [sp, #32]
   823d0:	9801      	ldr	r0, [sp, #4]
   823d2:	4281      	cmp	r1, r0
   823d4:	bfac      	ite	ge
   823d6:	185b      	addge	r3, r3, r1
   823d8:	181b      	addlt	r3, r3, r0
   823da:	9303      	str	r3, [sp, #12]
   823dc:	bb72      	cbnz	r2, 8243c <_vfiprintf_r+0x960>
   823de:	2300      	movs	r3, #0
   823e0:	46d1      	mov	r9, sl
   823e2:	9310      	str	r3, [sp, #64]	; 0x40
   823e4:	f7ff bbb7 	b.w	81b56 <_vfiprintf_r+0x7a>
   823e8:	aa0f      	add	r2, sp, #60	; 0x3c
   823ea:	9904      	ldr	r1, [sp, #16]
   823ec:	4620      	mov	r0, r4
   823ee:	f7ff fb35 	bl	81a5c <__sprint_r.part.0>
   823f2:	bb50      	cbnz	r0, 8244a <_vfiprintf_r+0x96e>
   823f4:	9910      	ldr	r1, [sp, #64]	; 0x40
   823f6:	46d4      	mov	ip, sl
   823f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   823fa:	f101 0e01 	add.w	lr, r1, #1
   823fe:	e54a      	b.n	81e96 <_vfiprintf_r+0x3ba>
   82400:	2a00      	cmp	r2, #0
   82402:	f47f aee5 	bne.w	821d0 <_vfiprintf_r+0x6f4>
   82406:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   8240a:	2900      	cmp	r1, #0
   8240c:	f000 811a 	beq.w	82644 <_vfiprintf_r+0xb68>
   82410:	2201      	movs	r2, #1
   82412:	46d1      	mov	r9, sl
   82414:	4610      	mov	r0, r2
   82416:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   8241a:	921d      	str	r2, [sp, #116]	; 0x74
   8241c:	911c      	str	r1, [sp, #112]	; 0x70
   8241e:	4601      	mov	r1, r0
   82420:	f109 0908 	add.w	r9, r9, #8
   82424:	3001      	adds	r0, #1
   82426:	e508      	b.n	81e3a <_vfiprintf_r+0x35e>
   82428:	9b02      	ldr	r3, [sp, #8]
   8242a:	2a01      	cmp	r2, #1
   8242c:	f000 8097 	beq.w	8255e <_vfiprintf_r+0xa82>
   82430:	2a02      	cmp	r2, #2
   82432:	d10d      	bne.n	82450 <_vfiprintf_r+0x974>
   82434:	9302      	str	r3, [sp, #8]
   82436:	2600      	movs	r6, #0
   82438:	2700      	movs	r7, #0
   8243a:	e5b2      	b.n	81fa2 <_vfiprintf_r+0x4c6>
   8243c:	aa0f      	add	r2, sp, #60	; 0x3c
   8243e:	9904      	ldr	r1, [sp, #16]
   82440:	9806      	ldr	r0, [sp, #24]
   82442:	f7ff fb0b 	bl	81a5c <__sprint_r.part.0>
   82446:	2800      	cmp	r0, #0
   82448:	d0c9      	beq.n	823de <_vfiprintf_r+0x902>
   8244a:	f8dd b010 	ldr.w	fp, [sp, #16]
   8244e:	e797      	b.n	82380 <_vfiprintf_r+0x8a4>
   82450:	2600      	movs	r6, #0
   82452:	2700      	movs	r7, #0
   82454:	9302      	str	r3, [sp, #8]
   82456:	4651      	mov	r1, sl
   82458:	e000      	b.n	8245c <_vfiprintf_r+0x980>
   8245a:	4659      	mov	r1, fp
   8245c:	08f2      	lsrs	r2, r6, #3
   8245e:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   82462:	08f8      	lsrs	r0, r7, #3
   82464:	f006 0307 	and.w	r3, r6, #7
   82468:	4607      	mov	r7, r0
   8246a:	4616      	mov	r6, r2
   8246c:	3330      	adds	r3, #48	; 0x30
   8246e:	ea56 0207 	orrs.w	r2, r6, r7
   82472:	f801 3c01 	strb.w	r3, [r1, #-1]
   82476:	f101 3bff 	add.w	fp, r1, #4294967295
   8247a:	d1ee      	bne.n	8245a <_vfiprintf_r+0x97e>
   8247c:	9a02      	ldr	r2, [sp, #8]
   8247e:	07d6      	lsls	r6, r2, #31
   82480:	f57f ad9f 	bpl.w	81fc2 <_vfiprintf_r+0x4e6>
   82484:	2b30      	cmp	r3, #48	; 0x30
   82486:	f43f ad9c 	beq.w	81fc2 <_vfiprintf_r+0x4e6>
   8248a:	2330      	movs	r3, #48	; 0x30
   8248c:	3902      	subs	r1, #2
   8248e:	f80b 3c01 	strb.w	r3, [fp, #-1]
   82492:	ebaa 0301 	sub.w	r3, sl, r1
   82496:	9305      	str	r3, [sp, #20]
   82498:	468b      	mov	fp, r1
   8249a:	e477      	b.n	81d8c <_vfiprintf_r+0x2b0>
   8249c:	9b03      	ldr	r3, [sp, #12]
   8249e:	9a08      	ldr	r2, [sp, #32]
   824a0:	428a      	cmp	r2, r1
   824a2:	bfac      	ite	ge
   824a4:	189b      	addge	r3, r3, r2
   824a6:	185b      	addlt	r3, r3, r1
   824a8:	9303      	str	r3, [sp, #12]
   824aa:	e798      	b.n	823de <_vfiprintf_r+0x902>
   824ac:	2202      	movs	r2, #2
   824ae:	e44e      	b.n	81d4e <_vfiprintf_r+0x272>
   824b0:	2f00      	cmp	r7, #0
   824b2:	bf08      	it	eq
   824b4:	2e0a      	cmpeq	r6, #10
   824b6:	d351      	bcc.n	8255c <_vfiprintf_r+0xa80>
   824b8:	46d3      	mov	fp, sl
   824ba:	4630      	mov	r0, r6
   824bc:	4639      	mov	r1, r7
   824be:	220a      	movs	r2, #10
   824c0:	2300      	movs	r3, #0
   824c2:	f001 fe85 	bl	841d0 <__aeabi_uldivmod>
   824c6:	3230      	adds	r2, #48	; 0x30
   824c8:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   824cc:	4630      	mov	r0, r6
   824ce:	4639      	mov	r1, r7
   824d0:	2300      	movs	r3, #0
   824d2:	220a      	movs	r2, #10
   824d4:	f001 fe7c 	bl	841d0 <__aeabi_uldivmod>
   824d8:	4606      	mov	r6, r0
   824da:	460f      	mov	r7, r1
   824dc:	ea56 0307 	orrs.w	r3, r6, r7
   824e0:	d1eb      	bne.n	824ba <_vfiprintf_r+0x9de>
   824e2:	e56e      	b.n	81fc2 <_vfiprintf_r+0x4e6>
   824e4:	9405      	str	r4, [sp, #20]
   824e6:	46d3      	mov	fp, sl
   824e8:	e450      	b.n	81d8c <_vfiprintf_r+0x2b0>
   824ea:	aa0f      	add	r2, sp, #60	; 0x3c
   824ec:	9904      	ldr	r1, [sp, #16]
   824ee:	9806      	ldr	r0, [sp, #24]
   824f0:	f7ff fab4 	bl	81a5c <__sprint_r.part.0>
   824f4:	2800      	cmp	r0, #0
   824f6:	d1a8      	bne.n	8244a <_vfiprintf_r+0x96e>
   824f8:	46d1      	mov	r9, sl
   824fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
   824fc:	e75e      	b.n	823bc <_vfiprintf_r+0x8e0>
   824fe:	aa0f      	add	r2, sp, #60	; 0x3c
   82500:	9904      	ldr	r1, [sp, #16]
   82502:	9806      	ldr	r0, [sp, #24]
   82504:	f7ff faaa 	bl	81a5c <__sprint_r.part.0>
   82508:	2800      	cmp	r0, #0
   8250a:	d19e      	bne.n	8244a <_vfiprintf_r+0x96e>
   8250c:	46d1      	mov	r9, sl
   8250e:	f7ff bbbb 	b.w	81c88 <_vfiprintf_r+0x1ac>
   82512:	bf00      	nop
   82514:	000846bc 	.word	0x000846bc
   82518:	000846ac 	.word	0x000846ac
   8251c:	3104      	adds	r1, #4
   8251e:	6816      	ldr	r6, [r2, #0]
   82520:	2700      	movs	r7, #0
   82522:	2201      	movs	r2, #1
   82524:	9107      	str	r1, [sp, #28]
   82526:	e412      	b.n	81d4e <_vfiprintf_r+0x272>
   82528:	9807      	ldr	r0, [sp, #28]
   8252a:	2700      	movs	r7, #0
   8252c:	4601      	mov	r1, r0
   8252e:	3104      	adds	r1, #4
   82530:	6806      	ldr	r6, [r0, #0]
   82532:	9107      	str	r1, [sp, #28]
   82534:	e40b      	b.n	81d4e <_vfiprintf_r+0x272>
   82536:	680e      	ldr	r6, [r1, #0]
   82538:	3104      	adds	r1, #4
   8253a:	9107      	str	r1, [sp, #28]
   8253c:	2700      	movs	r7, #0
   8253e:	e592      	b.n	82066 <_vfiprintf_r+0x58a>
   82540:	6816      	ldr	r6, [r2, #0]
   82542:	3204      	adds	r2, #4
   82544:	17f7      	asrs	r7, r6, #31
   82546:	9207      	str	r2, [sp, #28]
   82548:	4630      	mov	r0, r6
   8254a:	4639      	mov	r1, r7
   8254c:	e512      	b.n	81f74 <_vfiprintf_r+0x498>
   8254e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82552:	f000 fe75 	bl	83240 <__retarget_lock_release_recursive>
   82556:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   8255a:	e71b      	b.n	82394 <_vfiprintf_r+0x8b8>
   8255c:	9b02      	ldr	r3, [sp, #8]
   8255e:	9302      	str	r3, [sp, #8]
   82560:	2301      	movs	r3, #1
   82562:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   82566:	3630      	adds	r6, #48	; 0x30
   82568:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   8256c:	9305      	str	r3, [sp, #20]
   8256e:	e40d      	b.n	81d8c <_vfiprintf_r+0x2b0>
   82570:	aa0f      	add	r2, sp, #60	; 0x3c
   82572:	9904      	ldr	r1, [sp, #16]
   82574:	9806      	ldr	r0, [sp, #24]
   82576:	f7ff fa71 	bl	81a5c <__sprint_r.part.0>
   8257a:	2800      	cmp	r0, #0
   8257c:	f47f af65 	bne.w	8244a <_vfiprintf_r+0x96e>
   82580:	9910      	ldr	r1, [sp, #64]	; 0x40
   82582:	46d1      	mov	r9, sl
   82584:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82586:	1c48      	adds	r0, r1, #1
   82588:	e457      	b.n	81e3a <_vfiprintf_r+0x35e>
   8258a:	aa0f      	add	r2, sp, #60	; 0x3c
   8258c:	9904      	ldr	r1, [sp, #16]
   8258e:	9806      	ldr	r0, [sp, #24]
   82590:	f7ff fa64 	bl	81a5c <__sprint_r.part.0>
   82594:	2800      	cmp	r0, #0
   82596:	f47f af58 	bne.w	8244a <_vfiprintf_r+0x96e>
   8259a:	9910      	ldr	r1, [sp, #64]	; 0x40
   8259c:	46d1      	mov	r9, sl
   8259e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   825a0:	1c48      	adds	r0, r1, #1
   825a2:	e644      	b.n	8222e <_vfiprintf_r+0x752>
   825a4:	2a00      	cmp	r2, #0
   825a6:	f040 8087 	bne.w	826b8 <_vfiprintf_r+0xbdc>
   825aa:	2001      	movs	r0, #1
   825ac:	4611      	mov	r1, r2
   825ae:	46d1      	mov	r9, sl
   825b0:	e641      	b.n	82236 <_vfiprintf_r+0x75a>
   825b2:	aa0f      	add	r2, sp, #60	; 0x3c
   825b4:	9904      	ldr	r1, [sp, #16]
   825b6:	9806      	ldr	r0, [sp, #24]
   825b8:	f7ff fa50 	bl	81a5c <__sprint_r.part.0>
   825bc:	2800      	cmp	r0, #0
   825be:	f47f af44 	bne.w	8244a <_vfiprintf_r+0x96e>
   825c2:	9810      	ldr	r0, [sp, #64]	; 0x40
   825c4:	46d1      	mov	r9, sl
   825c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   825c8:	3001      	adds	r0, #1
   825ca:	e668      	b.n	8229e <_vfiprintf_r+0x7c2>
   825cc:	46cb      	mov	fp, r9
   825ce:	e6d7      	b.n	82380 <_vfiprintf_r+0x8a4>
   825d0:	9d07      	ldr	r5, [sp, #28]
   825d2:	3507      	adds	r5, #7
   825d4:	f025 0507 	bic.w	r5, r5, #7
   825d8:	f105 0208 	add.w	r2, r5, #8
   825dc:	e9d5 0100 	ldrd	r0, r1, [r5]
   825e0:	9207      	str	r2, [sp, #28]
   825e2:	4606      	mov	r6, r0
   825e4:	460f      	mov	r7, r1
   825e6:	e4c5      	b.n	81f74 <_vfiprintf_r+0x498>
   825e8:	9d07      	ldr	r5, [sp, #28]
   825ea:	3507      	adds	r5, #7
   825ec:	f025 0207 	bic.w	r2, r5, #7
   825f0:	f102 0108 	add.w	r1, r2, #8
   825f4:	e9d2 6700 	ldrd	r6, r7, [r2]
   825f8:	9107      	str	r1, [sp, #28]
   825fa:	2201      	movs	r2, #1
   825fc:	f7ff bba7 	b.w	81d4e <_vfiprintf_r+0x272>
   82600:	9d07      	ldr	r5, [sp, #28]
   82602:	3507      	adds	r5, #7
   82604:	f025 0207 	bic.w	r2, r5, #7
   82608:	f102 0108 	add.w	r1, r2, #8
   8260c:	e9d2 6700 	ldrd	r6, r7, [r2]
   82610:	9107      	str	r1, [sp, #28]
   82612:	2200      	movs	r2, #0
   82614:	f7ff bb9b 	b.w	81d4e <_vfiprintf_r+0x272>
   82618:	9d07      	ldr	r5, [sp, #28]
   8261a:	3507      	adds	r5, #7
   8261c:	f025 0107 	bic.w	r1, r5, #7
   82620:	f101 0008 	add.w	r0, r1, #8
   82624:	9007      	str	r0, [sp, #28]
   82626:	e9d1 6700 	ldrd	r6, r7, [r1]
   8262a:	e51c      	b.n	82066 <_vfiprintf_r+0x58a>
   8262c:	46d3      	mov	fp, sl
   8262e:	f7ff bbad 	b.w	81d8c <_vfiprintf_r+0x2b0>
   82632:	252d      	movs	r5, #45	; 0x2d
   82634:	4276      	negs	r6, r6
   82636:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   8263a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   8263e:	2201      	movs	r2, #1
   82640:	f7ff bb8a 	b.w	81d58 <_vfiprintf_r+0x27c>
   82644:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82646:	b9b3      	cbnz	r3, 82676 <_vfiprintf_r+0xb9a>
   82648:	4611      	mov	r1, r2
   8264a:	2001      	movs	r0, #1
   8264c:	46d1      	mov	r9, sl
   8264e:	e5f2      	b.n	82236 <_vfiprintf_r+0x75a>
   82650:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82654:	f000 fdf4 	bl	83240 <__retarget_lock_release_recursive>
   82658:	f04f 33ff 	mov.w	r3, #4294967295
   8265c:	9303      	str	r3, [sp, #12]
   8265e:	f7ff bb4c 	b.w	81cfa <_vfiprintf_r+0x21e>
   82662:	aa0f      	add	r2, sp, #60	; 0x3c
   82664:	9904      	ldr	r1, [sp, #16]
   82666:	9806      	ldr	r0, [sp, #24]
   82668:	f7ff f9f8 	bl	81a5c <__sprint_r.part.0>
   8266c:	2800      	cmp	r0, #0
   8266e:	f47f aeec 	bne.w	8244a <_vfiprintf_r+0x96e>
   82672:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82674:	e6aa      	b.n	823cc <_vfiprintf_r+0x8f0>
   82676:	2202      	movs	r2, #2
   82678:	ab0e      	add	r3, sp, #56	; 0x38
   8267a:	921d      	str	r2, [sp, #116]	; 0x74
   8267c:	931c      	str	r3, [sp, #112]	; 0x70
   8267e:	2001      	movs	r0, #1
   82680:	46d1      	mov	r9, sl
   82682:	e5d0      	b.n	82226 <_vfiprintf_r+0x74a>
   82684:	4d34      	ldr	r5, [pc, #208]	; (82758 <_vfiprintf_r+0xc7c>)
   82686:	e5fd      	b.n	82284 <_vfiprintf_r+0x7a8>
   82688:	9a07      	ldr	r2, [sp, #28]
   8268a:	4613      	mov	r3, r2
   8268c:	3304      	adds	r3, #4
   8268e:	9307      	str	r3, [sp, #28]
   82690:	9b03      	ldr	r3, [sp, #12]
   82692:	6811      	ldr	r1, [r2, #0]
   82694:	17dd      	asrs	r5, r3, #31
   82696:	461a      	mov	r2, r3
   82698:	462b      	mov	r3, r5
   8269a:	e9c1 2300 	strd	r2, r3, [r1]
   8269e:	f7ff ba5a 	b.w	81b56 <_vfiprintf_r+0x7a>
   826a2:	4658      	mov	r0, fp
   826a4:	9507      	str	r5, [sp, #28]
   826a6:	9302      	str	r3, [sp, #8]
   826a8:	f7ff f9aa 	bl	81a00 <strlen>
   826ac:	2400      	movs	r4, #0
   826ae:	9005      	str	r0, [sp, #20]
   826b0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   826b4:	f7ff bb6a 	b.w	81d8c <_vfiprintf_r+0x2b0>
   826b8:	aa0f      	add	r2, sp, #60	; 0x3c
   826ba:	9904      	ldr	r1, [sp, #16]
   826bc:	9806      	ldr	r0, [sp, #24]
   826be:	f7ff f9cd 	bl	81a5c <__sprint_r.part.0>
   826c2:	2800      	cmp	r0, #0
   826c4:	f47f aec1 	bne.w	8244a <_vfiprintf_r+0x96e>
   826c8:	9910      	ldr	r1, [sp, #64]	; 0x40
   826ca:	46d1      	mov	r9, sl
   826cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   826ce:	1c48      	adds	r0, r1, #1
   826d0:	e5b1      	b.n	82236 <_vfiprintf_r+0x75a>
   826d2:	9910      	ldr	r1, [sp, #64]	; 0x40
   826d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   826d6:	3101      	adds	r1, #1
   826d8:	4e20      	ldr	r6, [pc, #128]	; (8275c <_vfiprintf_r+0xc80>)
   826da:	f7ff bb9c 	b.w	81e16 <_vfiprintf_r+0x33a>
   826de:	2c06      	cmp	r4, #6
   826e0:	bf28      	it	cs
   826e2:	2406      	movcs	r4, #6
   826e4:	9507      	str	r5, [sp, #28]
   826e6:	9405      	str	r4, [sp, #20]
   826e8:	9401      	str	r4, [sp, #4]
   826ea:	f8df b074 	ldr.w	fp, [pc, #116]	; 82760 <_vfiprintf_r+0xc84>
   826ee:	e4e3      	b.n	820b8 <_vfiprintf_r+0x5dc>
   826f0:	9810      	ldr	r0, [sp, #64]	; 0x40
   826f2:	4e1a      	ldr	r6, [pc, #104]	; (8275c <_vfiprintf_r+0xc80>)
   826f4:	3001      	adds	r0, #1
   826f6:	e60e      	b.n	82316 <_vfiprintf_r+0x83a>
   826f8:	4686      	mov	lr, r0
   826fa:	4d17      	ldr	r5, [pc, #92]	; (82758 <_vfiprintf_r+0xc7c>)
   826fc:	f7ff bbe2 	b.w	81ec4 <_vfiprintf_r+0x3e8>
   82700:	9405      	str	r4, [sp, #20]
   82702:	9507      	str	r5, [sp, #28]
   82704:	9302      	str	r3, [sp, #8]
   82706:	4604      	mov	r4, r0
   82708:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8270c:	f7ff bb3e 	b.w	81d8c <_vfiprintf_r+0x2b0>
   82710:	9806      	ldr	r0, [sp, #24]
   82712:	aa0f      	add	r2, sp, #60	; 0x3c
   82714:	4659      	mov	r1, fp
   82716:	f7ff f9a1 	bl	81a5c <__sprint_r.part.0>
   8271a:	2800      	cmp	r0, #0
   8271c:	f43f ae2e 	beq.w	8237c <_vfiprintf_r+0x8a0>
   82720:	e62e      	b.n	82380 <_vfiprintf_r+0x8a4>
   82722:	9907      	ldr	r1, [sp, #28]
   82724:	f898 2001 	ldrb.w	r2, [r8, #1]
   82728:	680c      	ldr	r4, [r1, #0]
   8272a:	3104      	adds	r1, #4
   8272c:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   82730:	46b8      	mov	r8, r7
   82732:	9107      	str	r1, [sp, #28]
   82734:	f7ff ba44 	b.w	81bc0 <_vfiprintf_r+0xe4>
   82738:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8273c:	e4a7      	b.n	8208e <_vfiprintf_r+0x5b2>
   8273e:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82742:	e521      	b.n	82188 <_vfiprintf_r+0x6ac>
   82744:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82748:	e47c      	b.n	82044 <_vfiprintf_r+0x568>
   8274a:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8274e:	e43f      	b.n	81fd0 <_vfiprintf_r+0x4f4>
   82750:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82754:	f7ff bbfa 	b.w	81f4c <_vfiprintf_r+0x470>
   82758:	000846bc 	.word	0x000846bc
   8275c:	000846ac 	.word	0x000846ac
   82760:	000846a4 	.word	0x000846a4

00082764 <__sbprintf>:
   82764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82768:	460c      	mov	r4, r1
   8276a:	f04f 0e00 	mov.w	lr, #0
   8276e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82772:	4606      	mov	r6, r0
   82774:	4617      	mov	r7, r2
   82776:	4698      	mov	r8, r3
   82778:	6e62      	ldr	r2, [r4, #100]	; 0x64
   8277a:	89e3      	ldrh	r3, [r4, #14]
   8277c:	8989      	ldrh	r1, [r1, #12]
   8277e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82782:	f021 0102 	bic.w	r1, r1, #2
   82786:	9219      	str	r2, [sp, #100]	; 0x64
   82788:	f8ad 300e 	strh.w	r3, [sp, #14]
   8278c:	69e2      	ldr	r2, [r4, #28]
   8278e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82790:	f8ad 100c 	strh.w	r1, [sp, #12]
   82794:	a816      	add	r0, sp, #88	; 0x58
   82796:	a91a      	add	r1, sp, #104	; 0x68
   82798:	f8cd e018 	str.w	lr, [sp, #24]
   8279c:	9207      	str	r2, [sp, #28]
   8279e:	9309      	str	r3, [sp, #36]	; 0x24
   827a0:	9100      	str	r1, [sp, #0]
   827a2:	9104      	str	r1, [sp, #16]
   827a4:	9502      	str	r5, [sp, #8]
   827a6:	9505      	str	r5, [sp, #20]
   827a8:	f000 fd44 	bl	83234 <__retarget_lock_init_recursive>
   827ac:	4643      	mov	r3, r8
   827ae:	463a      	mov	r2, r7
   827b0:	4669      	mov	r1, sp
   827b2:	4630      	mov	r0, r6
   827b4:	f7ff f992 	bl	81adc <_vfiprintf_r>
   827b8:	1e05      	subs	r5, r0, #0
   827ba:	db07      	blt.n	827cc <__sbprintf+0x68>
   827bc:	4630      	mov	r0, r6
   827be:	4669      	mov	r1, sp
   827c0:	f000 f924 	bl	82a0c <_fflush_r>
   827c4:	2800      	cmp	r0, #0
   827c6:	bf18      	it	ne
   827c8:	f04f 35ff 	movne.w	r5, #4294967295
   827cc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   827d0:	065b      	lsls	r3, r3, #25
   827d2:	d503      	bpl.n	827dc <__sbprintf+0x78>
   827d4:	89a3      	ldrh	r3, [r4, #12]
   827d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   827da:	81a3      	strh	r3, [r4, #12]
   827dc:	9816      	ldr	r0, [sp, #88]	; 0x58
   827de:	f000 fd2b 	bl	83238 <__retarget_lock_close_recursive>
   827e2:	4628      	mov	r0, r5
   827e4:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   827e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000827ec <__swsetup_r>:
   827ec:	b538      	push	{r3, r4, r5, lr}
   827ee:	4b30      	ldr	r3, [pc, #192]	; (828b0 <__swsetup_r+0xc4>)
   827f0:	4605      	mov	r5, r0
   827f2:	6818      	ldr	r0, [r3, #0]
   827f4:	460c      	mov	r4, r1
   827f6:	b110      	cbz	r0, 827fe <__swsetup_r+0x12>
   827f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   827fa:	2b00      	cmp	r3, #0
   827fc:	d038      	beq.n	82870 <__swsetup_r+0x84>
   827fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82802:	b293      	uxth	r3, r2
   82804:	0718      	lsls	r0, r3, #28
   82806:	d50c      	bpl.n	82822 <__swsetup_r+0x36>
   82808:	6920      	ldr	r0, [r4, #16]
   8280a:	b1a8      	cbz	r0, 82838 <__swsetup_r+0x4c>
   8280c:	f013 0201 	ands.w	r2, r3, #1
   82810:	d01e      	beq.n	82850 <__swsetup_r+0x64>
   82812:	2200      	movs	r2, #0
   82814:	6963      	ldr	r3, [r4, #20]
   82816:	60a2      	str	r2, [r4, #8]
   82818:	425b      	negs	r3, r3
   8281a:	61a3      	str	r3, [r4, #24]
   8281c:	b1f0      	cbz	r0, 8285c <__swsetup_r+0x70>
   8281e:	2000      	movs	r0, #0
   82820:	bd38      	pop	{r3, r4, r5, pc}
   82822:	06d9      	lsls	r1, r3, #27
   82824:	d53b      	bpl.n	8289e <__swsetup_r+0xb2>
   82826:	0758      	lsls	r0, r3, #29
   82828:	d425      	bmi.n	82876 <__swsetup_r+0x8a>
   8282a:	6920      	ldr	r0, [r4, #16]
   8282c:	f042 0308 	orr.w	r3, r2, #8
   82830:	81a3      	strh	r3, [r4, #12]
   82832:	b29b      	uxth	r3, r3
   82834:	2800      	cmp	r0, #0
   82836:	d1e9      	bne.n	8280c <__swsetup_r+0x20>
   82838:	f403 7220 	and.w	r2, r3, #640	; 0x280
   8283c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   82840:	d0e4      	beq.n	8280c <__swsetup_r+0x20>
   82842:	4628      	mov	r0, r5
   82844:	4621      	mov	r1, r4
   82846:	f000 fd2b 	bl	832a0 <__smakebuf_r>
   8284a:	89a3      	ldrh	r3, [r4, #12]
   8284c:	6920      	ldr	r0, [r4, #16]
   8284e:	e7dd      	b.n	8280c <__swsetup_r+0x20>
   82850:	0799      	lsls	r1, r3, #30
   82852:	bf58      	it	pl
   82854:	6962      	ldrpl	r2, [r4, #20]
   82856:	60a2      	str	r2, [r4, #8]
   82858:	2800      	cmp	r0, #0
   8285a:	d1e0      	bne.n	8281e <__swsetup_r+0x32>
   8285c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82860:	061a      	lsls	r2, r3, #24
   82862:	d5dd      	bpl.n	82820 <__swsetup_r+0x34>
   82864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82868:	81a3      	strh	r3, [r4, #12]
   8286a:	f04f 30ff 	mov.w	r0, #4294967295
   8286e:	bd38      	pop	{r3, r4, r5, pc}
   82870:	f000 f924 	bl	82abc <__sinit>
   82874:	e7c3      	b.n	827fe <__swsetup_r+0x12>
   82876:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82878:	b151      	cbz	r1, 82890 <__swsetup_r+0xa4>
   8287a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8287e:	4299      	cmp	r1, r3
   82880:	d004      	beq.n	8288c <__swsetup_r+0xa0>
   82882:	4628      	mov	r0, r5
   82884:	f000 fa40 	bl	82d08 <_free_r>
   82888:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8288c:	2300      	movs	r3, #0
   8288e:	6323      	str	r3, [r4, #48]	; 0x30
   82890:	2300      	movs	r3, #0
   82892:	6920      	ldr	r0, [r4, #16]
   82894:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   82898:	e884 0009 	stmia.w	r4, {r0, r3}
   8289c:	e7c6      	b.n	8282c <__swsetup_r+0x40>
   8289e:	2309      	movs	r3, #9
   828a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   828a4:	602b      	str	r3, [r5, #0]
   828a6:	f04f 30ff 	mov.w	r0, #4294967295
   828aa:	81a2      	strh	r2, [r4, #12]
   828ac:	bd38      	pop	{r3, r4, r5, pc}
   828ae:	bf00      	nop
   828b0:	20070134 	.word	0x20070134

000828b4 <register_fini>:
   828b4:	4b02      	ldr	r3, [pc, #8]	; (828c0 <register_fini+0xc>)
   828b6:	b113      	cbz	r3, 828be <register_fini+0xa>
   828b8:	4802      	ldr	r0, [pc, #8]	; (828c4 <register_fini+0x10>)
   828ba:	f000 b805 	b.w	828c8 <atexit>
   828be:	4770      	bx	lr
   828c0:	00000000 	.word	0x00000000
   828c4:	00082b35 	.word	0x00082b35

000828c8 <atexit>:
   828c8:	2300      	movs	r3, #0
   828ca:	4601      	mov	r1, r0
   828cc:	461a      	mov	r2, r3
   828ce:	4618      	mov	r0, r3
   828d0:	f001 bb56 	b.w	83f80 <__register_exitproc>

000828d4 <__sflush_r>:
   828d4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   828d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   828dc:	b29a      	uxth	r2, r3
   828de:	460d      	mov	r5, r1
   828e0:	0711      	lsls	r1, r2, #28
   828e2:	4680      	mov	r8, r0
   828e4:	d43a      	bmi.n	8295c <__sflush_r+0x88>
   828e6:	686a      	ldr	r2, [r5, #4]
   828e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   828ec:	2a00      	cmp	r2, #0
   828ee:	81ab      	strh	r3, [r5, #12]
   828f0:	dd70      	ble.n	829d4 <__sflush_r+0x100>
   828f2:	6aac      	ldr	r4, [r5, #40]	; 0x28
   828f4:	2c00      	cmp	r4, #0
   828f6:	d04a      	beq.n	8298e <__sflush_r+0xba>
   828f8:	2200      	movs	r2, #0
   828fa:	b29b      	uxth	r3, r3
   828fc:	f8d8 6000 	ldr.w	r6, [r8]
   82900:	f8c8 2000 	str.w	r2, [r8]
   82904:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   82908:	d068      	beq.n	829dc <__sflush_r+0x108>
   8290a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8290c:	075f      	lsls	r7, r3, #29
   8290e:	d505      	bpl.n	8291c <__sflush_r+0x48>
   82910:	6869      	ldr	r1, [r5, #4]
   82912:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82914:	1a52      	subs	r2, r2, r1
   82916:	b10b      	cbz	r3, 8291c <__sflush_r+0x48>
   82918:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8291a:	1ad2      	subs	r2, r2, r3
   8291c:	2300      	movs	r3, #0
   8291e:	69e9      	ldr	r1, [r5, #28]
   82920:	4640      	mov	r0, r8
   82922:	47a0      	blx	r4
   82924:	1c44      	adds	r4, r0, #1
   82926:	d03d      	beq.n	829a4 <__sflush_r+0xd0>
   82928:	2100      	movs	r1, #0
   8292a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   8292e:	692a      	ldr	r2, [r5, #16]
   82930:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82934:	81ab      	strh	r3, [r5, #12]
   82936:	04db      	lsls	r3, r3, #19
   82938:	6069      	str	r1, [r5, #4]
   8293a:	602a      	str	r2, [r5, #0]
   8293c:	d448      	bmi.n	829d0 <__sflush_r+0xfc>
   8293e:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82940:	f8c8 6000 	str.w	r6, [r8]
   82944:	b319      	cbz	r1, 8298e <__sflush_r+0xba>
   82946:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8294a:	4299      	cmp	r1, r3
   8294c:	d002      	beq.n	82954 <__sflush_r+0x80>
   8294e:	4640      	mov	r0, r8
   82950:	f000 f9da 	bl	82d08 <_free_r>
   82954:	2000      	movs	r0, #0
   82956:	6328      	str	r0, [r5, #48]	; 0x30
   82958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8295c:	692e      	ldr	r6, [r5, #16]
   8295e:	b1b6      	cbz	r6, 8298e <__sflush_r+0xba>
   82960:	0791      	lsls	r1, r2, #30
   82962:	bf18      	it	ne
   82964:	2300      	movne	r3, #0
   82966:	682c      	ldr	r4, [r5, #0]
   82968:	bf08      	it	eq
   8296a:	696b      	ldreq	r3, [r5, #20]
   8296c:	602e      	str	r6, [r5, #0]
   8296e:	1ba4      	subs	r4, r4, r6
   82970:	60ab      	str	r3, [r5, #8]
   82972:	e00a      	b.n	8298a <__sflush_r+0xb6>
   82974:	4623      	mov	r3, r4
   82976:	4632      	mov	r2, r6
   82978:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8297a:	69e9      	ldr	r1, [r5, #28]
   8297c:	4640      	mov	r0, r8
   8297e:	47b8      	blx	r7
   82980:	2800      	cmp	r0, #0
   82982:	eba4 0400 	sub.w	r4, r4, r0
   82986:	4406      	add	r6, r0
   82988:	dd04      	ble.n	82994 <__sflush_r+0xc0>
   8298a:	2c00      	cmp	r4, #0
   8298c:	dcf2      	bgt.n	82974 <__sflush_r+0xa0>
   8298e:	2000      	movs	r0, #0
   82990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82994:	89ab      	ldrh	r3, [r5, #12]
   82996:	f04f 30ff 	mov.w	r0, #4294967295
   8299a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8299e:	81ab      	strh	r3, [r5, #12]
   829a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   829a4:	f8d8 4000 	ldr.w	r4, [r8]
   829a8:	2c1d      	cmp	r4, #29
   829aa:	d8f3      	bhi.n	82994 <__sflush_r+0xc0>
   829ac:	4b16      	ldr	r3, [pc, #88]	; (82a08 <__sflush_r+0x134>)
   829ae:	40e3      	lsrs	r3, r4
   829b0:	43db      	mvns	r3, r3
   829b2:	f013 0301 	ands.w	r3, r3, #1
   829b6:	d1ed      	bne.n	82994 <__sflush_r+0xc0>
   829b8:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   829bc:	6929      	ldr	r1, [r5, #16]
   829be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   829c2:	81aa      	strh	r2, [r5, #12]
   829c4:	04d2      	lsls	r2, r2, #19
   829c6:	606b      	str	r3, [r5, #4]
   829c8:	6029      	str	r1, [r5, #0]
   829ca:	d5b8      	bpl.n	8293e <__sflush_r+0x6a>
   829cc:	2c00      	cmp	r4, #0
   829ce:	d1b6      	bne.n	8293e <__sflush_r+0x6a>
   829d0:	6528      	str	r0, [r5, #80]	; 0x50
   829d2:	e7b4      	b.n	8293e <__sflush_r+0x6a>
   829d4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   829d6:	2a00      	cmp	r2, #0
   829d8:	dc8b      	bgt.n	828f2 <__sflush_r+0x1e>
   829da:	e7d8      	b.n	8298e <__sflush_r+0xba>
   829dc:	2301      	movs	r3, #1
   829de:	69e9      	ldr	r1, [r5, #28]
   829e0:	4640      	mov	r0, r8
   829e2:	47a0      	blx	r4
   829e4:	1c43      	adds	r3, r0, #1
   829e6:	4602      	mov	r2, r0
   829e8:	d002      	beq.n	829f0 <__sflush_r+0x11c>
   829ea:	89ab      	ldrh	r3, [r5, #12]
   829ec:	6aac      	ldr	r4, [r5, #40]	; 0x28
   829ee:	e78d      	b.n	8290c <__sflush_r+0x38>
   829f0:	f8d8 3000 	ldr.w	r3, [r8]
   829f4:	2b00      	cmp	r3, #0
   829f6:	d0f8      	beq.n	829ea <__sflush_r+0x116>
   829f8:	2b1d      	cmp	r3, #29
   829fa:	d001      	beq.n	82a00 <__sflush_r+0x12c>
   829fc:	2b16      	cmp	r3, #22
   829fe:	d1c9      	bne.n	82994 <__sflush_r+0xc0>
   82a00:	f8c8 6000 	str.w	r6, [r8]
   82a04:	e7c3      	b.n	8298e <__sflush_r+0xba>
   82a06:	bf00      	nop
   82a08:	20400001 	.word	0x20400001

00082a0c <_fflush_r>:
   82a0c:	b538      	push	{r3, r4, r5, lr}
   82a0e:	460d      	mov	r5, r1
   82a10:	4604      	mov	r4, r0
   82a12:	b108      	cbz	r0, 82a18 <_fflush_r+0xc>
   82a14:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82a16:	b1bb      	cbz	r3, 82a48 <_fflush_r+0x3c>
   82a18:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82a1c:	b188      	cbz	r0, 82a42 <_fflush_r+0x36>
   82a1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82a20:	07db      	lsls	r3, r3, #31
   82a22:	d401      	bmi.n	82a28 <_fflush_r+0x1c>
   82a24:	0581      	lsls	r1, r0, #22
   82a26:	d517      	bpl.n	82a58 <_fflush_r+0x4c>
   82a28:	4620      	mov	r0, r4
   82a2a:	4629      	mov	r1, r5
   82a2c:	f7ff ff52 	bl	828d4 <__sflush_r>
   82a30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82a32:	4604      	mov	r4, r0
   82a34:	07da      	lsls	r2, r3, #31
   82a36:	d402      	bmi.n	82a3e <_fflush_r+0x32>
   82a38:	89ab      	ldrh	r3, [r5, #12]
   82a3a:	059b      	lsls	r3, r3, #22
   82a3c:	d507      	bpl.n	82a4e <_fflush_r+0x42>
   82a3e:	4620      	mov	r0, r4
   82a40:	bd38      	pop	{r3, r4, r5, pc}
   82a42:	4604      	mov	r4, r0
   82a44:	4620      	mov	r0, r4
   82a46:	bd38      	pop	{r3, r4, r5, pc}
   82a48:	f000 f838 	bl	82abc <__sinit>
   82a4c:	e7e4      	b.n	82a18 <_fflush_r+0xc>
   82a4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82a50:	f000 fbf6 	bl	83240 <__retarget_lock_release_recursive>
   82a54:	4620      	mov	r0, r4
   82a56:	bd38      	pop	{r3, r4, r5, pc}
   82a58:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82a5a:	f000 fbef 	bl	8323c <__retarget_lock_acquire_recursive>
   82a5e:	e7e3      	b.n	82a28 <_fflush_r+0x1c>

00082a60 <_cleanup_r>:
   82a60:	4901      	ldr	r1, [pc, #4]	; (82a68 <_cleanup_r+0x8>)
   82a62:	f000 bbb1 	b.w	831c8 <_fwalk_reent>
   82a66:	bf00      	nop
   82a68:	00084069 	.word	0x00084069

00082a6c <std.isra.0>:
   82a6c:	2300      	movs	r3, #0
   82a6e:	b510      	push	{r4, lr}
   82a70:	4604      	mov	r4, r0
   82a72:	8181      	strh	r1, [r0, #12]
   82a74:	81c2      	strh	r2, [r0, #14]
   82a76:	6003      	str	r3, [r0, #0]
   82a78:	6043      	str	r3, [r0, #4]
   82a7a:	6083      	str	r3, [r0, #8]
   82a7c:	6643      	str	r3, [r0, #100]	; 0x64
   82a7e:	6103      	str	r3, [r0, #16]
   82a80:	6143      	str	r3, [r0, #20]
   82a82:	6183      	str	r3, [r0, #24]
   82a84:	4619      	mov	r1, r3
   82a86:	2208      	movs	r2, #8
   82a88:	305c      	adds	r0, #92	; 0x5c
   82a8a:	f7fe fe9b 	bl	817c4 <memset>
   82a8e:	4807      	ldr	r0, [pc, #28]	; (82aac <std.isra.0+0x40>)
   82a90:	4907      	ldr	r1, [pc, #28]	; (82ab0 <std.isra.0+0x44>)
   82a92:	4a08      	ldr	r2, [pc, #32]	; (82ab4 <std.isra.0+0x48>)
   82a94:	4b08      	ldr	r3, [pc, #32]	; (82ab8 <std.isra.0+0x4c>)
   82a96:	6220      	str	r0, [r4, #32]
   82a98:	61e4      	str	r4, [r4, #28]
   82a9a:	6261      	str	r1, [r4, #36]	; 0x24
   82a9c:	62a2      	str	r2, [r4, #40]	; 0x28
   82a9e:	62e3      	str	r3, [r4, #44]	; 0x2c
   82aa0:	f104 0058 	add.w	r0, r4, #88	; 0x58
   82aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82aa8:	f000 bbc4 	b.w	83234 <__retarget_lock_init_recursive>
   82aac:	00083db1 	.word	0x00083db1
   82ab0:	00083dd5 	.word	0x00083dd5
   82ab4:	00083e11 	.word	0x00083e11
   82ab8:	00083e31 	.word	0x00083e31

00082abc <__sinit>:
   82abc:	b510      	push	{r4, lr}
   82abe:	4604      	mov	r4, r0
   82ac0:	4814      	ldr	r0, [pc, #80]	; (82b14 <__sinit+0x58>)
   82ac2:	f000 fbbb 	bl	8323c <__retarget_lock_acquire_recursive>
   82ac6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82ac8:	b9fa      	cbnz	r2, 82b0a <__sinit+0x4e>
   82aca:	2003      	movs	r0, #3
   82acc:	4912      	ldr	r1, [pc, #72]	; (82b18 <__sinit+0x5c>)
   82ace:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   82ad2:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   82ad6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   82ada:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   82ade:	63e1      	str	r1, [r4, #60]	; 0x3c
   82ae0:	6860      	ldr	r0, [r4, #4]
   82ae2:	2104      	movs	r1, #4
   82ae4:	f7ff ffc2 	bl	82a6c <std.isra.0>
   82ae8:	68a0      	ldr	r0, [r4, #8]
   82aea:	2201      	movs	r2, #1
   82aec:	2109      	movs	r1, #9
   82aee:	f7ff ffbd 	bl	82a6c <std.isra.0>
   82af2:	68e0      	ldr	r0, [r4, #12]
   82af4:	2202      	movs	r2, #2
   82af6:	2112      	movs	r1, #18
   82af8:	f7ff ffb8 	bl	82a6c <std.isra.0>
   82afc:	2301      	movs	r3, #1
   82afe:	4805      	ldr	r0, [pc, #20]	; (82b14 <__sinit+0x58>)
   82b00:	63a3      	str	r3, [r4, #56]	; 0x38
   82b02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82b06:	f000 bb9b 	b.w	83240 <__retarget_lock_release_recursive>
   82b0a:	4802      	ldr	r0, [pc, #8]	; (82b14 <__sinit+0x58>)
   82b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82b10:	f000 bb96 	b.w	83240 <__retarget_lock_release_recursive>
   82b14:	20070cb8 	.word	0x20070cb8
   82b18:	00082a61 	.word	0x00082a61

00082b1c <__sfp_lock_acquire>:
   82b1c:	4801      	ldr	r0, [pc, #4]	; (82b24 <__sfp_lock_acquire+0x8>)
   82b1e:	f000 bb8d 	b.w	8323c <__retarget_lock_acquire_recursive>
   82b22:	bf00      	nop
   82b24:	20070ccc 	.word	0x20070ccc

00082b28 <__sfp_lock_release>:
   82b28:	4801      	ldr	r0, [pc, #4]	; (82b30 <__sfp_lock_release+0x8>)
   82b2a:	f000 bb89 	b.w	83240 <__retarget_lock_release_recursive>
   82b2e:	bf00      	nop
   82b30:	20070ccc 	.word	0x20070ccc

00082b34 <__libc_fini_array>:
   82b34:	b538      	push	{r3, r4, r5, lr}
   82b36:	4c0a      	ldr	r4, [pc, #40]	; (82b60 <__libc_fini_array+0x2c>)
   82b38:	4d0a      	ldr	r5, [pc, #40]	; (82b64 <__libc_fini_array+0x30>)
   82b3a:	1b64      	subs	r4, r4, r5
   82b3c:	10a4      	asrs	r4, r4, #2
   82b3e:	d00a      	beq.n	82b56 <__libc_fini_array+0x22>
   82b40:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82b44:	3b01      	subs	r3, #1
   82b46:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82b4a:	3c01      	subs	r4, #1
   82b4c:	f855 3904 	ldr.w	r3, [r5], #-4
   82b50:	4798      	blx	r3
   82b52:	2c00      	cmp	r4, #0
   82b54:	d1f9      	bne.n	82b4a <__libc_fini_array+0x16>
   82b56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82b5a:	f001 be4b 	b.w	847f4 <_fini>
   82b5e:	bf00      	nop
   82b60:	00084804 	.word	0x00084804
   82b64:	00084800 	.word	0x00084800

00082b68 <__fputwc>:
   82b68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82b6c:	b083      	sub	sp, #12
   82b6e:	4607      	mov	r7, r0
   82b70:	4688      	mov	r8, r1
   82b72:	4614      	mov	r4, r2
   82b74:	f000 fb50 	bl	83218 <__locale_mb_cur_max>
   82b78:	2801      	cmp	r0, #1
   82b7a:	d033      	beq.n	82be4 <__fputwc+0x7c>
   82b7c:	4642      	mov	r2, r8
   82b7e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82b82:	a901      	add	r1, sp, #4
   82b84:	4638      	mov	r0, r7
   82b86:	f001 f9af 	bl	83ee8 <_wcrtomb_r>
   82b8a:	1c42      	adds	r2, r0, #1
   82b8c:	4606      	mov	r6, r0
   82b8e:	d022      	beq.n	82bd6 <__fputwc+0x6e>
   82b90:	b390      	cbz	r0, 82bf8 <__fputwc+0x90>
   82b92:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82b96:	2500      	movs	r5, #0
   82b98:	f10d 0904 	add.w	r9, sp, #4
   82b9c:	e008      	b.n	82bb0 <__fputwc+0x48>
   82b9e:	6823      	ldr	r3, [r4, #0]
   82ba0:	1c5a      	adds	r2, r3, #1
   82ba2:	6022      	str	r2, [r4, #0]
   82ba4:	7019      	strb	r1, [r3, #0]
   82ba6:	3501      	adds	r5, #1
   82ba8:	42b5      	cmp	r5, r6
   82baa:	d225      	bcs.n	82bf8 <__fputwc+0x90>
   82bac:	f815 1009 	ldrb.w	r1, [r5, r9]
   82bb0:	68a3      	ldr	r3, [r4, #8]
   82bb2:	3b01      	subs	r3, #1
   82bb4:	2b00      	cmp	r3, #0
   82bb6:	60a3      	str	r3, [r4, #8]
   82bb8:	daf1      	bge.n	82b9e <__fputwc+0x36>
   82bba:	69a2      	ldr	r2, [r4, #24]
   82bbc:	4293      	cmp	r3, r2
   82bbe:	db01      	blt.n	82bc4 <__fputwc+0x5c>
   82bc0:	290a      	cmp	r1, #10
   82bc2:	d1ec      	bne.n	82b9e <__fputwc+0x36>
   82bc4:	4622      	mov	r2, r4
   82bc6:	4638      	mov	r0, r7
   82bc8:	f001 f936 	bl	83e38 <__swbuf_r>
   82bcc:	1c43      	adds	r3, r0, #1
   82bce:	d1ea      	bne.n	82ba6 <__fputwc+0x3e>
   82bd0:	b003      	add	sp, #12
   82bd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82bd6:	89a3      	ldrh	r3, [r4, #12]
   82bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82bdc:	81a3      	strh	r3, [r4, #12]
   82bde:	b003      	add	sp, #12
   82be0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82be4:	f108 33ff 	add.w	r3, r8, #4294967295
   82be8:	2bfe      	cmp	r3, #254	; 0xfe
   82bea:	d8c7      	bhi.n	82b7c <__fputwc+0x14>
   82bec:	fa5f f188 	uxtb.w	r1, r8
   82bf0:	4606      	mov	r6, r0
   82bf2:	f88d 1004 	strb.w	r1, [sp, #4]
   82bf6:	e7ce      	b.n	82b96 <__fputwc+0x2e>
   82bf8:	4640      	mov	r0, r8
   82bfa:	b003      	add	sp, #12
   82bfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00082c00 <_fputwc_r>:
   82c00:	b530      	push	{r4, r5, lr}
   82c02:	6e53      	ldr	r3, [r2, #100]	; 0x64
   82c04:	4614      	mov	r4, r2
   82c06:	f013 0f01 	tst.w	r3, #1
   82c0a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   82c0e:	b083      	sub	sp, #12
   82c10:	4605      	mov	r5, r0
   82c12:	b29a      	uxth	r2, r3
   82c14:	d101      	bne.n	82c1a <_fputwc_r+0x1a>
   82c16:	0590      	lsls	r0, r2, #22
   82c18:	d51c      	bpl.n	82c54 <_fputwc_r+0x54>
   82c1a:	0490      	lsls	r0, r2, #18
   82c1c:	d406      	bmi.n	82c2c <_fputwc_r+0x2c>
   82c1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
   82c20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82c24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82c28:	81a3      	strh	r3, [r4, #12]
   82c2a:	6662      	str	r2, [r4, #100]	; 0x64
   82c2c:	4628      	mov	r0, r5
   82c2e:	4622      	mov	r2, r4
   82c30:	f7ff ff9a 	bl	82b68 <__fputwc>
   82c34:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82c36:	4605      	mov	r5, r0
   82c38:	07da      	lsls	r2, r3, #31
   82c3a:	d402      	bmi.n	82c42 <_fputwc_r+0x42>
   82c3c:	89a3      	ldrh	r3, [r4, #12]
   82c3e:	059b      	lsls	r3, r3, #22
   82c40:	d502      	bpl.n	82c48 <_fputwc_r+0x48>
   82c42:	4628      	mov	r0, r5
   82c44:	b003      	add	sp, #12
   82c46:	bd30      	pop	{r4, r5, pc}
   82c48:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82c4a:	f000 faf9 	bl	83240 <__retarget_lock_release_recursive>
   82c4e:	4628      	mov	r0, r5
   82c50:	b003      	add	sp, #12
   82c52:	bd30      	pop	{r4, r5, pc}
   82c54:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82c56:	9101      	str	r1, [sp, #4]
   82c58:	f000 faf0 	bl	8323c <__retarget_lock_acquire_recursive>
   82c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82c60:	9901      	ldr	r1, [sp, #4]
   82c62:	b29a      	uxth	r2, r3
   82c64:	e7d9      	b.n	82c1a <_fputwc_r+0x1a>
   82c66:	bf00      	nop

00082c68 <_malloc_trim_r>:
   82c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82c6a:	460c      	mov	r4, r1
   82c6c:	4f23      	ldr	r7, [pc, #140]	; (82cfc <_malloc_trim_r+0x94>)
   82c6e:	4606      	mov	r6, r0
   82c70:	f000 feca 	bl	83a08 <__malloc_lock>
   82c74:	68bb      	ldr	r3, [r7, #8]
   82c76:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   82c7a:	685d      	ldr	r5, [r3, #4]
   82c7c:	310f      	adds	r1, #15
   82c7e:	f025 0503 	bic.w	r5, r5, #3
   82c82:	4429      	add	r1, r5
   82c84:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82c88:	f021 010f 	bic.w	r1, r1, #15
   82c8c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   82c90:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   82c94:	db07      	blt.n	82ca6 <_malloc_trim_r+0x3e>
   82c96:	2100      	movs	r1, #0
   82c98:	4630      	mov	r0, r6
   82c9a:	f001 f877 	bl	83d8c <_sbrk_r>
   82c9e:	68bb      	ldr	r3, [r7, #8]
   82ca0:	442b      	add	r3, r5
   82ca2:	4298      	cmp	r0, r3
   82ca4:	d004      	beq.n	82cb0 <_malloc_trim_r+0x48>
   82ca6:	4630      	mov	r0, r6
   82ca8:	f000 feb4 	bl	83a14 <__malloc_unlock>
   82cac:	2000      	movs	r0, #0
   82cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82cb0:	4261      	negs	r1, r4
   82cb2:	4630      	mov	r0, r6
   82cb4:	f001 f86a 	bl	83d8c <_sbrk_r>
   82cb8:	3001      	adds	r0, #1
   82cba:	d00d      	beq.n	82cd8 <_malloc_trim_r+0x70>
   82cbc:	4b10      	ldr	r3, [pc, #64]	; (82d00 <_malloc_trim_r+0x98>)
   82cbe:	68ba      	ldr	r2, [r7, #8]
   82cc0:	6819      	ldr	r1, [r3, #0]
   82cc2:	1b2d      	subs	r5, r5, r4
   82cc4:	f045 0501 	orr.w	r5, r5, #1
   82cc8:	4630      	mov	r0, r6
   82cca:	1b09      	subs	r1, r1, r4
   82ccc:	6055      	str	r5, [r2, #4]
   82cce:	6019      	str	r1, [r3, #0]
   82cd0:	f000 fea0 	bl	83a14 <__malloc_unlock>
   82cd4:	2001      	movs	r0, #1
   82cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82cd8:	2100      	movs	r1, #0
   82cda:	4630      	mov	r0, r6
   82cdc:	f001 f856 	bl	83d8c <_sbrk_r>
   82ce0:	68ba      	ldr	r2, [r7, #8]
   82ce2:	1a83      	subs	r3, r0, r2
   82ce4:	2b0f      	cmp	r3, #15
   82ce6:	ddde      	ble.n	82ca6 <_malloc_trim_r+0x3e>
   82ce8:	4c06      	ldr	r4, [pc, #24]	; (82d04 <_malloc_trim_r+0x9c>)
   82cea:	4905      	ldr	r1, [pc, #20]	; (82d00 <_malloc_trim_r+0x98>)
   82cec:	6824      	ldr	r4, [r4, #0]
   82cee:	f043 0301 	orr.w	r3, r3, #1
   82cf2:	1b00      	subs	r0, r0, r4
   82cf4:	6053      	str	r3, [r2, #4]
   82cf6:	6008      	str	r0, [r1, #0]
   82cf8:	e7d5      	b.n	82ca6 <_malloc_trim_r+0x3e>
   82cfa:	bf00      	nop
   82cfc:	200706d0 	.word	0x200706d0
   82d00:	20070c00 	.word	0x20070c00
   82d04:	20070ad8 	.word	0x20070ad8

00082d08 <_free_r>:
   82d08:	2900      	cmp	r1, #0
   82d0a:	d044      	beq.n	82d96 <_free_r+0x8e>
   82d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82d10:	460d      	mov	r5, r1
   82d12:	4680      	mov	r8, r0
   82d14:	f000 fe78 	bl	83a08 <__malloc_lock>
   82d18:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82d1c:	4969      	ldr	r1, [pc, #420]	; (82ec4 <_free_r+0x1bc>)
   82d1e:	f1a5 0408 	sub.w	r4, r5, #8
   82d22:	f027 0301 	bic.w	r3, r7, #1
   82d26:	18e2      	adds	r2, r4, r3
   82d28:	688e      	ldr	r6, [r1, #8]
   82d2a:	6850      	ldr	r0, [r2, #4]
   82d2c:	42b2      	cmp	r2, r6
   82d2e:	f020 0003 	bic.w	r0, r0, #3
   82d32:	d05e      	beq.n	82df2 <_free_r+0xea>
   82d34:	07fe      	lsls	r6, r7, #31
   82d36:	6050      	str	r0, [r2, #4]
   82d38:	d40b      	bmi.n	82d52 <_free_r+0x4a>
   82d3a:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82d3e:	f101 0e08 	add.w	lr, r1, #8
   82d42:	1be4      	subs	r4, r4, r7
   82d44:	68a5      	ldr	r5, [r4, #8]
   82d46:	443b      	add	r3, r7
   82d48:	4575      	cmp	r5, lr
   82d4a:	d06d      	beq.n	82e28 <_free_r+0x120>
   82d4c:	68e7      	ldr	r7, [r4, #12]
   82d4e:	60ef      	str	r7, [r5, #12]
   82d50:	60bd      	str	r5, [r7, #8]
   82d52:	1815      	adds	r5, r2, r0
   82d54:	686d      	ldr	r5, [r5, #4]
   82d56:	07ed      	lsls	r5, r5, #31
   82d58:	d53e      	bpl.n	82dd8 <_free_r+0xd0>
   82d5a:	f043 0201 	orr.w	r2, r3, #1
   82d5e:	6062      	str	r2, [r4, #4]
   82d60:	50e3      	str	r3, [r4, r3]
   82d62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82d66:	d217      	bcs.n	82d98 <_free_r+0x90>
   82d68:	2201      	movs	r2, #1
   82d6a:	08db      	lsrs	r3, r3, #3
   82d6c:	1098      	asrs	r0, r3, #2
   82d6e:	684d      	ldr	r5, [r1, #4]
   82d70:	4413      	add	r3, r2
   82d72:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   82d76:	4082      	lsls	r2, r0
   82d78:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   82d7c:	432a      	orrs	r2, r5
   82d7e:	3808      	subs	r0, #8
   82d80:	60e0      	str	r0, [r4, #12]
   82d82:	60a7      	str	r7, [r4, #8]
   82d84:	604a      	str	r2, [r1, #4]
   82d86:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82d8a:	60fc      	str	r4, [r7, #12]
   82d8c:	4640      	mov	r0, r8
   82d8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82d92:	f000 be3f 	b.w	83a14 <__malloc_unlock>
   82d96:	4770      	bx	lr
   82d98:	0a5a      	lsrs	r2, r3, #9
   82d9a:	2a04      	cmp	r2, #4
   82d9c:	d852      	bhi.n	82e44 <_free_r+0x13c>
   82d9e:	099a      	lsrs	r2, r3, #6
   82da0:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82da4:	00ff      	lsls	r7, r7, #3
   82da6:	f102 0538 	add.w	r5, r2, #56	; 0x38
   82daa:	19c8      	adds	r0, r1, r7
   82dac:	59ca      	ldr	r2, [r1, r7]
   82dae:	3808      	subs	r0, #8
   82db0:	4290      	cmp	r0, r2
   82db2:	d04f      	beq.n	82e54 <_free_r+0x14c>
   82db4:	6851      	ldr	r1, [r2, #4]
   82db6:	f021 0103 	bic.w	r1, r1, #3
   82dba:	428b      	cmp	r3, r1
   82dbc:	d232      	bcs.n	82e24 <_free_r+0x11c>
   82dbe:	6892      	ldr	r2, [r2, #8]
   82dc0:	4290      	cmp	r0, r2
   82dc2:	d1f7      	bne.n	82db4 <_free_r+0xac>
   82dc4:	68c3      	ldr	r3, [r0, #12]
   82dc6:	60a0      	str	r0, [r4, #8]
   82dc8:	60e3      	str	r3, [r4, #12]
   82dca:	609c      	str	r4, [r3, #8]
   82dcc:	60c4      	str	r4, [r0, #12]
   82dce:	4640      	mov	r0, r8
   82dd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82dd4:	f000 be1e 	b.w	83a14 <__malloc_unlock>
   82dd8:	6895      	ldr	r5, [r2, #8]
   82dda:	4f3b      	ldr	r7, [pc, #236]	; (82ec8 <_free_r+0x1c0>)
   82ddc:	4403      	add	r3, r0
   82dde:	42bd      	cmp	r5, r7
   82de0:	d040      	beq.n	82e64 <_free_r+0x15c>
   82de2:	68d0      	ldr	r0, [r2, #12]
   82de4:	f043 0201 	orr.w	r2, r3, #1
   82de8:	60e8      	str	r0, [r5, #12]
   82dea:	6085      	str	r5, [r0, #8]
   82dec:	6062      	str	r2, [r4, #4]
   82dee:	50e3      	str	r3, [r4, r3]
   82df0:	e7b7      	b.n	82d62 <_free_r+0x5a>
   82df2:	07ff      	lsls	r7, r7, #31
   82df4:	4403      	add	r3, r0
   82df6:	d407      	bmi.n	82e08 <_free_r+0x100>
   82df8:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82dfc:	1b64      	subs	r4, r4, r5
   82dfe:	68e2      	ldr	r2, [r4, #12]
   82e00:	68a0      	ldr	r0, [r4, #8]
   82e02:	442b      	add	r3, r5
   82e04:	60c2      	str	r2, [r0, #12]
   82e06:	6090      	str	r0, [r2, #8]
   82e08:	4a30      	ldr	r2, [pc, #192]	; (82ecc <_free_r+0x1c4>)
   82e0a:	f043 0001 	orr.w	r0, r3, #1
   82e0e:	6812      	ldr	r2, [r2, #0]
   82e10:	6060      	str	r0, [r4, #4]
   82e12:	4293      	cmp	r3, r2
   82e14:	608c      	str	r4, [r1, #8]
   82e16:	d3b9      	bcc.n	82d8c <_free_r+0x84>
   82e18:	4b2d      	ldr	r3, [pc, #180]	; (82ed0 <_free_r+0x1c8>)
   82e1a:	4640      	mov	r0, r8
   82e1c:	6819      	ldr	r1, [r3, #0]
   82e1e:	f7ff ff23 	bl	82c68 <_malloc_trim_r>
   82e22:	e7b3      	b.n	82d8c <_free_r+0x84>
   82e24:	4610      	mov	r0, r2
   82e26:	e7cd      	b.n	82dc4 <_free_r+0xbc>
   82e28:	1811      	adds	r1, r2, r0
   82e2a:	6849      	ldr	r1, [r1, #4]
   82e2c:	07c9      	lsls	r1, r1, #31
   82e2e:	d444      	bmi.n	82eba <_free_r+0x1b2>
   82e30:	6891      	ldr	r1, [r2, #8]
   82e32:	4403      	add	r3, r0
   82e34:	68d2      	ldr	r2, [r2, #12]
   82e36:	f043 0001 	orr.w	r0, r3, #1
   82e3a:	60ca      	str	r2, [r1, #12]
   82e3c:	6091      	str	r1, [r2, #8]
   82e3e:	6060      	str	r0, [r4, #4]
   82e40:	50e3      	str	r3, [r4, r3]
   82e42:	e7a3      	b.n	82d8c <_free_r+0x84>
   82e44:	2a14      	cmp	r2, #20
   82e46:	d816      	bhi.n	82e76 <_free_r+0x16e>
   82e48:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82e4c:	00ff      	lsls	r7, r7, #3
   82e4e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   82e52:	e7aa      	b.n	82daa <_free_r+0xa2>
   82e54:	2301      	movs	r3, #1
   82e56:	10aa      	asrs	r2, r5, #2
   82e58:	684d      	ldr	r5, [r1, #4]
   82e5a:	4093      	lsls	r3, r2
   82e5c:	432b      	orrs	r3, r5
   82e5e:	604b      	str	r3, [r1, #4]
   82e60:	4603      	mov	r3, r0
   82e62:	e7b0      	b.n	82dc6 <_free_r+0xbe>
   82e64:	f043 0201 	orr.w	r2, r3, #1
   82e68:	614c      	str	r4, [r1, #20]
   82e6a:	610c      	str	r4, [r1, #16]
   82e6c:	60e5      	str	r5, [r4, #12]
   82e6e:	60a5      	str	r5, [r4, #8]
   82e70:	6062      	str	r2, [r4, #4]
   82e72:	50e3      	str	r3, [r4, r3]
   82e74:	e78a      	b.n	82d8c <_free_r+0x84>
   82e76:	2a54      	cmp	r2, #84	; 0x54
   82e78:	d806      	bhi.n	82e88 <_free_r+0x180>
   82e7a:	0b1a      	lsrs	r2, r3, #12
   82e7c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   82e80:	00ff      	lsls	r7, r7, #3
   82e82:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   82e86:	e790      	b.n	82daa <_free_r+0xa2>
   82e88:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82e8c:	d806      	bhi.n	82e9c <_free_r+0x194>
   82e8e:	0bda      	lsrs	r2, r3, #15
   82e90:	f102 0778 	add.w	r7, r2, #120	; 0x78
   82e94:	00ff      	lsls	r7, r7, #3
   82e96:	f102 0577 	add.w	r5, r2, #119	; 0x77
   82e9a:	e786      	b.n	82daa <_free_r+0xa2>
   82e9c:	f240 5054 	movw	r0, #1364	; 0x554
   82ea0:	4282      	cmp	r2, r0
   82ea2:	d806      	bhi.n	82eb2 <_free_r+0x1aa>
   82ea4:	0c9a      	lsrs	r2, r3, #18
   82ea6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   82eaa:	00ff      	lsls	r7, r7, #3
   82eac:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   82eb0:	e77b      	b.n	82daa <_free_r+0xa2>
   82eb2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   82eb6:	257e      	movs	r5, #126	; 0x7e
   82eb8:	e777      	b.n	82daa <_free_r+0xa2>
   82eba:	f043 0101 	orr.w	r1, r3, #1
   82ebe:	6061      	str	r1, [r4, #4]
   82ec0:	6013      	str	r3, [r2, #0]
   82ec2:	e763      	b.n	82d8c <_free_r+0x84>
   82ec4:	200706d0 	.word	0x200706d0
   82ec8:	200706d8 	.word	0x200706d8
   82ecc:	20070adc 	.word	0x20070adc
   82ed0:	20070c30 	.word	0x20070c30

00082ed4 <__sfvwrite_r>:
   82ed4:	6893      	ldr	r3, [r2, #8]
   82ed6:	2b00      	cmp	r3, #0
   82ed8:	d071      	beq.n	82fbe <__sfvwrite_r+0xea>
   82eda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82ede:	898b      	ldrh	r3, [r1, #12]
   82ee0:	b083      	sub	sp, #12
   82ee2:	460c      	mov	r4, r1
   82ee4:	0719      	lsls	r1, r3, #28
   82ee6:	9000      	str	r0, [sp, #0]
   82ee8:	4616      	mov	r6, r2
   82eea:	d525      	bpl.n	82f38 <__sfvwrite_r+0x64>
   82eec:	6922      	ldr	r2, [r4, #16]
   82eee:	b31a      	cbz	r2, 82f38 <__sfvwrite_r+0x64>
   82ef0:	f013 0002 	ands.w	r0, r3, #2
   82ef4:	6835      	ldr	r5, [r6, #0]
   82ef6:	d02b      	beq.n	82f50 <__sfvwrite_r+0x7c>
   82ef8:	f04f 0900 	mov.w	r9, #0
   82efc:	46b0      	mov	r8, r6
   82efe:	464f      	mov	r7, r9
   82f00:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 831c4 <__sfvwrite_r+0x2f0>
   82f04:	2f00      	cmp	r7, #0
   82f06:	d055      	beq.n	82fb4 <__sfvwrite_r+0xe0>
   82f08:	4557      	cmp	r7, sl
   82f0a:	463b      	mov	r3, r7
   82f0c:	464a      	mov	r2, r9
   82f0e:	bf28      	it	cs
   82f10:	4653      	movcs	r3, sl
   82f12:	69e1      	ldr	r1, [r4, #28]
   82f14:	9800      	ldr	r0, [sp, #0]
   82f16:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82f18:	47b0      	blx	r6
   82f1a:	2800      	cmp	r0, #0
   82f1c:	dd56      	ble.n	82fcc <__sfvwrite_r+0xf8>
   82f1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
   82f22:	4481      	add	r9, r0
   82f24:	1a1b      	subs	r3, r3, r0
   82f26:	1a3f      	subs	r7, r7, r0
   82f28:	f8c8 3008 	str.w	r3, [r8, #8]
   82f2c:	2b00      	cmp	r3, #0
   82f2e:	d1e9      	bne.n	82f04 <__sfvwrite_r+0x30>
   82f30:	2000      	movs	r0, #0
   82f32:	b003      	add	sp, #12
   82f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f38:	4621      	mov	r1, r4
   82f3a:	9800      	ldr	r0, [sp, #0]
   82f3c:	f7ff fc56 	bl	827ec <__swsetup_r>
   82f40:	2800      	cmp	r0, #0
   82f42:	f040 8135 	bne.w	831b0 <__sfvwrite_r+0x2dc>
   82f46:	89a3      	ldrh	r3, [r4, #12]
   82f48:	6835      	ldr	r5, [r6, #0]
   82f4a:	f013 0002 	ands.w	r0, r3, #2
   82f4e:	d1d3      	bne.n	82ef8 <__sfvwrite_r+0x24>
   82f50:	f013 0901 	ands.w	r9, r3, #1
   82f54:	d144      	bne.n	82fe0 <__sfvwrite_r+0x10c>
   82f56:	464f      	mov	r7, r9
   82f58:	9601      	str	r6, [sp, #4]
   82f5a:	b337      	cbz	r7, 82faa <__sfvwrite_r+0xd6>
   82f5c:	059a      	lsls	r2, r3, #22
   82f5e:	f8d4 8008 	ldr.w	r8, [r4, #8]
   82f62:	f140 8085 	bpl.w	83070 <__sfvwrite_r+0x19c>
   82f66:	4547      	cmp	r7, r8
   82f68:	46c3      	mov	fp, r8
   82f6a:	f0c0 80ad 	bcc.w	830c8 <__sfvwrite_r+0x1f4>
   82f6e:	f413 6f90 	tst.w	r3, #1152	; 0x480
   82f72:	f040 80ae 	bne.w	830d2 <__sfvwrite_r+0x1fe>
   82f76:	46ba      	mov	sl, r7
   82f78:	6820      	ldr	r0, [r4, #0]
   82f7a:	465a      	mov	r2, fp
   82f7c:	4649      	mov	r1, r9
   82f7e:	f000 fcdf 	bl	83940 <memmove>
   82f82:	68a2      	ldr	r2, [r4, #8]
   82f84:	6823      	ldr	r3, [r4, #0]
   82f86:	eba2 0208 	sub.w	r2, r2, r8
   82f8a:	445b      	add	r3, fp
   82f8c:	60a2      	str	r2, [r4, #8]
   82f8e:	6023      	str	r3, [r4, #0]
   82f90:	9a01      	ldr	r2, [sp, #4]
   82f92:	44d1      	add	r9, sl
   82f94:	6893      	ldr	r3, [r2, #8]
   82f96:	eba7 070a 	sub.w	r7, r7, sl
   82f9a:	eba3 030a 	sub.w	r3, r3, sl
   82f9e:	6093      	str	r3, [r2, #8]
   82fa0:	2b00      	cmp	r3, #0
   82fa2:	d0c5      	beq.n	82f30 <__sfvwrite_r+0x5c>
   82fa4:	89a3      	ldrh	r3, [r4, #12]
   82fa6:	2f00      	cmp	r7, #0
   82fa8:	d1d8      	bne.n	82f5c <__sfvwrite_r+0x88>
   82faa:	f8d5 9000 	ldr.w	r9, [r5]
   82fae:	686f      	ldr	r7, [r5, #4]
   82fb0:	3508      	adds	r5, #8
   82fb2:	e7d2      	b.n	82f5a <__sfvwrite_r+0x86>
   82fb4:	f8d5 9000 	ldr.w	r9, [r5]
   82fb8:	686f      	ldr	r7, [r5, #4]
   82fba:	3508      	adds	r5, #8
   82fbc:	e7a2      	b.n	82f04 <__sfvwrite_r+0x30>
   82fbe:	2000      	movs	r0, #0
   82fc0:	4770      	bx	lr
   82fc2:	4621      	mov	r1, r4
   82fc4:	9800      	ldr	r0, [sp, #0]
   82fc6:	f7ff fd21 	bl	82a0c <_fflush_r>
   82fca:	b378      	cbz	r0, 8302c <__sfvwrite_r+0x158>
   82fcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82fd0:	f04f 30ff 	mov.w	r0, #4294967295
   82fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82fd8:	81a3      	strh	r3, [r4, #12]
   82fda:	b003      	add	sp, #12
   82fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82fe0:	4681      	mov	r9, r0
   82fe2:	4633      	mov	r3, r6
   82fe4:	464e      	mov	r6, r9
   82fe6:	46a8      	mov	r8, r5
   82fe8:	469a      	mov	sl, r3
   82fea:	464d      	mov	r5, r9
   82fec:	b356      	cbz	r6, 83044 <__sfvwrite_r+0x170>
   82fee:	2800      	cmp	r0, #0
   82ff0:	d032      	beq.n	83058 <__sfvwrite_r+0x184>
   82ff2:	45b1      	cmp	r9, r6
   82ff4:	46cb      	mov	fp, r9
   82ff6:	bf28      	it	cs
   82ff8:	46b3      	movcs	fp, r6
   82ffa:	6820      	ldr	r0, [r4, #0]
   82ffc:	6923      	ldr	r3, [r4, #16]
   82ffe:	465f      	mov	r7, fp
   83000:	4298      	cmp	r0, r3
   83002:	6962      	ldr	r2, [r4, #20]
   83004:	d904      	bls.n	83010 <__sfvwrite_r+0x13c>
   83006:	68a3      	ldr	r3, [r4, #8]
   83008:	4413      	add	r3, r2
   8300a:	459b      	cmp	fp, r3
   8300c:	f300 80a8 	bgt.w	83160 <__sfvwrite_r+0x28c>
   83010:	4593      	cmp	fp, r2
   83012:	db4d      	blt.n	830b0 <__sfvwrite_r+0x1dc>
   83014:	4613      	mov	r3, r2
   83016:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83018:	462a      	mov	r2, r5
   8301a:	69e1      	ldr	r1, [r4, #28]
   8301c:	9800      	ldr	r0, [sp, #0]
   8301e:	47b8      	blx	r7
   83020:	1e07      	subs	r7, r0, #0
   83022:	ddd3      	ble.n	82fcc <__sfvwrite_r+0xf8>
   83024:	ebb9 0907 	subs.w	r9, r9, r7
   83028:	d0cb      	beq.n	82fc2 <__sfvwrite_r+0xee>
   8302a:	2001      	movs	r0, #1
   8302c:	f8da 3008 	ldr.w	r3, [sl, #8]
   83030:	443d      	add	r5, r7
   83032:	1bdb      	subs	r3, r3, r7
   83034:	1bf6      	subs	r6, r6, r7
   83036:	f8ca 3008 	str.w	r3, [sl, #8]
   8303a:	2b00      	cmp	r3, #0
   8303c:	f43f af78 	beq.w	82f30 <__sfvwrite_r+0x5c>
   83040:	2e00      	cmp	r6, #0
   83042:	d1d4      	bne.n	82fee <__sfvwrite_r+0x11a>
   83044:	f108 0308 	add.w	r3, r8, #8
   83048:	f853 6c04 	ldr.w	r6, [r3, #-4]
   8304c:	4698      	mov	r8, r3
   8304e:	f853 5c08 	ldr.w	r5, [r3, #-8]
   83052:	3308      	adds	r3, #8
   83054:	2e00      	cmp	r6, #0
   83056:	d0f7      	beq.n	83048 <__sfvwrite_r+0x174>
   83058:	4632      	mov	r2, r6
   8305a:	210a      	movs	r1, #10
   8305c:	4628      	mov	r0, r5
   8305e:	f000 fc29 	bl	838b4 <memchr>
   83062:	2800      	cmp	r0, #0
   83064:	f000 80a1 	beq.w	831aa <__sfvwrite_r+0x2d6>
   83068:	3001      	adds	r0, #1
   8306a:	eba0 0905 	sub.w	r9, r0, r5
   8306e:	e7c0      	b.n	82ff2 <__sfvwrite_r+0x11e>
   83070:	6820      	ldr	r0, [r4, #0]
   83072:	6923      	ldr	r3, [r4, #16]
   83074:	4298      	cmp	r0, r3
   83076:	d802      	bhi.n	8307e <__sfvwrite_r+0x1aa>
   83078:	6963      	ldr	r3, [r4, #20]
   8307a:	429f      	cmp	r7, r3
   8307c:	d25d      	bcs.n	8313a <__sfvwrite_r+0x266>
   8307e:	45b8      	cmp	r8, r7
   83080:	bf28      	it	cs
   83082:	46b8      	movcs	r8, r7
   83084:	4649      	mov	r1, r9
   83086:	4642      	mov	r2, r8
   83088:	f000 fc5a 	bl	83940 <memmove>
   8308c:	68a3      	ldr	r3, [r4, #8]
   8308e:	6822      	ldr	r2, [r4, #0]
   83090:	eba3 0308 	sub.w	r3, r3, r8
   83094:	4442      	add	r2, r8
   83096:	60a3      	str	r3, [r4, #8]
   83098:	6022      	str	r2, [r4, #0]
   8309a:	b10b      	cbz	r3, 830a0 <__sfvwrite_r+0x1cc>
   8309c:	46c2      	mov	sl, r8
   8309e:	e777      	b.n	82f90 <__sfvwrite_r+0xbc>
   830a0:	4621      	mov	r1, r4
   830a2:	9800      	ldr	r0, [sp, #0]
   830a4:	f7ff fcb2 	bl	82a0c <_fflush_r>
   830a8:	2800      	cmp	r0, #0
   830aa:	d18f      	bne.n	82fcc <__sfvwrite_r+0xf8>
   830ac:	46c2      	mov	sl, r8
   830ae:	e76f      	b.n	82f90 <__sfvwrite_r+0xbc>
   830b0:	465a      	mov	r2, fp
   830b2:	4629      	mov	r1, r5
   830b4:	f000 fc44 	bl	83940 <memmove>
   830b8:	68a2      	ldr	r2, [r4, #8]
   830ba:	6823      	ldr	r3, [r4, #0]
   830bc:	eba2 020b 	sub.w	r2, r2, fp
   830c0:	445b      	add	r3, fp
   830c2:	60a2      	str	r2, [r4, #8]
   830c4:	6023      	str	r3, [r4, #0]
   830c6:	e7ad      	b.n	83024 <__sfvwrite_r+0x150>
   830c8:	46b8      	mov	r8, r7
   830ca:	46ba      	mov	sl, r7
   830cc:	46bb      	mov	fp, r7
   830ce:	6820      	ldr	r0, [r4, #0]
   830d0:	e753      	b.n	82f7a <__sfvwrite_r+0xa6>
   830d2:	6962      	ldr	r2, [r4, #20]
   830d4:	6820      	ldr	r0, [r4, #0]
   830d6:	6921      	ldr	r1, [r4, #16]
   830d8:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   830dc:	eba0 0a01 	sub.w	sl, r0, r1
   830e0:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   830e4:	f10a 0001 	add.w	r0, sl, #1
   830e8:	ea4f 0868 	mov.w	r8, r8, asr #1
   830ec:	4438      	add	r0, r7
   830ee:	4540      	cmp	r0, r8
   830f0:	4642      	mov	r2, r8
   830f2:	bf84      	itt	hi
   830f4:	4680      	movhi	r8, r0
   830f6:	4642      	movhi	r2, r8
   830f8:	055b      	lsls	r3, r3, #21
   830fa:	d544      	bpl.n	83186 <__sfvwrite_r+0x2b2>
   830fc:	4611      	mov	r1, r2
   830fe:	9800      	ldr	r0, [sp, #0]
   83100:	f000 f920 	bl	83344 <_malloc_r>
   83104:	4683      	mov	fp, r0
   83106:	2800      	cmp	r0, #0
   83108:	d055      	beq.n	831b6 <__sfvwrite_r+0x2e2>
   8310a:	4652      	mov	r2, sl
   8310c:	6921      	ldr	r1, [r4, #16]
   8310e:	f7fe fae3 	bl	816d8 <memcpy>
   83112:	89a3      	ldrh	r3, [r4, #12]
   83114:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   83118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8311c:	81a3      	strh	r3, [r4, #12]
   8311e:	eb0b 000a 	add.w	r0, fp, sl
   83122:	eba8 030a 	sub.w	r3, r8, sl
   83126:	f8c4 b010 	str.w	fp, [r4, #16]
   8312a:	f8c4 8014 	str.w	r8, [r4, #20]
   8312e:	6020      	str	r0, [r4, #0]
   83130:	60a3      	str	r3, [r4, #8]
   83132:	46b8      	mov	r8, r7
   83134:	46ba      	mov	sl, r7
   83136:	46bb      	mov	fp, r7
   83138:	e71f      	b.n	82f7a <__sfvwrite_r+0xa6>
   8313a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   8313e:	42ba      	cmp	r2, r7
   83140:	bf28      	it	cs
   83142:	463a      	movcs	r2, r7
   83144:	fb92 f2f3 	sdiv	r2, r2, r3
   83148:	69e1      	ldr	r1, [r4, #28]
   8314a:	fb03 f302 	mul.w	r3, r3, r2
   8314e:	9800      	ldr	r0, [sp, #0]
   83150:	464a      	mov	r2, r9
   83152:	6a66      	ldr	r6, [r4, #36]	; 0x24
   83154:	47b0      	blx	r6
   83156:	f1b0 0a00 	subs.w	sl, r0, #0
   8315a:	f73f af19 	bgt.w	82f90 <__sfvwrite_r+0xbc>
   8315e:	e735      	b.n	82fcc <__sfvwrite_r+0xf8>
   83160:	461a      	mov	r2, r3
   83162:	4629      	mov	r1, r5
   83164:	9301      	str	r3, [sp, #4]
   83166:	f000 fbeb 	bl	83940 <memmove>
   8316a:	6822      	ldr	r2, [r4, #0]
   8316c:	9b01      	ldr	r3, [sp, #4]
   8316e:	4621      	mov	r1, r4
   83170:	441a      	add	r2, r3
   83172:	6022      	str	r2, [r4, #0]
   83174:	9800      	ldr	r0, [sp, #0]
   83176:	f7ff fc49 	bl	82a0c <_fflush_r>
   8317a:	9b01      	ldr	r3, [sp, #4]
   8317c:	2800      	cmp	r0, #0
   8317e:	f47f af25 	bne.w	82fcc <__sfvwrite_r+0xf8>
   83182:	461f      	mov	r7, r3
   83184:	e74e      	b.n	83024 <__sfvwrite_r+0x150>
   83186:	9800      	ldr	r0, [sp, #0]
   83188:	f000 fc4a 	bl	83a20 <_realloc_r>
   8318c:	4683      	mov	fp, r0
   8318e:	2800      	cmp	r0, #0
   83190:	d1c5      	bne.n	8311e <__sfvwrite_r+0x24a>
   83192:	9d00      	ldr	r5, [sp, #0]
   83194:	6921      	ldr	r1, [r4, #16]
   83196:	4628      	mov	r0, r5
   83198:	f7ff fdb6 	bl	82d08 <_free_r>
   8319c:	220c      	movs	r2, #12
   8319e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   831a2:	602a      	str	r2, [r5, #0]
   831a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   831a8:	e712      	b.n	82fd0 <__sfvwrite_r+0xfc>
   831aa:	f106 0901 	add.w	r9, r6, #1
   831ae:	e720      	b.n	82ff2 <__sfvwrite_r+0x11e>
   831b0:	f04f 30ff 	mov.w	r0, #4294967295
   831b4:	e6bd      	b.n	82f32 <__sfvwrite_r+0x5e>
   831b6:	220c      	movs	r2, #12
   831b8:	9900      	ldr	r1, [sp, #0]
   831ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   831be:	600a      	str	r2, [r1, #0]
   831c0:	e706      	b.n	82fd0 <__sfvwrite_r+0xfc>
   831c2:	bf00      	nop
   831c4:	7ffffc00 	.word	0x7ffffc00

000831c8 <_fwalk_reent>:
   831c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   831cc:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   831d0:	d01e      	beq.n	83210 <_fwalk_reent+0x48>
   831d2:	4688      	mov	r8, r1
   831d4:	4607      	mov	r7, r0
   831d6:	f04f 0900 	mov.w	r9, #0
   831da:	6875      	ldr	r5, [r6, #4]
   831dc:	68b4      	ldr	r4, [r6, #8]
   831de:	3d01      	subs	r5, #1
   831e0:	d410      	bmi.n	83204 <_fwalk_reent+0x3c>
   831e2:	89a3      	ldrh	r3, [r4, #12]
   831e4:	3d01      	subs	r5, #1
   831e6:	2b01      	cmp	r3, #1
   831e8:	d908      	bls.n	831fc <_fwalk_reent+0x34>
   831ea:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   831ee:	3301      	adds	r3, #1
   831f0:	d004      	beq.n	831fc <_fwalk_reent+0x34>
   831f2:	4621      	mov	r1, r4
   831f4:	4638      	mov	r0, r7
   831f6:	47c0      	blx	r8
   831f8:	ea49 0900 	orr.w	r9, r9, r0
   831fc:	1c6b      	adds	r3, r5, #1
   831fe:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83202:	d1ee      	bne.n	831e2 <_fwalk_reent+0x1a>
   83204:	6836      	ldr	r6, [r6, #0]
   83206:	2e00      	cmp	r6, #0
   83208:	d1e7      	bne.n	831da <_fwalk_reent+0x12>
   8320a:	4648      	mov	r0, r9
   8320c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83210:	46b1      	mov	r9, r6
   83212:	4648      	mov	r0, r9
   83214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00083218 <__locale_mb_cur_max>:
   83218:	4b04      	ldr	r3, [pc, #16]	; (8322c <__locale_mb_cur_max+0x14>)
   8321a:	4a05      	ldr	r2, [pc, #20]	; (83230 <__locale_mb_cur_max+0x18>)
   8321c:	681b      	ldr	r3, [r3, #0]
   8321e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   83220:	2b00      	cmp	r3, #0
   83222:	bf08      	it	eq
   83224:	4613      	moveq	r3, r2
   83226:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   8322a:	4770      	bx	lr
   8322c:	20070134 	.word	0x20070134
   83230:	20070564 	.word	0x20070564

00083234 <__retarget_lock_init_recursive>:
   83234:	4770      	bx	lr
   83236:	bf00      	nop

00083238 <__retarget_lock_close_recursive>:
   83238:	4770      	bx	lr
   8323a:	bf00      	nop

0008323c <__retarget_lock_acquire_recursive>:
   8323c:	4770      	bx	lr
   8323e:	bf00      	nop

00083240 <__retarget_lock_release_recursive>:
   83240:	4770      	bx	lr
   83242:	bf00      	nop

00083244 <__swhatbuf_r>:
   83244:	b570      	push	{r4, r5, r6, lr}
   83246:	460c      	mov	r4, r1
   83248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8324c:	b090      	sub	sp, #64	; 0x40
   8324e:	2900      	cmp	r1, #0
   83250:	4615      	mov	r5, r2
   83252:	461e      	mov	r6, r3
   83254:	db14      	blt.n	83280 <__swhatbuf_r+0x3c>
   83256:	aa01      	add	r2, sp, #4
   83258:	f000 ff68 	bl	8412c <_fstat_r>
   8325c:	2800      	cmp	r0, #0
   8325e:	db0f      	blt.n	83280 <__swhatbuf_r+0x3c>
   83260:	9a02      	ldr	r2, [sp, #8]
   83262:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83266:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   8326a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   8326e:	fab2 f282 	clz	r2, r2
   83272:	f44f 6000 	mov.w	r0, #2048	; 0x800
   83276:	0952      	lsrs	r2, r2, #5
   83278:	6032      	str	r2, [r6, #0]
   8327a:	602b      	str	r3, [r5, #0]
   8327c:	b010      	add	sp, #64	; 0x40
   8327e:	bd70      	pop	{r4, r5, r6, pc}
   83280:	2300      	movs	r3, #0
   83282:	89a2      	ldrh	r2, [r4, #12]
   83284:	6033      	str	r3, [r6, #0]
   83286:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   8328a:	d004      	beq.n	83296 <__swhatbuf_r+0x52>
   8328c:	2240      	movs	r2, #64	; 0x40
   8328e:	4618      	mov	r0, r3
   83290:	602a      	str	r2, [r5, #0]
   83292:	b010      	add	sp, #64	; 0x40
   83294:	bd70      	pop	{r4, r5, r6, pc}
   83296:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8329a:	602b      	str	r3, [r5, #0]
   8329c:	b010      	add	sp, #64	; 0x40
   8329e:	bd70      	pop	{r4, r5, r6, pc}

000832a0 <__smakebuf_r>:
   832a0:	898a      	ldrh	r2, [r1, #12]
   832a2:	460b      	mov	r3, r1
   832a4:	0792      	lsls	r2, r2, #30
   832a6:	d506      	bpl.n	832b6 <__smakebuf_r+0x16>
   832a8:	2101      	movs	r1, #1
   832aa:	f103 0243 	add.w	r2, r3, #67	; 0x43
   832ae:	6159      	str	r1, [r3, #20]
   832b0:	601a      	str	r2, [r3, #0]
   832b2:	611a      	str	r2, [r3, #16]
   832b4:	4770      	bx	lr
   832b6:	b5f0      	push	{r4, r5, r6, r7, lr}
   832b8:	b083      	sub	sp, #12
   832ba:	ab01      	add	r3, sp, #4
   832bc:	466a      	mov	r2, sp
   832be:	460c      	mov	r4, r1
   832c0:	4606      	mov	r6, r0
   832c2:	f7ff ffbf 	bl	83244 <__swhatbuf_r>
   832c6:	9900      	ldr	r1, [sp, #0]
   832c8:	4605      	mov	r5, r0
   832ca:	4630      	mov	r0, r6
   832cc:	f000 f83a 	bl	83344 <_malloc_r>
   832d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   832d4:	b1d8      	cbz	r0, 8330e <__smakebuf_r+0x6e>
   832d6:	e89d 0006 	ldmia.w	sp, {r1, r2}
   832da:	4f15      	ldr	r7, [pc, #84]	; (83330 <__smakebuf_r+0x90>)
   832dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   832e0:	63f7      	str	r7, [r6, #60]	; 0x3c
   832e2:	81a3      	strh	r3, [r4, #12]
   832e4:	6020      	str	r0, [r4, #0]
   832e6:	6120      	str	r0, [r4, #16]
   832e8:	6161      	str	r1, [r4, #20]
   832ea:	b91a      	cbnz	r2, 832f4 <__smakebuf_r+0x54>
   832ec:	432b      	orrs	r3, r5
   832ee:	81a3      	strh	r3, [r4, #12]
   832f0:	b003      	add	sp, #12
   832f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   832f4:	4630      	mov	r0, r6
   832f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   832fa:	f000 ff2b 	bl	84154 <_isatty_r>
   832fe:	b1a0      	cbz	r0, 8332a <__smakebuf_r+0x8a>
   83300:	89a3      	ldrh	r3, [r4, #12]
   83302:	f023 0303 	bic.w	r3, r3, #3
   83306:	f043 0301 	orr.w	r3, r3, #1
   8330a:	b21b      	sxth	r3, r3
   8330c:	e7ee      	b.n	832ec <__smakebuf_r+0x4c>
   8330e:	059a      	lsls	r2, r3, #22
   83310:	d4ee      	bmi.n	832f0 <__smakebuf_r+0x50>
   83312:	2101      	movs	r1, #1
   83314:	f023 0303 	bic.w	r3, r3, #3
   83318:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8331c:	f043 0302 	orr.w	r3, r3, #2
   83320:	81a3      	strh	r3, [r4, #12]
   83322:	6161      	str	r1, [r4, #20]
   83324:	6022      	str	r2, [r4, #0]
   83326:	6122      	str	r2, [r4, #16]
   83328:	e7e2      	b.n	832f0 <__smakebuf_r+0x50>
   8332a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8332e:	e7dd      	b.n	832ec <__smakebuf_r+0x4c>
   83330:	00082a61 	.word	0x00082a61

00083334 <malloc>:
   83334:	4b02      	ldr	r3, [pc, #8]	; (83340 <malloc+0xc>)
   83336:	4601      	mov	r1, r0
   83338:	6818      	ldr	r0, [r3, #0]
   8333a:	f000 b803 	b.w	83344 <_malloc_r>
   8333e:	bf00      	nop
   83340:	20070134 	.word	0x20070134

00083344 <_malloc_r>:
   83344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83348:	f101 060b 	add.w	r6, r1, #11
   8334c:	2e16      	cmp	r6, #22
   8334e:	b083      	sub	sp, #12
   83350:	4605      	mov	r5, r0
   83352:	f240 809e 	bls.w	83492 <_malloc_r+0x14e>
   83356:	f036 0607 	bics.w	r6, r6, #7
   8335a:	f100 80bd 	bmi.w	834d8 <_malloc_r+0x194>
   8335e:	42b1      	cmp	r1, r6
   83360:	f200 80ba 	bhi.w	834d8 <_malloc_r+0x194>
   83364:	f000 fb50 	bl	83a08 <__malloc_lock>
   83368:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   8336c:	f0c0 8285 	bcc.w	8387a <_malloc_r+0x536>
   83370:	0a73      	lsrs	r3, r6, #9
   83372:	f000 80b8 	beq.w	834e6 <_malloc_r+0x1a2>
   83376:	2b04      	cmp	r3, #4
   83378:	f200 816c 	bhi.w	83654 <_malloc_r+0x310>
   8337c:	09b3      	lsrs	r3, r6, #6
   8337e:	f103 0039 	add.w	r0, r3, #57	; 0x39
   83382:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   83386:	00c1      	lsls	r1, r0, #3
   83388:	4fb8      	ldr	r7, [pc, #736]	; (8366c <_malloc_r+0x328>)
   8338a:	4439      	add	r1, r7
   8338c:	684c      	ldr	r4, [r1, #4]
   8338e:	3908      	subs	r1, #8
   83390:	42a1      	cmp	r1, r4
   83392:	d106      	bne.n	833a2 <_malloc_r+0x5e>
   83394:	e00c      	b.n	833b0 <_malloc_r+0x6c>
   83396:	2a00      	cmp	r2, #0
   83398:	f280 80ab 	bge.w	834f2 <_malloc_r+0x1ae>
   8339c:	68e4      	ldr	r4, [r4, #12]
   8339e:	42a1      	cmp	r1, r4
   833a0:	d006      	beq.n	833b0 <_malloc_r+0x6c>
   833a2:	6863      	ldr	r3, [r4, #4]
   833a4:	f023 0303 	bic.w	r3, r3, #3
   833a8:	1b9a      	subs	r2, r3, r6
   833aa:	2a0f      	cmp	r2, #15
   833ac:	ddf3      	ble.n	83396 <_malloc_r+0x52>
   833ae:	4670      	mov	r0, lr
   833b0:	693c      	ldr	r4, [r7, #16]
   833b2:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 83680 <_malloc_r+0x33c>
   833b6:	4574      	cmp	r4, lr
   833b8:	f000 819e 	beq.w	836f8 <_malloc_r+0x3b4>
   833bc:	6863      	ldr	r3, [r4, #4]
   833be:	f023 0303 	bic.w	r3, r3, #3
   833c2:	1b9a      	subs	r2, r3, r6
   833c4:	2a0f      	cmp	r2, #15
   833c6:	f300 8183 	bgt.w	836d0 <_malloc_r+0x38c>
   833ca:	2a00      	cmp	r2, #0
   833cc:	f8c7 e014 	str.w	lr, [r7, #20]
   833d0:	f8c7 e010 	str.w	lr, [r7, #16]
   833d4:	f280 8091 	bge.w	834fa <_malloc_r+0x1b6>
   833d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   833dc:	f080 8154 	bcs.w	83688 <_malloc_r+0x344>
   833e0:	2201      	movs	r2, #1
   833e2:	08db      	lsrs	r3, r3, #3
   833e4:	6879      	ldr	r1, [r7, #4]
   833e6:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   833ea:	4413      	add	r3, r2
   833ec:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   833f0:	fa02 f20c 	lsl.w	r2, r2, ip
   833f4:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   833f8:	430a      	orrs	r2, r1
   833fa:	f1ac 0108 	sub.w	r1, ip, #8
   833fe:	60e1      	str	r1, [r4, #12]
   83400:	f8c4 8008 	str.w	r8, [r4, #8]
   83404:	607a      	str	r2, [r7, #4]
   83406:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   8340a:	f8c8 400c 	str.w	r4, [r8, #12]
   8340e:	2401      	movs	r4, #1
   83410:	1083      	asrs	r3, r0, #2
   83412:	409c      	lsls	r4, r3
   83414:	4294      	cmp	r4, r2
   83416:	d87d      	bhi.n	83514 <_malloc_r+0x1d0>
   83418:	4214      	tst	r4, r2
   8341a:	d106      	bne.n	8342a <_malloc_r+0xe6>
   8341c:	f020 0003 	bic.w	r0, r0, #3
   83420:	0064      	lsls	r4, r4, #1
   83422:	4214      	tst	r4, r2
   83424:	f100 0004 	add.w	r0, r0, #4
   83428:	d0fa      	beq.n	83420 <_malloc_r+0xdc>
   8342a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   8342e:	46cc      	mov	ip, r9
   83430:	4680      	mov	r8, r0
   83432:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83436:	459c      	cmp	ip, r3
   83438:	d107      	bne.n	8344a <_malloc_r+0x106>
   8343a:	e15f      	b.n	836fc <_malloc_r+0x3b8>
   8343c:	2a00      	cmp	r2, #0
   8343e:	f280 816d 	bge.w	8371c <_malloc_r+0x3d8>
   83442:	68db      	ldr	r3, [r3, #12]
   83444:	459c      	cmp	ip, r3
   83446:	f000 8159 	beq.w	836fc <_malloc_r+0x3b8>
   8344a:	6859      	ldr	r1, [r3, #4]
   8344c:	f021 0103 	bic.w	r1, r1, #3
   83450:	1b8a      	subs	r2, r1, r6
   83452:	2a0f      	cmp	r2, #15
   83454:	ddf2      	ble.n	8343c <_malloc_r+0xf8>
   83456:	68dc      	ldr	r4, [r3, #12]
   83458:	f8d3 c008 	ldr.w	ip, [r3, #8]
   8345c:	f046 0801 	orr.w	r8, r6, #1
   83460:	4628      	mov	r0, r5
   83462:	441e      	add	r6, r3
   83464:	f042 0501 	orr.w	r5, r2, #1
   83468:	f8c3 8004 	str.w	r8, [r3, #4]
   8346c:	f8cc 400c 	str.w	r4, [ip, #12]
   83470:	f8c4 c008 	str.w	ip, [r4, #8]
   83474:	617e      	str	r6, [r7, #20]
   83476:	613e      	str	r6, [r7, #16]
   83478:	f8c6 e00c 	str.w	lr, [r6, #12]
   8347c:	f8c6 e008 	str.w	lr, [r6, #8]
   83480:	6075      	str	r5, [r6, #4]
   83482:	505a      	str	r2, [r3, r1]
   83484:	9300      	str	r3, [sp, #0]
   83486:	f000 fac5 	bl	83a14 <__malloc_unlock>
   8348a:	9b00      	ldr	r3, [sp, #0]
   8348c:	f103 0408 	add.w	r4, r3, #8
   83490:	e01e      	b.n	834d0 <_malloc_r+0x18c>
   83492:	2910      	cmp	r1, #16
   83494:	d820      	bhi.n	834d8 <_malloc_r+0x194>
   83496:	f000 fab7 	bl	83a08 <__malloc_lock>
   8349a:	2610      	movs	r6, #16
   8349c:	2318      	movs	r3, #24
   8349e:	2002      	movs	r0, #2
   834a0:	4f72      	ldr	r7, [pc, #456]	; (8366c <_malloc_r+0x328>)
   834a2:	443b      	add	r3, r7
   834a4:	685c      	ldr	r4, [r3, #4]
   834a6:	f1a3 0208 	sub.w	r2, r3, #8
   834aa:	4294      	cmp	r4, r2
   834ac:	f000 812f 	beq.w	8370e <_malloc_r+0x3ca>
   834b0:	6863      	ldr	r3, [r4, #4]
   834b2:	68e1      	ldr	r1, [r4, #12]
   834b4:	f023 0303 	bic.w	r3, r3, #3
   834b8:	4423      	add	r3, r4
   834ba:	685a      	ldr	r2, [r3, #4]
   834bc:	68a6      	ldr	r6, [r4, #8]
   834be:	f042 0201 	orr.w	r2, r2, #1
   834c2:	60f1      	str	r1, [r6, #12]
   834c4:	4628      	mov	r0, r5
   834c6:	608e      	str	r6, [r1, #8]
   834c8:	605a      	str	r2, [r3, #4]
   834ca:	f000 faa3 	bl	83a14 <__malloc_unlock>
   834ce:	3408      	adds	r4, #8
   834d0:	4620      	mov	r0, r4
   834d2:	b003      	add	sp, #12
   834d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   834d8:	2400      	movs	r4, #0
   834da:	230c      	movs	r3, #12
   834dc:	4620      	mov	r0, r4
   834de:	602b      	str	r3, [r5, #0]
   834e0:	b003      	add	sp, #12
   834e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   834e6:	2040      	movs	r0, #64	; 0x40
   834e8:	f44f 7100 	mov.w	r1, #512	; 0x200
   834ec:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   834f0:	e74a      	b.n	83388 <_malloc_r+0x44>
   834f2:	4423      	add	r3, r4
   834f4:	685a      	ldr	r2, [r3, #4]
   834f6:	68e1      	ldr	r1, [r4, #12]
   834f8:	e7e0      	b.n	834bc <_malloc_r+0x178>
   834fa:	4423      	add	r3, r4
   834fc:	685a      	ldr	r2, [r3, #4]
   834fe:	4628      	mov	r0, r5
   83500:	f042 0201 	orr.w	r2, r2, #1
   83504:	605a      	str	r2, [r3, #4]
   83506:	3408      	adds	r4, #8
   83508:	f000 fa84 	bl	83a14 <__malloc_unlock>
   8350c:	4620      	mov	r0, r4
   8350e:	b003      	add	sp, #12
   83510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83514:	68bc      	ldr	r4, [r7, #8]
   83516:	6863      	ldr	r3, [r4, #4]
   83518:	f023 0803 	bic.w	r8, r3, #3
   8351c:	45b0      	cmp	r8, r6
   8351e:	d304      	bcc.n	8352a <_malloc_r+0x1e6>
   83520:	eba8 0306 	sub.w	r3, r8, r6
   83524:	2b0f      	cmp	r3, #15
   83526:	f300 8085 	bgt.w	83634 <_malloc_r+0x2f0>
   8352a:	f8df 9158 	ldr.w	r9, [pc, #344]	; 83684 <_malloc_r+0x340>
   8352e:	4b50      	ldr	r3, [pc, #320]	; (83670 <_malloc_r+0x32c>)
   83530:	f8d9 2000 	ldr.w	r2, [r9]
   83534:	681b      	ldr	r3, [r3, #0]
   83536:	3201      	adds	r2, #1
   83538:	4433      	add	r3, r6
   8353a:	eb04 0a08 	add.w	sl, r4, r8
   8353e:	f000 8154 	beq.w	837ea <_malloc_r+0x4a6>
   83542:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83546:	330f      	adds	r3, #15
   83548:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   8354c:	f02b 0b0f 	bic.w	fp, fp, #15
   83550:	4659      	mov	r1, fp
   83552:	4628      	mov	r0, r5
   83554:	f000 fc1a 	bl	83d8c <_sbrk_r>
   83558:	1c41      	adds	r1, r0, #1
   8355a:	4602      	mov	r2, r0
   8355c:	f000 80fb 	beq.w	83756 <_malloc_r+0x412>
   83560:	4582      	cmp	sl, r0
   83562:	f200 80f6 	bhi.w	83752 <_malloc_r+0x40e>
   83566:	4b43      	ldr	r3, [pc, #268]	; (83674 <_malloc_r+0x330>)
   83568:	6819      	ldr	r1, [r3, #0]
   8356a:	4459      	add	r1, fp
   8356c:	6019      	str	r1, [r3, #0]
   8356e:	f000 814c 	beq.w	8380a <_malloc_r+0x4c6>
   83572:	f8d9 0000 	ldr.w	r0, [r9]
   83576:	3001      	adds	r0, #1
   83578:	bf1b      	ittet	ne
   8357a:	eba2 0a0a 	subne.w	sl, r2, sl
   8357e:	4451      	addne	r1, sl
   83580:	f8c9 2000 	streq.w	r2, [r9]
   83584:	6019      	strne	r1, [r3, #0]
   83586:	f012 0107 	ands.w	r1, r2, #7
   8358a:	f000 8114 	beq.w	837b6 <_malloc_r+0x472>
   8358e:	f1c1 0008 	rsb	r0, r1, #8
   83592:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83596:	4402      	add	r2, r0
   83598:	3108      	adds	r1, #8
   8359a:	eb02 090b 	add.w	r9, r2, fp
   8359e:	f3c9 090b 	ubfx	r9, r9, #0, #12
   835a2:	eba1 0909 	sub.w	r9, r1, r9
   835a6:	4649      	mov	r1, r9
   835a8:	4628      	mov	r0, r5
   835aa:	9301      	str	r3, [sp, #4]
   835ac:	9200      	str	r2, [sp, #0]
   835ae:	f000 fbed 	bl	83d8c <_sbrk_r>
   835b2:	1c43      	adds	r3, r0, #1
   835b4:	e89d 000c 	ldmia.w	sp, {r2, r3}
   835b8:	f000 8142 	beq.w	83840 <_malloc_r+0x4fc>
   835bc:	1a80      	subs	r0, r0, r2
   835be:	4448      	add	r0, r9
   835c0:	f040 0001 	orr.w	r0, r0, #1
   835c4:	6819      	ldr	r1, [r3, #0]
   835c6:	42bc      	cmp	r4, r7
   835c8:	4449      	add	r1, r9
   835ca:	60ba      	str	r2, [r7, #8]
   835cc:	6019      	str	r1, [r3, #0]
   835ce:	6050      	str	r0, [r2, #4]
   835d0:	d017      	beq.n	83602 <_malloc_r+0x2be>
   835d2:	f1b8 0f0f 	cmp.w	r8, #15
   835d6:	f240 80fa 	bls.w	837ce <_malloc_r+0x48a>
   835da:	f04f 0c05 	mov.w	ip, #5
   835de:	6862      	ldr	r2, [r4, #4]
   835e0:	f1a8 000c 	sub.w	r0, r8, #12
   835e4:	f020 0007 	bic.w	r0, r0, #7
   835e8:	f002 0201 	and.w	r2, r2, #1
   835ec:	eb04 0e00 	add.w	lr, r4, r0
   835f0:	4302      	orrs	r2, r0
   835f2:	280f      	cmp	r0, #15
   835f4:	6062      	str	r2, [r4, #4]
   835f6:	f8ce c004 	str.w	ip, [lr, #4]
   835fa:	f8ce c008 	str.w	ip, [lr, #8]
   835fe:	f200 8116 	bhi.w	8382e <_malloc_r+0x4ea>
   83602:	4b1d      	ldr	r3, [pc, #116]	; (83678 <_malloc_r+0x334>)
   83604:	68bc      	ldr	r4, [r7, #8]
   83606:	681a      	ldr	r2, [r3, #0]
   83608:	4291      	cmp	r1, r2
   8360a:	bf88      	it	hi
   8360c:	6019      	strhi	r1, [r3, #0]
   8360e:	4b1b      	ldr	r3, [pc, #108]	; (8367c <_malloc_r+0x338>)
   83610:	681a      	ldr	r2, [r3, #0]
   83612:	4291      	cmp	r1, r2
   83614:	6862      	ldr	r2, [r4, #4]
   83616:	bf88      	it	hi
   83618:	6019      	strhi	r1, [r3, #0]
   8361a:	f022 0203 	bic.w	r2, r2, #3
   8361e:	4296      	cmp	r6, r2
   83620:	eba2 0306 	sub.w	r3, r2, r6
   83624:	d801      	bhi.n	8362a <_malloc_r+0x2e6>
   83626:	2b0f      	cmp	r3, #15
   83628:	dc04      	bgt.n	83634 <_malloc_r+0x2f0>
   8362a:	4628      	mov	r0, r5
   8362c:	f000 f9f2 	bl	83a14 <__malloc_unlock>
   83630:	2400      	movs	r4, #0
   83632:	e74d      	b.n	834d0 <_malloc_r+0x18c>
   83634:	f046 0201 	orr.w	r2, r6, #1
   83638:	f043 0301 	orr.w	r3, r3, #1
   8363c:	4426      	add	r6, r4
   8363e:	6062      	str	r2, [r4, #4]
   83640:	4628      	mov	r0, r5
   83642:	60be      	str	r6, [r7, #8]
   83644:	3408      	adds	r4, #8
   83646:	6073      	str	r3, [r6, #4]
   83648:	f000 f9e4 	bl	83a14 <__malloc_unlock>
   8364c:	4620      	mov	r0, r4
   8364e:	b003      	add	sp, #12
   83650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83654:	2b14      	cmp	r3, #20
   83656:	d970      	bls.n	8373a <_malloc_r+0x3f6>
   83658:	2b54      	cmp	r3, #84	; 0x54
   8365a:	f200 80a2 	bhi.w	837a2 <_malloc_r+0x45e>
   8365e:	0b33      	lsrs	r3, r6, #12
   83660:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83664:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   83668:	00c1      	lsls	r1, r0, #3
   8366a:	e68d      	b.n	83388 <_malloc_r+0x44>
   8366c:	200706d0 	.word	0x200706d0
   83670:	20070c30 	.word	0x20070c30
   83674:	20070c00 	.word	0x20070c00
   83678:	20070c28 	.word	0x20070c28
   8367c:	20070c2c 	.word	0x20070c2c
   83680:	200706d8 	.word	0x200706d8
   83684:	20070ad8 	.word	0x20070ad8
   83688:	0a5a      	lsrs	r2, r3, #9
   8368a:	2a04      	cmp	r2, #4
   8368c:	d95b      	bls.n	83746 <_malloc_r+0x402>
   8368e:	2a14      	cmp	r2, #20
   83690:	f200 80ae 	bhi.w	837f0 <_malloc_r+0x4ac>
   83694:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83698:	00c9      	lsls	r1, r1, #3
   8369a:	325b      	adds	r2, #91	; 0x5b
   8369c:	eb07 0c01 	add.w	ip, r7, r1
   836a0:	5879      	ldr	r1, [r7, r1]
   836a2:	f1ac 0c08 	sub.w	ip, ip, #8
   836a6:	458c      	cmp	ip, r1
   836a8:	f000 8088 	beq.w	837bc <_malloc_r+0x478>
   836ac:	684a      	ldr	r2, [r1, #4]
   836ae:	f022 0203 	bic.w	r2, r2, #3
   836b2:	4293      	cmp	r3, r2
   836b4:	d273      	bcs.n	8379e <_malloc_r+0x45a>
   836b6:	6889      	ldr	r1, [r1, #8]
   836b8:	458c      	cmp	ip, r1
   836ba:	d1f7      	bne.n	836ac <_malloc_r+0x368>
   836bc:	f8dc 300c 	ldr.w	r3, [ip, #12]
   836c0:	687a      	ldr	r2, [r7, #4]
   836c2:	60e3      	str	r3, [r4, #12]
   836c4:	f8c4 c008 	str.w	ip, [r4, #8]
   836c8:	609c      	str	r4, [r3, #8]
   836ca:	f8cc 400c 	str.w	r4, [ip, #12]
   836ce:	e69e      	b.n	8340e <_malloc_r+0xca>
   836d0:	f046 0c01 	orr.w	ip, r6, #1
   836d4:	f042 0101 	orr.w	r1, r2, #1
   836d8:	4426      	add	r6, r4
   836da:	f8c4 c004 	str.w	ip, [r4, #4]
   836de:	4628      	mov	r0, r5
   836e0:	617e      	str	r6, [r7, #20]
   836e2:	613e      	str	r6, [r7, #16]
   836e4:	f8c6 e00c 	str.w	lr, [r6, #12]
   836e8:	f8c6 e008 	str.w	lr, [r6, #8]
   836ec:	6071      	str	r1, [r6, #4]
   836ee:	50e2      	str	r2, [r4, r3]
   836f0:	f000 f990 	bl	83a14 <__malloc_unlock>
   836f4:	3408      	adds	r4, #8
   836f6:	e6eb      	b.n	834d0 <_malloc_r+0x18c>
   836f8:	687a      	ldr	r2, [r7, #4]
   836fa:	e688      	b.n	8340e <_malloc_r+0xca>
   836fc:	f108 0801 	add.w	r8, r8, #1
   83700:	f018 0f03 	tst.w	r8, #3
   83704:	f10c 0c08 	add.w	ip, ip, #8
   83708:	f47f ae93 	bne.w	83432 <_malloc_r+0xee>
   8370c:	e02d      	b.n	8376a <_malloc_r+0x426>
   8370e:	68dc      	ldr	r4, [r3, #12]
   83710:	42a3      	cmp	r3, r4
   83712:	bf08      	it	eq
   83714:	3002      	addeq	r0, #2
   83716:	f43f ae4b 	beq.w	833b0 <_malloc_r+0x6c>
   8371a:	e6c9      	b.n	834b0 <_malloc_r+0x16c>
   8371c:	461c      	mov	r4, r3
   8371e:	4419      	add	r1, r3
   83720:	684a      	ldr	r2, [r1, #4]
   83722:	68db      	ldr	r3, [r3, #12]
   83724:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83728:	f042 0201 	orr.w	r2, r2, #1
   8372c:	604a      	str	r2, [r1, #4]
   8372e:	4628      	mov	r0, r5
   83730:	60f3      	str	r3, [r6, #12]
   83732:	609e      	str	r6, [r3, #8]
   83734:	f000 f96e 	bl	83a14 <__malloc_unlock>
   83738:	e6ca      	b.n	834d0 <_malloc_r+0x18c>
   8373a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   8373e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83742:	00c1      	lsls	r1, r0, #3
   83744:	e620      	b.n	83388 <_malloc_r+0x44>
   83746:	099a      	lsrs	r2, r3, #6
   83748:	f102 0139 	add.w	r1, r2, #57	; 0x39
   8374c:	00c9      	lsls	r1, r1, #3
   8374e:	3238      	adds	r2, #56	; 0x38
   83750:	e7a4      	b.n	8369c <_malloc_r+0x358>
   83752:	42bc      	cmp	r4, r7
   83754:	d054      	beq.n	83800 <_malloc_r+0x4bc>
   83756:	68bc      	ldr	r4, [r7, #8]
   83758:	6862      	ldr	r2, [r4, #4]
   8375a:	f022 0203 	bic.w	r2, r2, #3
   8375e:	e75e      	b.n	8361e <_malloc_r+0x2da>
   83760:	f859 3908 	ldr.w	r3, [r9], #-8
   83764:	4599      	cmp	r9, r3
   83766:	f040 8086 	bne.w	83876 <_malloc_r+0x532>
   8376a:	f010 0f03 	tst.w	r0, #3
   8376e:	f100 30ff 	add.w	r0, r0, #4294967295
   83772:	d1f5      	bne.n	83760 <_malloc_r+0x41c>
   83774:	687b      	ldr	r3, [r7, #4]
   83776:	ea23 0304 	bic.w	r3, r3, r4
   8377a:	607b      	str	r3, [r7, #4]
   8377c:	0064      	lsls	r4, r4, #1
   8377e:	429c      	cmp	r4, r3
   83780:	f63f aec8 	bhi.w	83514 <_malloc_r+0x1d0>
   83784:	2c00      	cmp	r4, #0
   83786:	f43f aec5 	beq.w	83514 <_malloc_r+0x1d0>
   8378a:	421c      	tst	r4, r3
   8378c:	4640      	mov	r0, r8
   8378e:	f47f ae4c 	bne.w	8342a <_malloc_r+0xe6>
   83792:	0064      	lsls	r4, r4, #1
   83794:	421c      	tst	r4, r3
   83796:	f100 0004 	add.w	r0, r0, #4
   8379a:	d0fa      	beq.n	83792 <_malloc_r+0x44e>
   8379c:	e645      	b.n	8342a <_malloc_r+0xe6>
   8379e:	468c      	mov	ip, r1
   837a0:	e78c      	b.n	836bc <_malloc_r+0x378>
   837a2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   837a6:	d815      	bhi.n	837d4 <_malloc_r+0x490>
   837a8:	0bf3      	lsrs	r3, r6, #15
   837aa:	f103 0078 	add.w	r0, r3, #120	; 0x78
   837ae:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   837b2:	00c1      	lsls	r1, r0, #3
   837b4:	e5e8      	b.n	83388 <_malloc_r+0x44>
   837b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   837ba:	e6ee      	b.n	8359a <_malloc_r+0x256>
   837bc:	2101      	movs	r1, #1
   837be:	687b      	ldr	r3, [r7, #4]
   837c0:	1092      	asrs	r2, r2, #2
   837c2:	fa01 f202 	lsl.w	r2, r1, r2
   837c6:	431a      	orrs	r2, r3
   837c8:	607a      	str	r2, [r7, #4]
   837ca:	4663      	mov	r3, ip
   837cc:	e779      	b.n	836c2 <_malloc_r+0x37e>
   837ce:	2301      	movs	r3, #1
   837d0:	6053      	str	r3, [r2, #4]
   837d2:	e72a      	b.n	8362a <_malloc_r+0x2e6>
   837d4:	f240 5254 	movw	r2, #1364	; 0x554
   837d8:	4293      	cmp	r3, r2
   837da:	d822      	bhi.n	83822 <_malloc_r+0x4de>
   837dc:	0cb3      	lsrs	r3, r6, #18
   837de:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   837e2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   837e6:	00c1      	lsls	r1, r0, #3
   837e8:	e5ce      	b.n	83388 <_malloc_r+0x44>
   837ea:	f103 0b10 	add.w	fp, r3, #16
   837ee:	e6af      	b.n	83550 <_malloc_r+0x20c>
   837f0:	2a54      	cmp	r2, #84	; 0x54
   837f2:	d829      	bhi.n	83848 <_malloc_r+0x504>
   837f4:	0b1a      	lsrs	r2, r3, #12
   837f6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   837fa:	00c9      	lsls	r1, r1, #3
   837fc:	326e      	adds	r2, #110	; 0x6e
   837fe:	e74d      	b.n	8369c <_malloc_r+0x358>
   83800:	4b20      	ldr	r3, [pc, #128]	; (83884 <_malloc_r+0x540>)
   83802:	6819      	ldr	r1, [r3, #0]
   83804:	4459      	add	r1, fp
   83806:	6019      	str	r1, [r3, #0]
   83808:	e6b3      	b.n	83572 <_malloc_r+0x22e>
   8380a:	f3ca 000b 	ubfx	r0, sl, #0, #12
   8380e:	2800      	cmp	r0, #0
   83810:	f47f aeaf 	bne.w	83572 <_malloc_r+0x22e>
   83814:	eb08 030b 	add.w	r3, r8, fp
   83818:	68ba      	ldr	r2, [r7, #8]
   8381a:	f043 0301 	orr.w	r3, r3, #1
   8381e:	6053      	str	r3, [r2, #4]
   83820:	e6ef      	b.n	83602 <_malloc_r+0x2be>
   83822:	207f      	movs	r0, #127	; 0x7f
   83824:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83828:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   8382c:	e5ac      	b.n	83388 <_malloc_r+0x44>
   8382e:	f104 0108 	add.w	r1, r4, #8
   83832:	4628      	mov	r0, r5
   83834:	9300      	str	r3, [sp, #0]
   83836:	f7ff fa67 	bl	82d08 <_free_r>
   8383a:	9b00      	ldr	r3, [sp, #0]
   8383c:	6819      	ldr	r1, [r3, #0]
   8383e:	e6e0      	b.n	83602 <_malloc_r+0x2be>
   83840:	2001      	movs	r0, #1
   83842:	f04f 0900 	mov.w	r9, #0
   83846:	e6bd      	b.n	835c4 <_malloc_r+0x280>
   83848:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8384c:	d805      	bhi.n	8385a <_malloc_r+0x516>
   8384e:	0bda      	lsrs	r2, r3, #15
   83850:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83854:	00c9      	lsls	r1, r1, #3
   83856:	3277      	adds	r2, #119	; 0x77
   83858:	e720      	b.n	8369c <_malloc_r+0x358>
   8385a:	f240 5154 	movw	r1, #1364	; 0x554
   8385e:	428a      	cmp	r2, r1
   83860:	d805      	bhi.n	8386e <_malloc_r+0x52a>
   83862:	0c9a      	lsrs	r2, r3, #18
   83864:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83868:	00c9      	lsls	r1, r1, #3
   8386a:	327c      	adds	r2, #124	; 0x7c
   8386c:	e716      	b.n	8369c <_malloc_r+0x358>
   8386e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83872:	227e      	movs	r2, #126	; 0x7e
   83874:	e712      	b.n	8369c <_malloc_r+0x358>
   83876:	687b      	ldr	r3, [r7, #4]
   83878:	e780      	b.n	8377c <_malloc_r+0x438>
   8387a:	08f0      	lsrs	r0, r6, #3
   8387c:	f106 0308 	add.w	r3, r6, #8
   83880:	e60e      	b.n	834a0 <_malloc_r+0x15c>
   83882:	bf00      	nop
   83884:	20070c00 	.word	0x20070c00

00083888 <__ascii_mbtowc>:
   83888:	b082      	sub	sp, #8
   8388a:	b149      	cbz	r1, 838a0 <__ascii_mbtowc+0x18>
   8388c:	b15a      	cbz	r2, 838a6 <__ascii_mbtowc+0x1e>
   8388e:	b16b      	cbz	r3, 838ac <__ascii_mbtowc+0x24>
   83890:	7813      	ldrb	r3, [r2, #0]
   83892:	600b      	str	r3, [r1, #0]
   83894:	7812      	ldrb	r2, [r2, #0]
   83896:	1c10      	adds	r0, r2, #0
   83898:	bf18      	it	ne
   8389a:	2001      	movne	r0, #1
   8389c:	b002      	add	sp, #8
   8389e:	4770      	bx	lr
   838a0:	a901      	add	r1, sp, #4
   838a2:	2a00      	cmp	r2, #0
   838a4:	d1f3      	bne.n	8388e <__ascii_mbtowc+0x6>
   838a6:	4610      	mov	r0, r2
   838a8:	b002      	add	sp, #8
   838aa:	4770      	bx	lr
   838ac:	f06f 0001 	mvn.w	r0, #1
   838b0:	e7f4      	b.n	8389c <__ascii_mbtowc+0x14>
   838b2:	bf00      	nop

000838b4 <memchr>:
   838b4:	0783      	lsls	r3, r0, #30
   838b6:	b470      	push	{r4, r5, r6}
   838b8:	b2cd      	uxtb	r5, r1
   838ba:	d03d      	beq.n	83938 <memchr+0x84>
   838bc:	1e54      	subs	r4, r2, #1
   838be:	b30a      	cbz	r2, 83904 <memchr+0x50>
   838c0:	7803      	ldrb	r3, [r0, #0]
   838c2:	42ab      	cmp	r3, r5
   838c4:	d01f      	beq.n	83906 <memchr+0x52>
   838c6:	1c43      	adds	r3, r0, #1
   838c8:	e005      	b.n	838d6 <memchr+0x22>
   838ca:	f114 34ff 	adds.w	r4, r4, #4294967295
   838ce:	d319      	bcc.n	83904 <memchr+0x50>
   838d0:	7802      	ldrb	r2, [r0, #0]
   838d2:	42aa      	cmp	r2, r5
   838d4:	d017      	beq.n	83906 <memchr+0x52>
   838d6:	f013 0f03 	tst.w	r3, #3
   838da:	4618      	mov	r0, r3
   838dc:	f103 0301 	add.w	r3, r3, #1
   838e0:	d1f3      	bne.n	838ca <memchr+0x16>
   838e2:	2c03      	cmp	r4, #3
   838e4:	d811      	bhi.n	8390a <memchr+0x56>
   838e6:	b34c      	cbz	r4, 8393c <memchr+0x88>
   838e8:	7803      	ldrb	r3, [r0, #0]
   838ea:	42ab      	cmp	r3, r5
   838ec:	d00b      	beq.n	83906 <memchr+0x52>
   838ee:	4404      	add	r4, r0
   838f0:	1c43      	adds	r3, r0, #1
   838f2:	e002      	b.n	838fa <memchr+0x46>
   838f4:	7802      	ldrb	r2, [r0, #0]
   838f6:	42aa      	cmp	r2, r5
   838f8:	d005      	beq.n	83906 <memchr+0x52>
   838fa:	429c      	cmp	r4, r3
   838fc:	4618      	mov	r0, r3
   838fe:	f103 0301 	add.w	r3, r3, #1
   83902:	d1f7      	bne.n	838f4 <memchr+0x40>
   83904:	2000      	movs	r0, #0
   83906:	bc70      	pop	{r4, r5, r6}
   83908:	4770      	bx	lr
   8390a:	0209      	lsls	r1, r1, #8
   8390c:	b289      	uxth	r1, r1
   8390e:	4329      	orrs	r1, r5
   83910:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83914:	6803      	ldr	r3, [r0, #0]
   83916:	4606      	mov	r6, r0
   83918:	404b      	eors	r3, r1
   8391a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   8391e:	ea22 0303 	bic.w	r3, r2, r3
   83922:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   83926:	f100 0004 	add.w	r0, r0, #4
   8392a:	d103      	bne.n	83934 <memchr+0x80>
   8392c:	3c04      	subs	r4, #4
   8392e:	2c03      	cmp	r4, #3
   83930:	d8f0      	bhi.n	83914 <memchr+0x60>
   83932:	e7d8      	b.n	838e6 <memchr+0x32>
   83934:	4630      	mov	r0, r6
   83936:	e7d7      	b.n	838e8 <memchr+0x34>
   83938:	4614      	mov	r4, r2
   8393a:	e7d2      	b.n	838e2 <memchr+0x2e>
   8393c:	4620      	mov	r0, r4
   8393e:	e7e2      	b.n	83906 <memchr+0x52>

00083940 <memmove>:
   83940:	4288      	cmp	r0, r1
   83942:	b5f0      	push	{r4, r5, r6, r7, lr}
   83944:	d90d      	bls.n	83962 <memmove+0x22>
   83946:	188b      	adds	r3, r1, r2
   83948:	4298      	cmp	r0, r3
   8394a:	d20a      	bcs.n	83962 <memmove+0x22>
   8394c:	1884      	adds	r4, r0, r2
   8394e:	2a00      	cmp	r2, #0
   83950:	d051      	beq.n	839f6 <memmove+0xb6>
   83952:	4622      	mov	r2, r4
   83954:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   83958:	4299      	cmp	r1, r3
   8395a:	f802 4d01 	strb.w	r4, [r2, #-1]!
   8395e:	d1f9      	bne.n	83954 <memmove+0x14>
   83960:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83962:	2a0f      	cmp	r2, #15
   83964:	d948      	bls.n	839f8 <memmove+0xb8>
   83966:	ea41 0300 	orr.w	r3, r1, r0
   8396a:	079b      	lsls	r3, r3, #30
   8396c:	d146      	bne.n	839fc <memmove+0xbc>
   8396e:	4615      	mov	r5, r2
   83970:	f100 0410 	add.w	r4, r0, #16
   83974:	f101 0310 	add.w	r3, r1, #16
   83978:	f853 6c10 	ldr.w	r6, [r3, #-16]
   8397c:	3d10      	subs	r5, #16
   8397e:	f844 6c10 	str.w	r6, [r4, #-16]
   83982:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   83986:	2d0f      	cmp	r5, #15
   83988:	f844 6c0c 	str.w	r6, [r4, #-12]
   8398c:	f853 6c08 	ldr.w	r6, [r3, #-8]
   83990:	f104 0410 	add.w	r4, r4, #16
   83994:	f844 6c18 	str.w	r6, [r4, #-24]
   83998:	f853 6c04 	ldr.w	r6, [r3, #-4]
   8399c:	f103 0310 	add.w	r3, r3, #16
   839a0:	f844 6c14 	str.w	r6, [r4, #-20]
   839a4:	d8e8      	bhi.n	83978 <memmove+0x38>
   839a6:	f1a2 0310 	sub.w	r3, r2, #16
   839aa:	f023 030f 	bic.w	r3, r3, #15
   839ae:	f002 0e0f 	and.w	lr, r2, #15
   839b2:	3310      	adds	r3, #16
   839b4:	f1be 0f03 	cmp.w	lr, #3
   839b8:	4419      	add	r1, r3
   839ba:	4403      	add	r3, r0
   839bc:	d921      	bls.n	83a02 <memmove+0xc2>
   839be:	460e      	mov	r6, r1
   839c0:	4674      	mov	r4, lr
   839c2:	1f1d      	subs	r5, r3, #4
   839c4:	f856 7b04 	ldr.w	r7, [r6], #4
   839c8:	3c04      	subs	r4, #4
   839ca:	2c03      	cmp	r4, #3
   839cc:	f845 7f04 	str.w	r7, [r5, #4]!
   839d0:	d8f8      	bhi.n	839c4 <memmove+0x84>
   839d2:	f1ae 0404 	sub.w	r4, lr, #4
   839d6:	f024 0403 	bic.w	r4, r4, #3
   839da:	3404      	adds	r4, #4
   839dc:	4421      	add	r1, r4
   839de:	4423      	add	r3, r4
   839e0:	f002 0203 	and.w	r2, r2, #3
   839e4:	b162      	cbz	r2, 83a00 <memmove+0xc0>
   839e6:	3b01      	subs	r3, #1
   839e8:	440a      	add	r2, r1
   839ea:	f811 4b01 	ldrb.w	r4, [r1], #1
   839ee:	428a      	cmp	r2, r1
   839f0:	f803 4f01 	strb.w	r4, [r3, #1]!
   839f4:	d1f9      	bne.n	839ea <memmove+0xaa>
   839f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   839f8:	4603      	mov	r3, r0
   839fa:	e7f3      	b.n	839e4 <memmove+0xa4>
   839fc:	4603      	mov	r3, r0
   839fe:	e7f2      	b.n	839e6 <memmove+0xa6>
   83a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83a02:	4672      	mov	r2, lr
   83a04:	e7ee      	b.n	839e4 <memmove+0xa4>
   83a06:	bf00      	nop

00083a08 <__malloc_lock>:
   83a08:	4801      	ldr	r0, [pc, #4]	; (83a10 <__malloc_lock+0x8>)
   83a0a:	f7ff bc17 	b.w	8323c <__retarget_lock_acquire_recursive>
   83a0e:	bf00      	nop
   83a10:	20070cbc 	.word	0x20070cbc

00083a14 <__malloc_unlock>:
   83a14:	4801      	ldr	r0, [pc, #4]	; (83a1c <__malloc_unlock+0x8>)
   83a16:	f7ff bc13 	b.w	83240 <__retarget_lock_release_recursive>
   83a1a:	bf00      	nop
   83a1c:	20070cbc 	.word	0x20070cbc

00083a20 <_realloc_r>:
   83a20:	2900      	cmp	r1, #0
   83a22:	f000 8094 	beq.w	83b4e <_realloc_r+0x12e>
   83a26:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83a2a:	460c      	mov	r4, r1
   83a2c:	4615      	mov	r5, r2
   83a2e:	b083      	sub	sp, #12
   83a30:	4680      	mov	r8, r0
   83a32:	f105 060b 	add.w	r6, r5, #11
   83a36:	f7ff ffe7 	bl	83a08 <__malloc_lock>
   83a3a:	f854 ec04 	ldr.w	lr, [r4, #-4]
   83a3e:	2e16      	cmp	r6, #22
   83a40:	f02e 0703 	bic.w	r7, lr, #3
   83a44:	f1a4 0908 	sub.w	r9, r4, #8
   83a48:	d83c      	bhi.n	83ac4 <_realloc_r+0xa4>
   83a4a:	2210      	movs	r2, #16
   83a4c:	4616      	mov	r6, r2
   83a4e:	42b5      	cmp	r5, r6
   83a50:	d83d      	bhi.n	83ace <_realloc_r+0xae>
   83a52:	4297      	cmp	r7, r2
   83a54:	da43      	bge.n	83ade <_realloc_r+0xbe>
   83a56:	4bc6      	ldr	r3, [pc, #792]	; (83d70 <_realloc_r+0x350>)
   83a58:	eb09 0007 	add.w	r0, r9, r7
   83a5c:	6899      	ldr	r1, [r3, #8]
   83a5e:	4288      	cmp	r0, r1
   83a60:	f000 80c3 	beq.w	83bea <_realloc_r+0x1ca>
   83a64:	6843      	ldr	r3, [r0, #4]
   83a66:	f023 0101 	bic.w	r1, r3, #1
   83a6a:	4401      	add	r1, r0
   83a6c:	6849      	ldr	r1, [r1, #4]
   83a6e:	07c9      	lsls	r1, r1, #31
   83a70:	d54d      	bpl.n	83b0e <_realloc_r+0xee>
   83a72:	f01e 0f01 	tst.w	lr, #1
   83a76:	f000 809b 	beq.w	83bb0 <_realloc_r+0x190>
   83a7a:	4629      	mov	r1, r5
   83a7c:	4640      	mov	r0, r8
   83a7e:	f7ff fc61 	bl	83344 <_malloc_r>
   83a82:	4605      	mov	r5, r0
   83a84:	2800      	cmp	r0, #0
   83a86:	d03b      	beq.n	83b00 <_realloc_r+0xe0>
   83a88:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83a8c:	f1a0 0208 	sub.w	r2, r0, #8
   83a90:	f023 0301 	bic.w	r3, r3, #1
   83a94:	444b      	add	r3, r9
   83a96:	429a      	cmp	r2, r3
   83a98:	f000 812b 	beq.w	83cf2 <_realloc_r+0x2d2>
   83a9c:	1f3a      	subs	r2, r7, #4
   83a9e:	2a24      	cmp	r2, #36	; 0x24
   83aa0:	f200 8118 	bhi.w	83cd4 <_realloc_r+0x2b4>
   83aa4:	2a13      	cmp	r2, #19
   83aa6:	f200 80eb 	bhi.w	83c80 <_realloc_r+0x260>
   83aaa:	4603      	mov	r3, r0
   83aac:	4622      	mov	r2, r4
   83aae:	6811      	ldr	r1, [r2, #0]
   83ab0:	6019      	str	r1, [r3, #0]
   83ab2:	6851      	ldr	r1, [r2, #4]
   83ab4:	6059      	str	r1, [r3, #4]
   83ab6:	6892      	ldr	r2, [r2, #8]
   83ab8:	609a      	str	r2, [r3, #8]
   83aba:	4621      	mov	r1, r4
   83abc:	4640      	mov	r0, r8
   83abe:	f7ff f923 	bl	82d08 <_free_r>
   83ac2:	e01d      	b.n	83b00 <_realloc_r+0xe0>
   83ac4:	f026 0607 	bic.w	r6, r6, #7
   83ac8:	2e00      	cmp	r6, #0
   83aca:	4632      	mov	r2, r6
   83acc:	dabf      	bge.n	83a4e <_realloc_r+0x2e>
   83ace:	2500      	movs	r5, #0
   83ad0:	230c      	movs	r3, #12
   83ad2:	4628      	mov	r0, r5
   83ad4:	f8c8 3000 	str.w	r3, [r8]
   83ad8:	b003      	add	sp, #12
   83ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83ade:	4625      	mov	r5, r4
   83ae0:	1bbb      	subs	r3, r7, r6
   83ae2:	2b0f      	cmp	r3, #15
   83ae4:	f8d9 2004 	ldr.w	r2, [r9, #4]
   83ae8:	d81d      	bhi.n	83b26 <_realloc_r+0x106>
   83aea:	f002 0201 	and.w	r2, r2, #1
   83aee:	433a      	orrs	r2, r7
   83af0:	eb09 0107 	add.w	r1, r9, r7
   83af4:	f8c9 2004 	str.w	r2, [r9, #4]
   83af8:	684b      	ldr	r3, [r1, #4]
   83afa:	f043 0301 	orr.w	r3, r3, #1
   83afe:	604b      	str	r3, [r1, #4]
   83b00:	4640      	mov	r0, r8
   83b02:	f7ff ff87 	bl	83a14 <__malloc_unlock>
   83b06:	4628      	mov	r0, r5
   83b08:	b003      	add	sp, #12
   83b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b0e:	f023 0303 	bic.w	r3, r3, #3
   83b12:	18f9      	adds	r1, r7, r3
   83b14:	4291      	cmp	r1, r2
   83b16:	db1d      	blt.n	83b54 <_realloc_r+0x134>
   83b18:	68c3      	ldr	r3, [r0, #12]
   83b1a:	6882      	ldr	r2, [r0, #8]
   83b1c:	4625      	mov	r5, r4
   83b1e:	60d3      	str	r3, [r2, #12]
   83b20:	460f      	mov	r7, r1
   83b22:	609a      	str	r2, [r3, #8]
   83b24:	e7dc      	b.n	83ae0 <_realloc_r+0xc0>
   83b26:	f002 0201 	and.w	r2, r2, #1
   83b2a:	eb09 0106 	add.w	r1, r9, r6
   83b2e:	f043 0301 	orr.w	r3, r3, #1
   83b32:	4332      	orrs	r2, r6
   83b34:	f8c9 2004 	str.w	r2, [r9, #4]
   83b38:	444f      	add	r7, r9
   83b3a:	604b      	str	r3, [r1, #4]
   83b3c:	687b      	ldr	r3, [r7, #4]
   83b3e:	3108      	adds	r1, #8
   83b40:	f043 0301 	orr.w	r3, r3, #1
   83b44:	607b      	str	r3, [r7, #4]
   83b46:	4640      	mov	r0, r8
   83b48:	f7ff f8de 	bl	82d08 <_free_r>
   83b4c:	e7d8      	b.n	83b00 <_realloc_r+0xe0>
   83b4e:	4611      	mov	r1, r2
   83b50:	f7ff bbf8 	b.w	83344 <_malloc_r>
   83b54:	f01e 0f01 	tst.w	lr, #1
   83b58:	d18f      	bne.n	83a7a <_realloc_r+0x5a>
   83b5a:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83b5e:	eba9 0a01 	sub.w	sl, r9, r1
   83b62:	f8da 1004 	ldr.w	r1, [sl, #4]
   83b66:	f021 0103 	bic.w	r1, r1, #3
   83b6a:	440b      	add	r3, r1
   83b6c:	443b      	add	r3, r7
   83b6e:	4293      	cmp	r3, r2
   83b70:	db26      	blt.n	83bc0 <_realloc_r+0x1a0>
   83b72:	4655      	mov	r5, sl
   83b74:	68c1      	ldr	r1, [r0, #12]
   83b76:	6880      	ldr	r0, [r0, #8]
   83b78:	1f3a      	subs	r2, r7, #4
   83b7a:	60c1      	str	r1, [r0, #12]
   83b7c:	6088      	str	r0, [r1, #8]
   83b7e:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83b82:	f8da 100c 	ldr.w	r1, [sl, #12]
   83b86:	2a24      	cmp	r2, #36	; 0x24
   83b88:	60c1      	str	r1, [r0, #12]
   83b8a:	6088      	str	r0, [r1, #8]
   83b8c:	d826      	bhi.n	83bdc <_realloc_r+0x1bc>
   83b8e:	2a13      	cmp	r2, #19
   83b90:	f240 8081 	bls.w	83c96 <_realloc_r+0x276>
   83b94:	6821      	ldr	r1, [r4, #0]
   83b96:	2a1b      	cmp	r2, #27
   83b98:	f8ca 1008 	str.w	r1, [sl, #8]
   83b9c:	6861      	ldr	r1, [r4, #4]
   83b9e:	f8ca 100c 	str.w	r1, [sl, #12]
   83ba2:	f200 80ad 	bhi.w	83d00 <_realloc_r+0x2e0>
   83ba6:	f104 0008 	add.w	r0, r4, #8
   83baa:	f10a 0210 	add.w	r2, sl, #16
   83bae:	e074      	b.n	83c9a <_realloc_r+0x27a>
   83bb0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83bb4:	eba9 0a03 	sub.w	sl, r9, r3
   83bb8:	f8da 1004 	ldr.w	r1, [sl, #4]
   83bbc:	f021 0103 	bic.w	r1, r1, #3
   83bc0:	187b      	adds	r3, r7, r1
   83bc2:	4293      	cmp	r3, r2
   83bc4:	f6ff af59 	blt.w	83a7a <_realloc_r+0x5a>
   83bc8:	4655      	mov	r5, sl
   83bca:	f8da 100c 	ldr.w	r1, [sl, #12]
   83bce:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83bd2:	1f3a      	subs	r2, r7, #4
   83bd4:	2a24      	cmp	r2, #36	; 0x24
   83bd6:	60c1      	str	r1, [r0, #12]
   83bd8:	6088      	str	r0, [r1, #8]
   83bda:	d9d8      	bls.n	83b8e <_realloc_r+0x16e>
   83bdc:	4621      	mov	r1, r4
   83bde:	4628      	mov	r0, r5
   83be0:	461f      	mov	r7, r3
   83be2:	46d1      	mov	r9, sl
   83be4:	f7ff feac 	bl	83940 <memmove>
   83be8:	e77a      	b.n	83ae0 <_realloc_r+0xc0>
   83bea:	6841      	ldr	r1, [r0, #4]
   83bec:	f106 0010 	add.w	r0, r6, #16
   83bf0:	f021 0b03 	bic.w	fp, r1, #3
   83bf4:	44bb      	add	fp, r7
   83bf6:	4583      	cmp	fp, r0
   83bf8:	da58      	bge.n	83cac <_realloc_r+0x28c>
   83bfa:	f01e 0f01 	tst.w	lr, #1
   83bfe:	f47f af3c 	bne.w	83a7a <_realloc_r+0x5a>
   83c02:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83c06:	eba9 0a01 	sub.w	sl, r9, r1
   83c0a:	f8da 1004 	ldr.w	r1, [sl, #4]
   83c0e:	f021 0103 	bic.w	r1, r1, #3
   83c12:	448b      	add	fp, r1
   83c14:	4558      	cmp	r0, fp
   83c16:	dcd3      	bgt.n	83bc0 <_realloc_r+0x1a0>
   83c18:	4655      	mov	r5, sl
   83c1a:	f8da 100c 	ldr.w	r1, [sl, #12]
   83c1e:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83c22:	1f3a      	subs	r2, r7, #4
   83c24:	2a24      	cmp	r2, #36	; 0x24
   83c26:	60c1      	str	r1, [r0, #12]
   83c28:	6088      	str	r0, [r1, #8]
   83c2a:	f200 808d 	bhi.w	83d48 <_realloc_r+0x328>
   83c2e:	2a13      	cmp	r2, #19
   83c30:	f240 8087 	bls.w	83d42 <_realloc_r+0x322>
   83c34:	6821      	ldr	r1, [r4, #0]
   83c36:	2a1b      	cmp	r2, #27
   83c38:	f8ca 1008 	str.w	r1, [sl, #8]
   83c3c:	6861      	ldr	r1, [r4, #4]
   83c3e:	f8ca 100c 	str.w	r1, [sl, #12]
   83c42:	f200 8088 	bhi.w	83d56 <_realloc_r+0x336>
   83c46:	f104 0108 	add.w	r1, r4, #8
   83c4a:	f10a 0210 	add.w	r2, sl, #16
   83c4e:	6808      	ldr	r0, [r1, #0]
   83c50:	6010      	str	r0, [r2, #0]
   83c52:	6848      	ldr	r0, [r1, #4]
   83c54:	6050      	str	r0, [r2, #4]
   83c56:	6889      	ldr	r1, [r1, #8]
   83c58:	6091      	str	r1, [r2, #8]
   83c5a:	ebab 0206 	sub.w	r2, fp, r6
   83c5e:	eb0a 0106 	add.w	r1, sl, r6
   83c62:	f042 0201 	orr.w	r2, r2, #1
   83c66:	6099      	str	r1, [r3, #8]
   83c68:	604a      	str	r2, [r1, #4]
   83c6a:	f8da 3004 	ldr.w	r3, [sl, #4]
   83c6e:	4640      	mov	r0, r8
   83c70:	f003 0301 	and.w	r3, r3, #1
   83c74:	431e      	orrs	r6, r3
   83c76:	f8ca 6004 	str.w	r6, [sl, #4]
   83c7a:	f7ff fecb 	bl	83a14 <__malloc_unlock>
   83c7e:	e742      	b.n	83b06 <_realloc_r+0xe6>
   83c80:	6823      	ldr	r3, [r4, #0]
   83c82:	2a1b      	cmp	r2, #27
   83c84:	6003      	str	r3, [r0, #0]
   83c86:	6863      	ldr	r3, [r4, #4]
   83c88:	6043      	str	r3, [r0, #4]
   83c8a:	d827      	bhi.n	83cdc <_realloc_r+0x2bc>
   83c8c:	f100 0308 	add.w	r3, r0, #8
   83c90:	f104 0208 	add.w	r2, r4, #8
   83c94:	e70b      	b.n	83aae <_realloc_r+0x8e>
   83c96:	4620      	mov	r0, r4
   83c98:	462a      	mov	r2, r5
   83c9a:	6801      	ldr	r1, [r0, #0]
   83c9c:	461f      	mov	r7, r3
   83c9e:	6011      	str	r1, [r2, #0]
   83ca0:	6841      	ldr	r1, [r0, #4]
   83ca2:	46d1      	mov	r9, sl
   83ca4:	6051      	str	r1, [r2, #4]
   83ca6:	6883      	ldr	r3, [r0, #8]
   83ca8:	6093      	str	r3, [r2, #8]
   83caa:	e719      	b.n	83ae0 <_realloc_r+0xc0>
   83cac:	ebab 0b06 	sub.w	fp, fp, r6
   83cb0:	eb09 0106 	add.w	r1, r9, r6
   83cb4:	f04b 0201 	orr.w	r2, fp, #1
   83cb8:	6099      	str	r1, [r3, #8]
   83cba:	604a      	str	r2, [r1, #4]
   83cbc:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83cc0:	4640      	mov	r0, r8
   83cc2:	f003 0301 	and.w	r3, r3, #1
   83cc6:	431e      	orrs	r6, r3
   83cc8:	f844 6c04 	str.w	r6, [r4, #-4]
   83ccc:	f7ff fea2 	bl	83a14 <__malloc_unlock>
   83cd0:	4625      	mov	r5, r4
   83cd2:	e718      	b.n	83b06 <_realloc_r+0xe6>
   83cd4:	4621      	mov	r1, r4
   83cd6:	f7ff fe33 	bl	83940 <memmove>
   83cda:	e6ee      	b.n	83aba <_realloc_r+0x9a>
   83cdc:	68a3      	ldr	r3, [r4, #8]
   83cde:	2a24      	cmp	r2, #36	; 0x24
   83ce0:	6083      	str	r3, [r0, #8]
   83ce2:	68e3      	ldr	r3, [r4, #12]
   83ce4:	60c3      	str	r3, [r0, #12]
   83ce6:	d018      	beq.n	83d1a <_realloc_r+0x2fa>
   83ce8:	f100 0310 	add.w	r3, r0, #16
   83cec:	f104 0210 	add.w	r2, r4, #16
   83cf0:	e6dd      	b.n	83aae <_realloc_r+0x8e>
   83cf2:	f850 3c04 	ldr.w	r3, [r0, #-4]
   83cf6:	4625      	mov	r5, r4
   83cf8:	f023 0303 	bic.w	r3, r3, #3
   83cfc:	441f      	add	r7, r3
   83cfe:	e6ef      	b.n	83ae0 <_realloc_r+0xc0>
   83d00:	68a1      	ldr	r1, [r4, #8]
   83d02:	2a24      	cmp	r2, #36	; 0x24
   83d04:	f8ca 1010 	str.w	r1, [sl, #16]
   83d08:	68e1      	ldr	r1, [r4, #12]
   83d0a:	f8ca 1014 	str.w	r1, [sl, #20]
   83d0e:	d00d      	beq.n	83d2c <_realloc_r+0x30c>
   83d10:	f104 0010 	add.w	r0, r4, #16
   83d14:	f10a 0218 	add.w	r2, sl, #24
   83d18:	e7bf      	b.n	83c9a <_realloc_r+0x27a>
   83d1a:	6922      	ldr	r2, [r4, #16]
   83d1c:	f100 0318 	add.w	r3, r0, #24
   83d20:	6102      	str	r2, [r0, #16]
   83d22:	6961      	ldr	r1, [r4, #20]
   83d24:	f104 0218 	add.w	r2, r4, #24
   83d28:	6141      	str	r1, [r0, #20]
   83d2a:	e6c0      	b.n	83aae <_realloc_r+0x8e>
   83d2c:	6922      	ldr	r2, [r4, #16]
   83d2e:	f104 0018 	add.w	r0, r4, #24
   83d32:	f8ca 2018 	str.w	r2, [sl, #24]
   83d36:	6961      	ldr	r1, [r4, #20]
   83d38:	f10a 0220 	add.w	r2, sl, #32
   83d3c:	f8ca 101c 	str.w	r1, [sl, #28]
   83d40:	e7ab      	b.n	83c9a <_realloc_r+0x27a>
   83d42:	4621      	mov	r1, r4
   83d44:	462a      	mov	r2, r5
   83d46:	e782      	b.n	83c4e <_realloc_r+0x22e>
   83d48:	4621      	mov	r1, r4
   83d4a:	4628      	mov	r0, r5
   83d4c:	9301      	str	r3, [sp, #4]
   83d4e:	f7ff fdf7 	bl	83940 <memmove>
   83d52:	9b01      	ldr	r3, [sp, #4]
   83d54:	e781      	b.n	83c5a <_realloc_r+0x23a>
   83d56:	68a1      	ldr	r1, [r4, #8]
   83d58:	2a24      	cmp	r2, #36	; 0x24
   83d5a:	f8ca 1010 	str.w	r1, [sl, #16]
   83d5e:	68e1      	ldr	r1, [r4, #12]
   83d60:	f8ca 1014 	str.w	r1, [sl, #20]
   83d64:	d006      	beq.n	83d74 <_realloc_r+0x354>
   83d66:	f104 0110 	add.w	r1, r4, #16
   83d6a:	f10a 0218 	add.w	r2, sl, #24
   83d6e:	e76e      	b.n	83c4e <_realloc_r+0x22e>
   83d70:	200706d0 	.word	0x200706d0
   83d74:	6922      	ldr	r2, [r4, #16]
   83d76:	f104 0118 	add.w	r1, r4, #24
   83d7a:	f8ca 2018 	str.w	r2, [sl, #24]
   83d7e:	6960      	ldr	r0, [r4, #20]
   83d80:	f10a 0220 	add.w	r2, sl, #32
   83d84:	f8ca 001c 	str.w	r0, [sl, #28]
   83d88:	e761      	b.n	83c4e <_realloc_r+0x22e>
   83d8a:	bf00      	nop

00083d8c <_sbrk_r>:
   83d8c:	b538      	push	{r3, r4, r5, lr}
   83d8e:	2300      	movs	r3, #0
   83d90:	4c06      	ldr	r4, [pc, #24]	; (83dac <_sbrk_r+0x20>)
   83d92:	4605      	mov	r5, r0
   83d94:	4608      	mov	r0, r1
   83d96:	6023      	str	r3, [r4, #0]
   83d98:	f7fd fc16 	bl	815c8 <_sbrk>
   83d9c:	1c43      	adds	r3, r0, #1
   83d9e:	d000      	beq.n	83da2 <_sbrk_r+0x16>
   83da0:	bd38      	pop	{r3, r4, r5, pc}
   83da2:	6823      	ldr	r3, [r4, #0]
   83da4:	2b00      	cmp	r3, #0
   83da6:	d0fb      	beq.n	83da0 <_sbrk_r+0x14>
   83da8:	602b      	str	r3, [r5, #0]
   83daa:	bd38      	pop	{r3, r4, r5, pc}
   83dac:	20070cd0 	.word	0x20070cd0

00083db0 <__sread>:
   83db0:	b510      	push	{r4, lr}
   83db2:	460c      	mov	r4, r1
   83db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83db8:	f000 f9f4 	bl	841a4 <_read_r>
   83dbc:	2800      	cmp	r0, #0
   83dbe:	db03      	blt.n	83dc8 <__sread+0x18>
   83dc0:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83dc2:	4403      	add	r3, r0
   83dc4:	6523      	str	r3, [r4, #80]	; 0x50
   83dc6:	bd10      	pop	{r4, pc}
   83dc8:	89a3      	ldrh	r3, [r4, #12]
   83dca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83dce:	81a3      	strh	r3, [r4, #12]
   83dd0:	bd10      	pop	{r4, pc}
   83dd2:	bf00      	nop

00083dd4 <__swrite>:
   83dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83dd8:	460c      	mov	r4, r1
   83dda:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   83dde:	461f      	mov	r7, r3
   83de0:	05cb      	lsls	r3, r1, #23
   83de2:	4616      	mov	r6, r2
   83de4:	4605      	mov	r5, r0
   83de6:	d507      	bpl.n	83df8 <__swrite+0x24>
   83de8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83dec:	2302      	movs	r3, #2
   83dee:	2200      	movs	r2, #0
   83df0:	f000 f9c2 	bl	84178 <_lseek_r>
   83df4:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   83df8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83dfc:	81a1      	strh	r1, [r4, #12]
   83dfe:	463b      	mov	r3, r7
   83e00:	4632      	mov	r2, r6
   83e02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83e06:	4628      	mov	r0, r5
   83e08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83e0c:	f000 b8a2 	b.w	83f54 <_write_r>

00083e10 <__sseek>:
   83e10:	b510      	push	{r4, lr}
   83e12:	460c      	mov	r4, r1
   83e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83e18:	f000 f9ae 	bl	84178 <_lseek_r>
   83e1c:	89a3      	ldrh	r3, [r4, #12]
   83e1e:	1c42      	adds	r2, r0, #1
   83e20:	bf0e      	itee	eq
   83e22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83e26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83e2a:	6520      	strne	r0, [r4, #80]	; 0x50
   83e2c:	81a3      	strh	r3, [r4, #12]
   83e2e:	bd10      	pop	{r4, pc}

00083e30 <__sclose>:
   83e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83e34:	f000 b906 	b.w	84044 <_close_r>

00083e38 <__swbuf_r>:
   83e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83e3a:	460d      	mov	r5, r1
   83e3c:	4614      	mov	r4, r2
   83e3e:	4606      	mov	r6, r0
   83e40:	b110      	cbz	r0, 83e48 <__swbuf_r+0x10>
   83e42:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83e44:	2b00      	cmp	r3, #0
   83e46:	d04b      	beq.n	83ee0 <__swbuf_r+0xa8>
   83e48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83e4c:	69a3      	ldr	r3, [r4, #24]
   83e4e:	b291      	uxth	r1, r2
   83e50:	0708      	lsls	r0, r1, #28
   83e52:	60a3      	str	r3, [r4, #8]
   83e54:	d539      	bpl.n	83eca <__swbuf_r+0x92>
   83e56:	6923      	ldr	r3, [r4, #16]
   83e58:	2b00      	cmp	r3, #0
   83e5a:	d036      	beq.n	83eca <__swbuf_r+0x92>
   83e5c:	b2ed      	uxtb	r5, r5
   83e5e:	0489      	lsls	r1, r1, #18
   83e60:	462f      	mov	r7, r5
   83e62:	d515      	bpl.n	83e90 <__swbuf_r+0x58>
   83e64:	6822      	ldr	r2, [r4, #0]
   83e66:	6961      	ldr	r1, [r4, #20]
   83e68:	1ad3      	subs	r3, r2, r3
   83e6a:	428b      	cmp	r3, r1
   83e6c:	da1c      	bge.n	83ea8 <__swbuf_r+0x70>
   83e6e:	3301      	adds	r3, #1
   83e70:	68a1      	ldr	r1, [r4, #8]
   83e72:	1c50      	adds	r0, r2, #1
   83e74:	3901      	subs	r1, #1
   83e76:	60a1      	str	r1, [r4, #8]
   83e78:	6020      	str	r0, [r4, #0]
   83e7a:	7015      	strb	r5, [r2, #0]
   83e7c:	6962      	ldr	r2, [r4, #20]
   83e7e:	429a      	cmp	r2, r3
   83e80:	d01a      	beq.n	83eb8 <__swbuf_r+0x80>
   83e82:	89a3      	ldrh	r3, [r4, #12]
   83e84:	07db      	lsls	r3, r3, #31
   83e86:	d501      	bpl.n	83e8c <__swbuf_r+0x54>
   83e88:	2d0a      	cmp	r5, #10
   83e8a:	d015      	beq.n	83eb8 <__swbuf_r+0x80>
   83e8c:	4638      	mov	r0, r7
   83e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83e90:	6e61      	ldr	r1, [r4, #100]	; 0x64
   83e92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83e96:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   83e9a:	81a2      	strh	r2, [r4, #12]
   83e9c:	6822      	ldr	r2, [r4, #0]
   83e9e:	6661      	str	r1, [r4, #100]	; 0x64
   83ea0:	6961      	ldr	r1, [r4, #20]
   83ea2:	1ad3      	subs	r3, r2, r3
   83ea4:	428b      	cmp	r3, r1
   83ea6:	dbe2      	blt.n	83e6e <__swbuf_r+0x36>
   83ea8:	4621      	mov	r1, r4
   83eaa:	4630      	mov	r0, r6
   83eac:	f7fe fdae 	bl	82a0c <_fflush_r>
   83eb0:	b940      	cbnz	r0, 83ec4 <__swbuf_r+0x8c>
   83eb2:	2301      	movs	r3, #1
   83eb4:	6822      	ldr	r2, [r4, #0]
   83eb6:	e7db      	b.n	83e70 <__swbuf_r+0x38>
   83eb8:	4621      	mov	r1, r4
   83eba:	4630      	mov	r0, r6
   83ebc:	f7fe fda6 	bl	82a0c <_fflush_r>
   83ec0:	2800      	cmp	r0, #0
   83ec2:	d0e3      	beq.n	83e8c <__swbuf_r+0x54>
   83ec4:	f04f 37ff 	mov.w	r7, #4294967295
   83ec8:	e7e0      	b.n	83e8c <__swbuf_r+0x54>
   83eca:	4621      	mov	r1, r4
   83ecc:	4630      	mov	r0, r6
   83ece:	f7fe fc8d 	bl	827ec <__swsetup_r>
   83ed2:	2800      	cmp	r0, #0
   83ed4:	d1f6      	bne.n	83ec4 <__swbuf_r+0x8c>
   83ed6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83eda:	6923      	ldr	r3, [r4, #16]
   83edc:	b291      	uxth	r1, r2
   83ede:	e7bd      	b.n	83e5c <__swbuf_r+0x24>
   83ee0:	f7fe fdec 	bl	82abc <__sinit>
   83ee4:	e7b0      	b.n	83e48 <__swbuf_r+0x10>
   83ee6:	bf00      	nop

00083ee8 <_wcrtomb_r>:
   83ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
   83eea:	4606      	mov	r6, r0
   83eec:	b085      	sub	sp, #20
   83eee:	461f      	mov	r7, r3
   83ef0:	b189      	cbz	r1, 83f16 <_wcrtomb_r+0x2e>
   83ef2:	4c10      	ldr	r4, [pc, #64]	; (83f34 <_wcrtomb_r+0x4c>)
   83ef4:	4d10      	ldr	r5, [pc, #64]	; (83f38 <_wcrtomb_r+0x50>)
   83ef6:	6824      	ldr	r4, [r4, #0]
   83ef8:	6b64      	ldr	r4, [r4, #52]	; 0x34
   83efa:	2c00      	cmp	r4, #0
   83efc:	bf08      	it	eq
   83efe:	462c      	moveq	r4, r5
   83f00:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83f04:	47a0      	blx	r4
   83f06:	1c43      	adds	r3, r0, #1
   83f08:	d103      	bne.n	83f12 <_wcrtomb_r+0x2a>
   83f0a:	2200      	movs	r2, #0
   83f0c:	238a      	movs	r3, #138	; 0x8a
   83f0e:	603a      	str	r2, [r7, #0]
   83f10:	6033      	str	r3, [r6, #0]
   83f12:	b005      	add	sp, #20
   83f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83f16:	460c      	mov	r4, r1
   83f18:	4a06      	ldr	r2, [pc, #24]	; (83f34 <_wcrtomb_r+0x4c>)
   83f1a:	4d07      	ldr	r5, [pc, #28]	; (83f38 <_wcrtomb_r+0x50>)
   83f1c:	6811      	ldr	r1, [r2, #0]
   83f1e:	4622      	mov	r2, r4
   83f20:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   83f22:	a901      	add	r1, sp, #4
   83f24:	2c00      	cmp	r4, #0
   83f26:	bf08      	it	eq
   83f28:	462c      	moveq	r4, r5
   83f2a:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83f2e:	47a0      	blx	r4
   83f30:	e7e9      	b.n	83f06 <_wcrtomb_r+0x1e>
   83f32:	bf00      	nop
   83f34:	20070134 	.word	0x20070134
   83f38:	20070564 	.word	0x20070564

00083f3c <__ascii_wctomb>:
   83f3c:	b119      	cbz	r1, 83f46 <__ascii_wctomb+0xa>
   83f3e:	2aff      	cmp	r2, #255	; 0xff
   83f40:	d803      	bhi.n	83f4a <__ascii_wctomb+0xe>
   83f42:	700a      	strb	r2, [r1, #0]
   83f44:	2101      	movs	r1, #1
   83f46:	4608      	mov	r0, r1
   83f48:	4770      	bx	lr
   83f4a:	238a      	movs	r3, #138	; 0x8a
   83f4c:	f04f 31ff 	mov.w	r1, #4294967295
   83f50:	6003      	str	r3, [r0, #0]
   83f52:	e7f8      	b.n	83f46 <__ascii_wctomb+0xa>

00083f54 <_write_r>:
   83f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83f56:	460e      	mov	r6, r1
   83f58:	2500      	movs	r5, #0
   83f5a:	4c08      	ldr	r4, [pc, #32]	; (83f7c <_write_r+0x28>)
   83f5c:	4611      	mov	r1, r2
   83f5e:	4607      	mov	r7, r0
   83f60:	461a      	mov	r2, r3
   83f62:	4630      	mov	r0, r6
   83f64:	6025      	str	r5, [r4, #0]
   83f66:	f7fc fca9 	bl	808bc <_write>
   83f6a:	1c43      	adds	r3, r0, #1
   83f6c:	d000      	beq.n	83f70 <_write_r+0x1c>
   83f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83f70:	6823      	ldr	r3, [r4, #0]
   83f72:	2b00      	cmp	r3, #0
   83f74:	d0fb      	beq.n	83f6e <_write_r+0x1a>
   83f76:	603b      	str	r3, [r7, #0]
   83f78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83f7a:	bf00      	nop
   83f7c:	20070cd0 	.word	0x20070cd0

00083f80 <__register_exitproc>:
   83f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83f84:	4d2c      	ldr	r5, [pc, #176]	; (84038 <__register_exitproc+0xb8>)
   83f86:	4606      	mov	r6, r0
   83f88:	6828      	ldr	r0, [r5, #0]
   83f8a:	4698      	mov	r8, r3
   83f8c:	460f      	mov	r7, r1
   83f8e:	4691      	mov	r9, r2
   83f90:	f7ff f954 	bl	8323c <__retarget_lock_acquire_recursive>
   83f94:	4b29      	ldr	r3, [pc, #164]	; (8403c <__register_exitproc+0xbc>)
   83f96:	681c      	ldr	r4, [r3, #0]
   83f98:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   83f9c:	2b00      	cmp	r3, #0
   83f9e:	d03e      	beq.n	8401e <__register_exitproc+0x9e>
   83fa0:	685a      	ldr	r2, [r3, #4]
   83fa2:	2a1f      	cmp	r2, #31
   83fa4:	dc1c      	bgt.n	83fe0 <__register_exitproc+0x60>
   83fa6:	f102 0e01 	add.w	lr, r2, #1
   83faa:	b176      	cbz	r6, 83fca <__register_exitproc+0x4a>
   83fac:	2101      	movs	r1, #1
   83fae:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   83fb2:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   83fb6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   83fba:	4091      	lsls	r1, r2
   83fbc:	4308      	orrs	r0, r1
   83fbe:	2e02      	cmp	r6, #2
   83fc0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83fc4:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   83fc8:	d023      	beq.n	84012 <__register_exitproc+0x92>
   83fca:	3202      	adds	r2, #2
   83fcc:	f8c3 e004 	str.w	lr, [r3, #4]
   83fd0:	6828      	ldr	r0, [r5, #0]
   83fd2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   83fd6:	f7ff f933 	bl	83240 <__retarget_lock_release_recursive>
   83fda:	2000      	movs	r0, #0
   83fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83fe0:	4b17      	ldr	r3, [pc, #92]	; (84040 <__register_exitproc+0xc0>)
   83fe2:	b30b      	cbz	r3, 84028 <__register_exitproc+0xa8>
   83fe4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83fe8:	f7ff f9a4 	bl	83334 <malloc>
   83fec:	4603      	mov	r3, r0
   83fee:	b1d8      	cbz	r0, 84028 <__register_exitproc+0xa8>
   83ff0:	2000      	movs	r0, #0
   83ff2:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   83ff6:	f04f 0e01 	mov.w	lr, #1
   83ffa:	6058      	str	r0, [r3, #4]
   83ffc:	6019      	str	r1, [r3, #0]
   83ffe:	4602      	mov	r2, r0
   84000:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   84004:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   84008:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   8400c:	2e00      	cmp	r6, #0
   8400e:	d0dc      	beq.n	83fca <__register_exitproc+0x4a>
   84010:	e7cc      	b.n	83fac <__register_exitproc+0x2c>
   84012:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   84016:	4301      	orrs	r1, r0
   84018:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   8401c:	e7d5      	b.n	83fca <__register_exitproc+0x4a>
   8401e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   84022:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   84026:	e7bb      	b.n	83fa0 <__register_exitproc+0x20>
   84028:	6828      	ldr	r0, [r5, #0]
   8402a:	f7ff f909 	bl	83240 <__retarget_lock_release_recursive>
   8402e:	f04f 30ff 	mov.w	r0, #4294967295
   84032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84036:	bf00      	nop
   84038:	20070560 	.word	0x20070560
   8403c:	00084678 	.word	0x00084678
   84040:	00083335 	.word	0x00083335

00084044 <_close_r>:
   84044:	b538      	push	{r3, r4, r5, lr}
   84046:	2300      	movs	r3, #0
   84048:	4c06      	ldr	r4, [pc, #24]	; (84064 <_close_r+0x20>)
   8404a:	4605      	mov	r5, r0
   8404c:	4608      	mov	r0, r1
   8404e:	6023      	str	r3, [r4, #0]
   84050:	f7fd fad6 	bl	81600 <_close>
   84054:	1c43      	adds	r3, r0, #1
   84056:	d000      	beq.n	8405a <_close_r+0x16>
   84058:	bd38      	pop	{r3, r4, r5, pc}
   8405a:	6823      	ldr	r3, [r4, #0]
   8405c:	2b00      	cmp	r3, #0
   8405e:	d0fb      	beq.n	84058 <_close_r+0x14>
   84060:	602b      	str	r3, [r5, #0]
   84062:	bd38      	pop	{r3, r4, r5, pc}
   84064:	20070cd0 	.word	0x20070cd0

00084068 <_fclose_r>:
   84068:	b570      	push	{r4, r5, r6, lr}
   8406a:	b159      	cbz	r1, 84084 <_fclose_r+0x1c>
   8406c:	4605      	mov	r5, r0
   8406e:	460c      	mov	r4, r1
   84070:	b110      	cbz	r0, 84078 <_fclose_r+0x10>
   84072:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84074:	2b00      	cmp	r3, #0
   84076:	d03c      	beq.n	840f2 <_fclose_r+0x8a>
   84078:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8407a:	07d8      	lsls	r0, r3, #31
   8407c:	d505      	bpl.n	8408a <_fclose_r+0x22>
   8407e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84082:	b92b      	cbnz	r3, 84090 <_fclose_r+0x28>
   84084:	2600      	movs	r6, #0
   84086:	4630      	mov	r0, r6
   84088:	bd70      	pop	{r4, r5, r6, pc}
   8408a:	89a3      	ldrh	r3, [r4, #12]
   8408c:	0599      	lsls	r1, r3, #22
   8408e:	d53c      	bpl.n	8410a <_fclose_r+0xa2>
   84090:	4621      	mov	r1, r4
   84092:	4628      	mov	r0, r5
   84094:	f7fe fc1e 	bl	828d4 <__sflush_r>
   84098:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8409a:	4606      	mov	r6, r0
   8409c:	b133      	cbz	r3, 840ac <_fclose_r+0x44>
   8409e:	69e1      	ldr	r1, [r4, #28]
   840a0:	4628      	mov	r0, r5
   840a2:	4798      	blx	r3
   840a4:	2800      	cmp	r0, #0
   840a6:	bfb8      	it	lt
   840a8:	f04f 36ff 	movlt.w	r6, #4294967295
   840ac:	89a3      	ldrh	r3, [r4, #12]
   840ae:	061a      	lsls	r2, r3, #24
   840b0:	d422      	bmi.n	840f8 <_fclose_r+0x90>
   840b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   840b4:	b141      	cbz	r1, 840c8 <_fclose_r+0x60>
   840b6:	f104 0340 	add.w	r3, r4, #64	; 0x40
   840ba:	4299      	cmp	r1, r3
   840bc:	d002      	beq.n	840c4 <_fclose_r+0x5c>
   840be:	4628      	mov	r0, r5
   840c0:	f7fe fe22 	bl	82d08 <_free_r>
   840c4:	2300      	movs	r3, #0
   840c6:	6323      	str	r3, [r4, #48]	; 0x30
   840c8:	6c61      	ldr	r1, [r4, #68]	; 0x44
   840ca:	b121      	cbz	r1, 840d6 <_fclose_r+0x6e>
   840cc:	4628      	mov	r0, r5
   840ce:	f7fe fe1b 	bl	82d08 <_free_r>
   840d2:	2300      	movs	r3, #0
   840d4:	6463      	str	r3, [r4, #68]	; 0x44
   840d6:	f7fe fd21 	bl	82b1c <__sfp_lock_acquire>
   840da:	2200      	movs	r2, #0
   840dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   840de:	81a2      	strh	r2, [r4, #12]
   840e0:	07db      	lsls	r3, r3, #31
   840e2:	d50e      	bpl.n	84102 <_fclose_r+0x9a>
   840e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   840e6:	f7ff f8a7 	bl	83238 <__retarget_lock_close_recursive>
   840ea:	f7fe fd1d 	bl	82b28 <__sfp_lock_release>
   840ee:	4630      	mov	r0, r6
   840f0:	bd70      	pop	{r4, r5, r6, pc}
   840f2:	f7fe fce3 	bl	82abc <__sinit>
   840f6:	e7bf      	b.n	84078 <_fclose_r+0x10>
   840f8:	6921      	ldr	r1, [r4, #16]
   840fa:	4628      	mov	r0, r5
   840fc:	f7fe fe04 	bl	82d08 <_free_r>
   84100:	e7d7      	b.n	840b2 <_fclose_r+0x4a>
   84102:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84104:	f7ff f89c 	bl	83240 <__retarget_lock_release_recursive>
   84108:	e7ec      	b.n	840e4 <_fclose_r+0x7c>
   8410a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8410c:	f7ff f896 	bl	8323c <__retarget_lock_acquire_recursive>
   84110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84114:	2b00      	cmp	r3, #0
   84116:	d1bb      	bne.n	84090 <_fclose_r+0x28>
   84118:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8411a:	f016 0601 	ands.w	r6, r6, #1
   8411e:	d1b1      	bne.n	84084 <_fclose_r+0x1c>
   84120:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84122:	f7ff f88d 	bl	83240 <__retarget_lock_release_recursive>
   84126:	4630      	mov	r0, r6
   84128:	bd70      	pop	{r4, r5, r6, pc}
   8412a:	bf00      	nop

0008412c <_fstat_r>:
   8412c:	b570      	push	{r4, r5, r6, lr}
   8412e:	460d      	mov	r5, r1
   84130:	2300      	movs	r3, #0
   84132:	4c07      	ldr	r4, [pc, #28]	; (84150 <_fstat_r+0x24>)
   84134:	4606      	mov	r6, r0
   84136:	4611      	mov	r1, r2
   84138:	4628      	mov	r0, r5
   8413a:	6023      	str	r3, [r4, #0]
   8413c:	f7fd fa63 	bl	81606 <_fstat>
   84140:	1c43      	adds	r3, r0, #1
   84142:	d000      	beq.n	84146 <_fstat_r+0x1a>
   84144:	bd70      	pop	{r4, r5, r6, pc}
   84146:	6823      	ldr	r3, [r4, #0]
   84148:	2b00      	cmp	r3, #0
   8414a:	d0fb      	beq.n	84144 <_fstat_r+0x18>
   8414c:	6033      	str	r3, [r6, #0]
   8414e:	bd70      	pop	{r4, r5, r6, pc}
   84150:	20070cd0 	.word	0x20070cd0

00084154 <_isatty_r>:
   84154:	b538      	push	{r3, r4, r5, lr}
   84156:	2300      	movs	r3, #0
   84158:	4c06      	ldr	r4, [pc, #24]	; (84174 <_isatty_r+0x20>)
   8415a:	4605      	mov	r5, r0
   8415c:	4608      	mov	r0, r1
   8415e:	6023      	str	r3, [r4, #0]
   84160:	f7fd fa56 	bl	81610 <_isatty>
   84164:	1c43      	adds	r3, r0, #1
   84166:	d000      	beq.n	8416a <_isatty_r+0x16>
   84168:	bd38      	pop	{r3, r4, r5, pc}
   8416a:	6823      	ldr	r3, [r4, #0]
   8416c:	2b00      	cmp	r3, #0
   8416e:	d0fb      	beq.n	84168 <_isatty_r+0x14>
   84170:	602b      	str	r3, [r5, #0]
   84172:	bd38      	pop	{r3, r4, r5, pc}
   84174:	20070cd0 	.word	0x20070cd0

00084178 <_lseek_r>:
   84178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8417a:	460e      	mov	r6, r1
   8417c:	2500      	movs	r5, #0
   8417e:	4c08      	ldr	r4, [pc, #32]	; (841a0 <_lseek_r+0x28>)
   84180:	4611      	mov	r1, r2
   84182:	4607      	mov	r7, r0
   84184:	461a      	mov	r2, r3
   84186:	4630      	mov	r0, r6
   84188:	6025      	str	r5, [r4, #0]
   8418a:	f7fd fa43 	bl	81614 <_lseek>
   8418e:	1c43      	adds	r3, r0, #1
   84190:	d000      	beq.n	84194 <_lseek_r+0x1c>
   84192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84194:	6823      	ldr	r3, [r4, #0]
   84196:	2b00      	cmp	r3, #0
   84198:	d0fb      	beq.n	84192 <_lseek_r+0x1a>
   8419a:	603b      	str	r3, [r7, #0]
   8419c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8419e:	bf00      	nop
   841a0:	20070cd0 	.word	0x20070cd0

000841a4 <_read_r>:
   841a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   841a6:	460e      	mov	r6, r1
   841a8:	2500      	movs	r5, #0
   841aa:	4c08      	ldr	r4, [pc, #32]	; (841cc <_read_r+0x28>)
   841ac:	4611      	mov	r1, r2
   841ae:	4607      	mov	r7, r0
   841b0:	461a      	mov	r2, r3
   841b2:	4630      	mov	r0, r6
   841b4:	6025      	str	r5, [r4, #0]
   841b6:	f7fc fb63 	bl	80880 <_read>
   841ba:	1c43      	adds	r3, r0, #1
   841bc:	d000      	beq.n	841c0 <_read_r+0x1c>
   841be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   841c0:	6823      	ldr	r3, [r4, #0]
   841c2:	2b00      	cmp	r3, #0
   841c4:	d0fb      	beq.n	841be <_read_r+0x1a>
   841c6:	603b      	str	r3, [r7, #0]
   841c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   841ca:	bf00      	nop
   841cc:	20070cd0 	.word	0x20070cd0

000841d0 <__aeabi_uldivmod>:
   841d0:	b953      	cbnz	r3, 841e8 <__aeabi_uldivmod+0x18>
   841d2:	b94a      	cbnz	r2, 841e8 <__aeabi_uldivmod+0x18>
   841d4:	2900      	cmp	r1, #0
   841d6:	bf08      	it	eq
   841d8:	2800      	cmpeq	r0, #0
   841da:	bf1c      	itt	ne
   841dc:	f04f 31ff 	movne.w	r1, #4294967295
   841e0:	f04f 30ff 	movne.w	r0, #4294967295
   841e4:	f000 b97a 	b.w	844dc <__aeabi_idiv0>
   841e8:	f1ad 0c08 	sub.w	ip, sp, #8
   841ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   841f0:	f000 f806 	bl	84200 <__udivmoddi4>
   841f4:	f8dd e004 	ldr.w	lr, [sp, #4]
   841f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   841fc:	b004      	add	sp, #16
   841fe:	4770      	bx	lr

00084200 <__udivmoddi4>:
   84200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84204:	468c      	mov	ip, r1
   84206:	460e      	mov	r6, r1
   84208:	4604      	mov	r4, r0
   8420a:	9d08      	ldr	r5, [sp, #32]
   8420c:	2b00      	cmp	r3, #0
   8420e:	d150      	bne.n	842b2 <__udivmoddi4+0xb2>
   84210:	428a      	cmp	r2, r1
   84212:	4617      	mov	r7, r2
   84214:	d96c      	bls.n	842f0 <__udivmoddi4+0xf0>
   84216:	fab2 fe82 	clz	lr, r2
   8421a:	f1be 0f00 	cmp.w	lr, #0
   8421e:	d00b      	beq.n	84238 <__udivmoddi4+0x38>
   84220:	f1ce 0c20 	rsb	ip, lr, #32
   84224:	fa01 f60e 	lsl.w	r6, r1, lr
   84228:	fa20 fc0c 	lsr.w	ip, r0, ip
   8422c:	fa02 f70e 	lsl.w	r7, r2, lr
   84230:	ea4c 0c06 	orr.w	ip, ip, r6
   84234:	fa00 f40e 	lsl.w	r4, r0, lr
   84238:	0c3a      	lsrs	r2, r7, #16
   8423a:	fbbc f9f2 	udiv	r9, ip, r2
   8423e:	b2bb      	uxth	r3, r7
   84240:	fb02 cc19 	mls	ip, r2, r9, ip
   84244:	fb09 fa03 	mul.w	sl, r9, r3
   84248:	ea4f 4814 	mov.w	r8, r4, lsr #16
   8424c:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   84250:	45b2      	cmp	sl, r6
   84252:	d90a      	bls.n	8426a <__udivmoddi4+0x6a>
   84254:	19f6      	adds	r6, r6, r7
   84256:	f109 31ff 	add.w	r1, r9, #4294967295
   8425a:	f080 8125 	bcs.w	844a8 <__udivmoddi4+0x2a8>
   8425e:	45b2      	cmp	sl, r6
   84260:	f240 8122 	bls.w	844a8 <__udivmoddi4+0x2a8>
   84264:	f1a9 0902 	sub.w	r9, r9, #2
   84268:	443e      	add	r6, r7
   8426a:	eba6 060a 	sub.w	r6, r6, sl
   8426e:	fbb6 f0f2 	udiv	r0, r6, r2
   84272:	fb02 6610 	mls	r6, r2, r0, r6
   84276:	fb00 f303 	mul.w	r3, r0, r3
   8427a:	b2a4      	uxth	r4, r4
   8427c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   84280:	42a3      	cmp	r3, r4
   84282:	d909      	bls.n	84298 <__udivmoddi4+0x98>
   84284:	19e4      	adds	r4, r4, r7
   84286:	f100 32ff 	add.w	r2, r0, #4294967295
   8428a:	f080 810b 	bcs.w	844a4 <__udivmoddi4+0x2a4>
   8428e:	42a3      	cmp	r3, r4
   84290:	f240 8108 	bls.w	844a4 <__udivmoddi4+0x2a4>
   84294:	3802      	subs	r0, #2
   84296:	443c      	add	r4, r7
   84298:	2100      	movs	r1, #0
   8429a:	1ae4      	subs	r4, r4, r3
   8429c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   842a0:	2d00      	cmp	r5, #0
   842a2:	d062      	beq.n	8436a <__udivmoddi4+0x16a>
   842a4:	2300      	movs	r3, #0
   842a6:	fa24 f40e 	lsr.w	r4, r4, lr
   842aa:	602c      	str	r4, [r5, #0]
   842ac:	606b      	str	r3, [r5, #4]
   842ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   842b2:	428b      	cmp	r3, r1
   842b4:	d907      	bls.n	842c6 <__udivmoddi4+0xc6>
   842b6:	2d00      	cmp	r5, #0
   842b8:	d055      	beq.n	84366 <__udivmoddi4+0x166>
   842ba:	2100      	movs	r1, #0
   842bc:	e885 0041 	stmia.w	r5, {r0, r6}
   842c0:	4608      	mov	r0, r1
   842c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   842c6:	fab3 f183 	clz	r1, r3
   842ca:	2900      	cmp	r1, #0
   842cc:	f040 808f 	bne.w	843ee <__udivmoddi4+0x1ee>
   842d0:	42b3      	cmp	r3, r6
   842d2:	d302      	bcc.n	842da <__udivmoddi4+0xda>
   842d4:	4282      	cmp	r2, r0
   842d6:	f200 80fc 	bhi.w	844d2 <__udivmoddi4+0x2d2>
   842da:	1a84      	subs	r4, r0, r2
   842dc:	eb66 0603 	sbc.w	r6, r6, r3
   842e0:	2001      	movs	r0, #1
   842e2:	46b4      	mov	ip, r6
   842e4:	2d00      	cmp	r5, #0
   842e6:	d040      	beq.n	8436a <__udivmoddi4+0x16a>
   842e8:	e885 1010 	stmia.w	r5, {r4, ip}
   842ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   842f0:	b912      	cbnz	r2, 842f8 <__udivmoddi4+0xf8>
   842f2:	2701      	movs	r7, #1
   842f4:	fbb7 f7f2 	udiv	r7, r7, r2
   842f8:	fab7 fe87 	clz	lr, r7
   842fc:	f1be 0f00 	cmp.w	lr, #0
   84300:	d135      	bne.n	8436e <__udivmoddi4+0x16e>
   84302:	2101      	movs	r1, #1
   84304:	1bf6      	subs	r6, r6, r7
   84306:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8430a:	fa1f f887 	uxth.w	r8, r7
   8430e:	fbb6 f2fc 	udiv	r2, r6, ip
   84312:	fb0c 6612 	mls	r6, ip, r2, r6
   84316:	fb08 f002 	mul.w	r0, r8, r2
   8431a:	0c23      	lsrs	r3, r4, #16
   8431c:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   84320:	42b0      	cmp	r0, r6
   84322:	d907      	bls.n	84334 <__udivmoddi4+0x134>
   84324:	19f6      	adds	r6, r6, r7
   84326:	f102 33ff 	add.w	r3, r2, #4294967295
   8432a:	d202      	bcs.n	84332 <__udivmoddi4+0x132>
   8432c:	42b0      	cmp	r0, r6
   8432e:	f200 80d2 	bhi.w	844d6 <__udivmoddi4+0x2d6>
   84332:	461a      	mov	r2, r3
   84334:	1a36      	subs	r6, r6, r0
   84336:	fbb6 f0fc 	udiv	r0, r6, ip
   8433a:	fb0c 6610 	mls	r6, ip, r0, r6
   8433e:	fb08 f800 	mul.w	r8, r8, r0
   84342:	b2a3      	uxth	r3, r4
   84344:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   84348:	45a0      	cmp	r8, r4
   8434a:	d907      	bls.n	8435c <__udivmoddi4+0x15c>
   8434c:	19e4      	adds	r4, r4, r7
   8434e:	f100 33ff 	add.w	r3, r0, #4294967295
   84352:	d202      	bcs.n	8435a <__udivmoddi4+0x15a>
   84354:	45a0      	cmp	r8, r4
   84356:	f200 80b9 	bhi.w	844cc <__udivmoddi4+0x2cc>
   8435a:	4618      	mov	r0, r3
   8435c:	eba4 0408 	sub.w	r4, r4, r8
   84360:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   84364:	e79c      	b.n	842a0 <__udivmoddi4+0xa0>
   84366:	4629      	mov	r1, r5
   84368:	4628      	mov	r0, r5
   8436a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8436e:	fa07 f70e 	lsl.w	r7, r7, lr
   84372:	f1ce 0320 	rsb	r3, lr, #32
   84376:	fa26 f203 	lsr.w	r2, r6, r3
   8437a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8437e:	fbb2 f1fc 	udiv	r1, r2, ip
   84382:	fa1f f887 	uxth.w	r8, r7
   84386:	fb0c 2211 	mls	r2, ip, r1, r2
   8438a:	fa06 f60e 	lsl.w	r6, r6, lr
   8438e:	fa20 f303 	lsr.w	r3, r0, r3
   84392:	fb01 f908 	mul.w	r9, r1, r8
   84396:	4333      	orrs	r3, r6
   84398:	0c1e      	lsrs	r6, r3, #16
   8439a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   8439e:	45b1      	cmp	r9, r6
   843a0:	fa00 f40e 	lsl.w	r4, r0, lr
   843a4:	d909      	bls.n	843ba <__udivmoddi4+0x1ba>
   843a6:	19f6      	adds	r6, r6, r7
   843a8:	f101 32ff 	add.w	r2, r1, #4294967295
   843ac:	f080 808c 	bcs.w	844c8 <__udivmoddi4+0x2c8>
   843b0:	45b1      	cmp	r9, r6
   843b2:	f240 8089 	bls.w	844c8 <__udivmoddi4+0x2c8>
   843b6:	3902      	subs	r1, #2
   843b8:	443e      	add	r6, r7
   843ba:	eba6 0609 	sub.w	r6, r6, r9
   843be:	fbb6 f0fc 	udiv	r0, r6, ip
   843c2:	fb0c 6210 	mls	r2, ip, r0, r6
   843c6:	fb00 f908 	mul.w	r9, r0, r8
   843ca:	b29e      	uxth	r6, r3
   843cc:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   843d0:	45b1      	cmp	r9, r6
   843d2:	d907      	bls.n	843e4 <__udivmoddi4+0x1e4>
   843d4:	19f6      	adds	r6, r6, r7
   843d6:	f100 33ff 	add.w	r3, r0, #4294967295
   843da:	d271      	bcs.n	844c0 <__udivmoddi4+0x2c0>
   843dc:	45b1      	cmp	r9, r6
   843de:	d96f      	bls.n	844c0 <__udivmoddi4+0x2c0>
   843e0:	3802      	subs	r0, #2
   843e2:	443e      	add	r6, r7
   843e4:	eba6 0609 	sub.w	r6, r6, r9
   843e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   843ec:	e78f      	b.n	8430e <__udivmoddi4+0x10e>
   843ee:	f1c1 0720 	rsb	r7, r1, #32
   843f2:	fa22 f807 	lsr.w	r8, r2, r7
   843f6:	408b      	lsls	r3, r1
   843f8:	ea48 0303 	orr.w	r3, r8, r3
   843fc:	fa26 f407 	lsr.w	r4, r6, r7
   84400:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   84404:	fbb4 f9fe 	udiv	r9, r4, lr
   84408:	fa1f fc83 	uxth.w	ip, r3
   8440c:	fb0e 4419 	mls	r4, lr, r9, r4
   84410:	408e      	lsls	r6, r1
   84412:	fa20 f807 	lsr.w	r8, r0, r7
   84416:	fb09 fa0c 	mul.w	sl, r9, ip
   8441a:	ea48 0806 	orr.w	r8, r8, r6
   8441e:	ea4f 4618 	mov.w	r6, r8, lsr #16
   84422:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   84426:	45a2      	cmp	sl, r4
   84428:	fa02 f201 	lsl.w	r2, r2, r1
   8442c:	fa00 f601 	lsl.w	r6, r0, r1
   84430:	d908      	bls.n	84444 <__udivmoddi4+0x244>
   84432:	18e4      	adds	r4, r4, r3
   84434:	f109 30ff 	add.w	r0, r9, #4294967295
   84438:	d244      	bcs.n	844c4 <__udivmoddi4+0x2c4>
   8443a:	45a2      	cmp	sl, r4
   8443c:	d942      	bls.n	844c4 <__udivmoddi4+0x2c4>
   8443e:	f1a9 0902 	sub.w	r9, r9, #2
   84442:	441c      	add	r4, r3
   84444:	eba4 040a 	sub.w	r4, r4, sl
   84448:	fbb4 f0fe 	udiv	r0, r4, lr
   8444c:	fb0e 4410 	mls	r4, lr, r0, r4
   84450:	fb00 fc0c 	mul.w	ip, r0, ip
   84454:	fa1f f888 	uxth.w	r8, r8
   84458:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   8445c:	45a4      	cmp	ip, r4
   8445e:	d907      	bls.n	84470 <__udivmoddi4+0x270>
   84460:	18e4      	adds	r4, r4, r3
   84462:	f100 3eff 	add.w	lr, r0, #4294967295
   84466:	d229      	bcs.n	844bc <__udivmoddi4+0x2bc>
   84468:	45a4      	cmp	ip, r4
   8446a:	d927      	bls.n	844bc <__udivmoddi4+0x2bc>
   8446c:	3802      	subs	r0, #2
   8446e:	441c      	add	r4, r3
   84470:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   84474:	fba0 8902 	umull	r8, r9, r0, r2
   84478:	eba4 0c0c 	sub.w	ip, r4, ip
   8447c:	45cc      	cmp	ip, r9
   8447e:	46c2      	mov	sl, r8
   84480:	46ce      	mov	lr, r9
   84482:	d315      	bcc.n	844b0 <__udivmoddi4+0x2b0>
   84484:	d012      	beq.n	844ac <__udivmoddi4+0x2ac>
   84486:	b155      	cbz	r5, 8449e <__udivmoddi4+0x29e>
   84488:	ebb6 030a 	subs.w	r3, r6, sl
   8448c:	eb6c 060e 	sbc.w	r6, ip, lr
   84490:	fa06 f707 	lsl.w	r7, r6, r7
   84494:	40cb      	lsrs	r3, r1
   84496:	431f      	orrs	r7, r3
   84498:	40ce      	lsrs	r6, r1
   8449a:	602f      	str	r7, [r5, #0]
   8449c:	606e      	str	r6, [r5, #4]
   8449e:	2100      	movs	r1, #0
   844a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   844a4:	4610      	mov	r0, r2
   844a6:	e6f7      	b.n	84298 <__udivmoddi4+0x98>
   844a8:	4689      	mov	r9, r1
   844aa:	e6de      	b.n	8426a <__udivmoddi4+0x6a>
   844ac:	4546      	cmp	r6, r8
   844ae:	d2ea      	bcs.n	84486 <__udivmoddi4+0x286>
   844b0:	ebb8 0a02 	subs.w	sl, r8, r2
   844b4:	eb69 0e03 	sbc.w	lr, r9, r3
   844b8:	3801      	subs	r0, #1
   844ba:	e7e4      	b.n	84486 <__udivmoddi4+0x286>
   844bc:	4670      	mov	r0, lr
   844be:	e7d7      	b.n	84470 <__udivmoddi4+0x270>
   844c0:	4618      	mov	r0, r3
   844c2:	e78f      	b.n	843e4 <__udivmoddi4+0x1e4>
   844c4:	4681      	mov	r9, r0
   844c6:	e7bd      	b.n	84444 <__udivmoddi4+0x244>
   844c8:	4611      	mov	r1, r2
   844ca:	e776      	b.n	843ba <__udivmoddi4+0x1ba>
   844cc:	3802      	subs	r0, #2
   844ce:	443c      	add	r4, r7
   844d0:	e744      	b.n	8435c <__udivmoddi4+0x15c>
   844d2:	4608      	mov	r0, r1
   844d4:	e706      	b.n	842e4 <__udivmoddi4+0xe4>
   844d6:	3a02      	subs	r2, #2
   844d8:	443e      	add	r6, r7
   844da:	e72b      	b.n	84334 <__udivmoddi4+0x134>

000844dc <__aeabi_idiv0>:
   844dc:	4770      	bx	lr
   844de:	bf00      	nop
   844e0:	00000001 	.word	0x00000001
   844e4:	00000002 	.word	0x00000002
   844e8:	00000004 	.word	0x00000004
   844ec:	00000008 	.word	0x00000008
   844f0:	00000010 	.word	0x00000010
   844f4:	00000020 	.word	0x00000020
   844f8:	00000040 	.word	0x00000040
   844fc:	00000080 	.word	0x00000080
   84500:	00000100 	.word	0x00000100
   84504:	00000200 	.word	0x00000200
   84508:	00000400 	.word	0x00000400
   8450c:	7466654c 	.word	0x7466654c
   84510:	736c7550 	.word	0x736c7550
   84514:	3a207365 	.word	0x3a207365
   84518:	5b232320 	.word	0x5b232320
   8451c:	235d6925 	.word	0x235d6925
   84520:	00000a23 	.word	0x00000a23
   84524:	68676952 	.word	0x68676952
   84528:	6c755074 	.word	0x6c755074
   8452c:	20736573 	.word	0x20736573
   84530:	2323203a 	.word	0x2323203a
   84534:	5d69255b 	.word	0x5d69255b
   84538:	000a2323 	.word	0x000a2323
   8453c:	4f525245 	.word	0x4f525245
   84540:	6e203a52 	.word	0x6e203a52
   84544:	6964206f 	.word	0x6964206f
   84548:	74636572 	.word	0x74636572
   8454c:	206e6f69 	.word	0x206e6f69
   84550:	6c756f63 	.word	0x6c756f63
   84554:	65622064 	.word	0x65622064
   84558:	74656620 	.word	0x74656620
   8455c:	64656863 	.word	0x64656863
   84560:	6f726620 	.word	0x6f726620
   84564:	6874206d 	.word	0x6874206d
   84568:	656c2065 	.word	0x656c2065
   8456c:	6d207466 	.word	0x6d207466
   84570:	726f746f 	.word	0x726f746f
   84574:	74756220 	.word	0x74756220
   84578:	6c757020 	.word	0x6c757020
   8457c:	77206573 	.word	0x77206573
   84580:	73207361 	.word	0x73207361
   84584:	6c6c6974 	.word	0x6c6c6974
   84588:	69727420 	.word	0x69727420
   8458c:	72656767 	.word	0x72656767
   84590:	202e6465 	.word	0x202e6465
   84594:	6f636e45 	.word	0x6f636e45
   84598:	20726564 	.word	0x20726564
   8459c:	736c7570 	.word	0x736c7570
   845a0:	61642065 	.word	0x61642065
   845a4:	77206174 	.word	0x77206174
   845a8:	206c6c69 	.word	0x206c6c69
   845ac:	75206562 	.word	0x75206562
   845b0:	6c65726e 	.word	0x6c65726e
   845b4:	6c626169 	.word	0x6c626169
   845b8:	000a2e65 	.word	0x000a2e65
   845bc:	4f525245 	.word	0x4f525245
   845c0:	6e203a52 	.word	0x6e203a52
   845c4:	6964206f 	.word	0x6964206f
   845c8:	74636572 	.word	0x74636572
   845cc:	206e6f69 	.word	0x206e6f69
   845d0:	6c756f63 	.word	0x6c756f63
   845d4:	65622064 	.word	0x65622064
   845d8:	74656620 	.word	0x74656620
   845dc:	64656863 	.word	0x64656863
   845e0:	6f726620 	.word	0x6f726620
   845e4:	6874206d 	.word	0x6874206d
   845e8:	69722065 	.word	0x69722065
   845ec:	20746867 	.word	0x20746867
   845f0:	6f746f6d 	.word	0x6f746f6d
   845f4:	75622072 	.word	0x75622072
   845f8:	75702074 	.word	0x75702074
   845fc:	2065736c 	.word	0x2065736c
   84600:	20736177 	.word	0x20736177
   84604:	6c697473 	.word	0x6c697473
   84608:	7274206c 	.word	0x7274206c
   8460c:	65676769 	.word	0x65676769
   84610:	2e646572 	.word	0x2e646572
   84614:	636e4520 	.word	0x636e4520
   84618:	7265646f 	.word	0x7265646f
   8461c:	6c757020 	.word	0x6c757020
   84620:	64206573 	.word	0x64206573
   84624:	20617461 	.word	0x20617461
   84628:	6c6c6977 	.word	0x6c6c6977
   8462c:	20656220 	.word	0x20656220
   84630:	65726e75 	.word	0x65726e75
   84634:	6261696c 	.word	0x6261696c
   84638:	0a2e656c 	.word	0x0a2e656c
   8463c:	00000000 	.word	0x00000000
   84640:	54204c52 	.word	0x54204c52
   84644:	0a657572 	.word	0x0a657572
   84648:	00000000 	.word	0x00000000
   8464c:	46204c52 	.word	0x46204c52
   84650:	65736c61 	.word	0x65736c61
   84654:	0000000a 	.word	0x0000000a
   84658:	736e6f43 	.word	0x736e6f43
   8465c:	20656c6f 	.word	0x20656c6f
   84660:	64616572 	.word	0x64616572
   84664:	00000a79 	.word	0x00000a79
   84668:	3d3d3d3d 	.word	0x3d3d3d3d
   8466c:	3d3d3d3d 	.word	0x3d3d3d3d
   84670:	3d3d3d3d 	.word	0x3d3d3d3d
   84674:	00000a3d 	.word	0x00000a3d

00084678 <_global_impure_ptr>:
   84678:	20070138 33323130 37363534 42413938     8.. 0123456789AB
   84688:	46454443 00000000 33323130 37363534     CDEF....01234567
   84698:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   846a8:	0000296c                                l)..

000846ac <blanks.7217>:
   846ac:	20202020 20202020 20202020 20202020                     

000846bc <zeroes.7218>:
   846bc:	30303030 30303030 30303030 30303030     0000000000000000
   846cc:	00000043 49534f50 00000058 0000002e     C...POSIX.......

000846dc <_ctype_>:
   846dc:	20202000 20202020 28282020 20282828     .         ((((( 
   846ec:	20202020 20202020 20202020 20202020                     
   846fc:	10108820 10101010 10101010 10101010      ...............
   8470c:	04040410 04040404 10040404 10101010     ................
   8471c:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8472c:	01010101 01010101 01010101 10101010     ................
   8473c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8474c:	02020202 02020202 02020202 10101010     ................
   8475c:	00000020 00000000 00000000 00000000      ...............
	...

000847e0 <_init>:
   847e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   847e2:	bf00      	nop
   847e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   847e6:	bc08      	pop	{r3}
   847e8:	469e      	mov	lr, r3
   847ea:	4770      	bx	lr

000847ec <__init_array_start>:
   847ec:	000828b5 	.word	0x000828b5

000847f0 <__frame_dummy_init_array_entry>:
   847f0:	00080119                                ....

000847f4 <_fini>:
   847f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   847f6:	bf00      	nop
   847f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   847fa:	bc08      	pop	{r3}
   847fc:	469e      	mov	lr, r3
   847fe:	4770      	bx	lr

00084800 <__fini_array_start>:
   84800:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <xNextTaskUnblockTime>:
2007012c:	ffffffff                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900                                ..=.

20070134 <_impure_ptr>:
20070134:	20070138                                8.. 

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__atexit_recursive_mutex>:
20070560:	20070cac                                ... 

20070564 <__global_locale>:
20070564:	00000043 00000000 00000000 00000000     C...............
	...
20070584:	00000043 00000000 00000000 00000000     C...............
	...
200705a4:	00000043 00000000 00000000 00000000     C...............
	...
200705c4:	00000043 00000000 00000000 00000000     C...............
	...
200705e4:	00000043 00000000 00000000 00000000     C...............
	...
20070604:	00000043 00000000 00000000 00000000     C...............
	...
20070624:	00000043 00000000 00000000 00000000     C...............
	...
20070644:	00083f3d 00083889 00000000 000846dc     =?...8.......F..
20070654:	000846d8 0008463c 0008463c 0008463c     .F..<F..<F..<F..
20070664:	0008463c 0008463c 0008463c 0008463c     <F..<F..<F..<F..
20070674:	0008463c 0008463c ffffffff ffffffff     <F..<F..........
20070684:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706ac:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706d0 <__malloc_av_>:
	...
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 

20070ad8 <__malloc_sbrk_base>:
20070ad8:	ffffffff                                ....

20070adc <__malloc_trim_threshold>:
20070adc:	00020000                                ....
