// Seed: 919853595
module module_0 (
    input  wire id_0,
    output tri  id_1,
    input  tri  id_2
);
  logic id_4;
  assign module_1.id_9 = 0;
endmodule
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri id_7,
    input supply0 id_8,
    output wor id_9,
    input wire module_1,
    input uwire id_11,
    input supply0 id_12,
    input wire id_13,
    output wand id_14,
    inout supply0 id_15,
    output tri0 id_16,
    input uwire id_17,
    input wor id_18,
    input supply1 id_19,
    output uwire id_20
);
  wire id_22;
  xnor primCall (
      id_15, id_19, id_0, id_17, id_8, id_12, id_13, id_3, id_1, id_22, id_6, id_11, id_18
  );
  module_0 modCall_1 (
      id_0,
      id_16,
      id_7
  );
endmodule
