
STM32_AS5600Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007348  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08007408  08007408  00008408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007544  08007544  00009068  2**0
                  CONTENTS
  4 .ARM          00000000  08007544  08007544  00009068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007544  08007544  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007544  08007544  00008544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007548  08007548  00008548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800754c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  20000068  080075b4  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  080075b4  00009300  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012677  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c52  00000000  00000000  0001b707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  0001e360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c86  00000000  00000000  0001f368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014d3f  00000000  00000000  0001ffee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f5d  00000000  00000000  00034d2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074f7b  00000000  00000000  0004bc8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c0c05  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000445c  00000000  00000000  000c0c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000c50a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080073f0 	.word	0x080073f0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	080073f0 	.word	0x080073f0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_cfrcmple>:
 8000244:	4684      	mov	ip, r0
 8000246:	0008      	movs	r0, r1
 8000248:	4661      	mov	r1, ip
 800024a:	e7ff      	b.n	800024c <__aeabi_cfcmpeq>

0800024c <__aeabi_cfcmpeq>:
 800024c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800024e:	f000 fb89 	bl	8000964 <__lesf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	d401      	bmi.n	800025a <__aeabi_cfcmpeq+0xe>
 8000256:	2100      	movs	r1, #0
 8000258:	42c8      	cmn	r0, r1
 800025a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800025c <__aeabi_fcmpeq>:
 800025c:	b510      	push	{r4, lr}
 800025e:	f000 fb09 	bl	8000874 <__eqsf2>
 8000262:	4240      	negs	r0, r0
 8000264:	3001      	adds	r0, #1
 8000266:	bd10      	pop	{r4, pc}

08000268 <__aeabi_fcmplt>:
 8000268:	b510      	push	{r4, lr}
 800026a:	f000 fb7b 	bl	8000964 <__lesf2>
 800026e:	2800      	cmp	r0, #0
 8000270:	db01      	blt.n	8000276 <__aeabi_fcmplt+0xe>
 8000272:	2000      	movs	r0, #0
 8000274:	bd10      	pop	{r4, pc}
 8000276:	2001      	movs	r0, #1
 8000278:	bd10      	pop	{r4, pc}
 800027a:	46c0      	nop			@ (mov r8, r8)

0800027c <__aeabi_fcmple>:
 800027c:	b510      	push	{r4, lr}
 800027e:	f000 fb71 	bl	8000964 <__lesf2>
 8000282:	2800      	cmp	r0, #0
 8000284:	dd01      	ble.n	800028a <__aeabi_fcmple+0xe>
 8000286:	2000      	movs	r0, #0
 8000288:	bd10      	pop	{r4, pc}
 800028a:	2001      	movs	r0, #1
 800028c:	bd10      	pop	{r4, pc}
 800028e:	46c0      	nop			@ (mov r8, r8)

08000290 <__aeabi_fcmpgt>:
 8000290:	b510      	push	{r4, lr}
 8000292:	f000 fb17 	bl	80008c4 <__gesf2>
 8000296:	2800      	cmp	r0, #0
 8000298:	dc01      	bgt.n	800029e <__aeabi_fcmpgt+0xe>
 800029a:	2000      	movs	r0, #0
 800029c:	bd10      	pop	{r4, pc}
 800029e:	2001      	movs	r0, #1
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	46c0      	nop			@ (mov r8, r8)

080002a4 <__aeabi_fcmpge>:
 80002a4:	b510      	push	{r4, lr}
 80002a6:	f000 fb0d 	bl	80008c4 <__gesf2>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	da01      	bge.n	80002b2 <__aeabi_fcmpge+0xe>
 80002ae:	2000      	movs	r0, #0
 80002b0:	bd10      	pop	{r4, pc}
 80002b2:	2001      	movs	r0, #1
 80002b4:	bd10      	pop	{r4, pc}
 80002b6:	46c0      	nop			@ (mov r8, r8)

080002b8 <__aeabi_l2f>:
 80002b8:	2201      	movs	r2, #1
 80002ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002bc:	000d      	movs	r5, r1
 80002be:	0004      	movs	r4, r0
 80002c0:	4b14      	ldr	r3, [pc, #80]	@ (8000314 <__aeabi_l2f+0x5c>)
 80002c2:	4252      	negs	r2, r2
 80002c4:	2180      	movs	r1, #128	@ 0x80
 80002c6:	1912      	adds	r2, r2, r4
 80002c8:	416b      	adcs	r3, r5
 80002ca:	03c9      	lsls	r1, r1, #15
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d217      	bcs.n	8000300 <__aeabi_l2f+0x48>
 80002d0:	4911      	ldr	r1, [pc, #68]	@ (8000318 <__aeabi_l2f+0x60>)
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d012      	beq.n	80002fc <__aeabi_l2f+0x44>
 80002d6:	0028      	movs	r0, r5
 80002d8:	f001 fce2 	bl	8001ca0 <__aeabi_i2d>
 80002dc:	2200      	movs	r2, #0
 80002de:	4b0f      	ldr	r3, [pc, #60]	@ (800031c <__aeabi_l2f+0x64>)
 80002e0:	f001 fa16 	bl	8001710 <__aeabi_dmul>
 80002e4:	0006      	movs	r6, r0
 80002e6:	000f      	movs	r7, r1
 80002e8:	0020      	movs	r0, r4
 80002ea:	f001 fd07 	bl	8001cfc <__aeabi_ui2d>
 80002ee:	0032      	movs	r2, r6
 80002f0:	003b      	movs	r3, r7
 80002f2:	f000 fea9 	bl	8001048 <__aeabi_dadd>
 80002f6:	f001 fd25 	bl	8001d44 <__aeabi_d2f>
 80002fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80002fc:	3202      	adds	r2, #2
 80002fe:	d9ea      	bls.n	80002d6 <__aeabi_l2f+0x1e>
 8000300:	0563      	lsls	r3, r4, #21
 8000302:	d0e8      	beq.n	80002d6 <__aeabi_l2f+0x1e>
 8000304:	2180      	movs	r1, #128	@ 0x80
 8000306:	0ae3      	lsrs	r3, r4, #11
 8000308:	02db      	lsls	r3, r3, #11
 800030a:	0109      	lsls	r1, r1, #4
 800030c:	4319      	orrs	r1, r3
 800030e:	000c      	movs	r4, r1
 8000310:	e7e1      	b.n	80002d6 <__aeabi_l2f+0x1e>
 8000312:	46c0      	nop			@ (mov r8, r8)
 8000314:	001fffff 	.word	0x001fffff
 8000318:	003fffff 	.word	0x003fffff
 800031c:	41f00000 	.word	0x41f00000

08000320 <__aeabi_fadd>:
 8000320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000322:	46ce      	mov	lr, r9
 8000324:	4647      	mov	r7, r8
 8000326:	0243      	lsls	r3, r0, #9
 8000328:	0a5a      	lsrs	r2, r3, #9
 800032a:	024e      	lsls	r6, r1, #9
 800032c:	0045      	lsls	r5, r0, #1
 800032e:	0fc4      	lsrs	r4, r0, #31
 8000330:	0048      	lsls	r0, r1, #1
 8000332:	4691      	mov	r9, r2
 8000334:	0e2d      	lsrs	r5, r5, #24
 8000336:	0a72      	lsrs	r2, r6, #9
 8000338:	0e00      	lsrs	r0, r0, #24
 800033a:	4694      	mov	ip, r2
 800033c:	b580      	push	{r7, lr}
 800033e:	099b      	lsrs	r3, r3, #6
 8000340:	0fc9      	lsrs	r1, r1, #31
 8000342:	09b6      	lsrs	r6, r6, #6
 8000344:	1a2a      	subs	r2, r5, r0
 8000346:	428c      	cmp	r4, r1
 8000348:	d021      	beq.n	800038e <__aeabi_fadd+0x6e>
 800034a:	2a00      	cmp	r2, #0
 800034c:	dd0d      	ble.n	800036a <__aeabi_fadd+0x4a>
 800034e:	2800      	cmp	r0, #0
 8000350:	d12d      	bne.n	80003ae <__aeabi_fadd+0x8e>
 8000352:	2e00      	cmp	r6, #0
 8000354:	d100      	bne.n	8000358 <__aeabi_fadd+0x38>
 8000356:	e08d      	b.n	8000474 <__aeabi_fadd+0x154>
 8000358:	1e51      	subs	r1, r2, #1
 800035a:	2a01      	cmp	r2, #1
 800035c:	d100      	bne.n	8000360 <__aeabi_fadd+0x40>
 800035e:	e11d      	b.n	800059c <__aeabi_fadd+0x27c>
 8000360:	2aff      	cmp	r2, #255	@ 0xff
 8000362:	d100      	bne.n	8000366 <__aeabi_fadd+0x46>
 8000364:	e0ab      	b.n	80004be <__aeabi_fadd+0x19e>
 8000366:	000a      	movs	r2, r1
 8000368:	e027      	b.n	80003ba <__aeabi_fadd+0x9a>
 800036a:	2a00      	cmp	r2, #0
 800036c:	d04d      	beq.n	800040a <__aeabi_fadd+0xea>
 800036e:	1b42      	subs	r2, r0, r5
 8000370:	2d00      	cmp	r5, #0
 8000372:	d000      	beq.n	8000376 <__aeabi_fadd+0x56>
 8000374:	e0cc      	b.n	8000510 <__aeabi_fadd+0x1f0>
 8000376:	2b00      	cmp	r3, #0
 8000378:	d100      	bne.n	800037c <__aeabi_fadd+0x5c>
 800037a:	e079      	b.n	8000470 <__aeabi_fadd+0x150>
 800037c:	1e54      	subs	r4, r2, #1
 800037e:	2a01      	cmp	r2, #1
 8000380:	d100      	bne.n	8000384 <__aeabi_fadd+0x64>
 8000382:	e128      	b.n	80005d6 <__aeabi_fadd+0x2b6>
 8000384:	2aff      	cmp	r2, #255	@ 0xff
 8000386:	d100      	bne.n	800038a <__aeabi_fadd+0x6a>
 8000388:	e097      	b.n	80004ba <__aeabi_fadd+0x19a>
 800038a:	0022      	movs	r2, r4
 800038c:	e0c5      	b.n	800051a <__aeabi_fadd+0x1fa>
 800038e:	2a00      	cmp	r2, #0
 8000390:	dc00      	bgt.n	8000394 <__aeabi_fadd+0x74>
 8000392:	e096      	b.n	80004c2 <__aeabi_fadd+0x1a2>
 8000394:	2800      	cmp	r0, #0
 8000396:	d04f      	beq.n	8000438 <__aeabi_fadd+0x118>
 8000398:	2dff      	cmp	r5, #255	@ 0xff
 800039a:	d100      	bne.n	800039e <__aeabi_fadd+0x7e>
 800039c:	e08f      	b.n	80004be <__aeabi_fadd+0x19e>
 800039e:	2180      	movs	r1, #128	@ 0x80
 80003a0:	04c9      	lsls	r1, r1, #19
 80003a2:	430e      	orrs	r6, r1
 80003a4:	2a1b      	cmp	r2, #27
 80003a6:	dd51      	ble.n	800044c <__aeabi_fadd+0x12c>
 80003a8:	002a      	movs	r2, r5
 80003aa:	3301      	adds	r3, #1
 80003ac:	e018      	b.n	80003e0 <__aeabi_fadd+0xc0>
 80003ae:	2dff      	cmp	r5, #255	@ 0xff
 80003b0:	d100      	bne.n	80003b4 <__aeabi_fadd+0x94>
 80003b2:	e084      	b.n	80004be <__aeabi_fadd+0x19e>
 80003b4:	2180      	movs	r1, #128	@ 0x80
 80003b6:	04c9      	lsls	r1, r1, #19
 80003b8:	430e      	orrs	r6, r1
 80003ba:	2101      	movs	r1, #1
 80003bc:	2a1b      	cmp	r2, #27
 80003be:	dc08      	bgt.n	80003d2 <__aeabi_fadd+0xb2>
 80003c0:	0031      	movs	r1, r6
 80003c2:	2020      	movs	r0, #32
 80003c4:	40d1      	lsrs	r1, r2
 80003c6:	1a82      	subs	r2, r0, r2
 80003c8:	4096      	lsls	r6, r2
 80003ca:	0032      	movs	r2, r6
 80003cc:	1e50      	subs	r0, r2, #1
 80003ce:	4182      	sbcs	r2, r0
 80003d0:	4311      	orrs	r1, r2
 80003d2:	1a5b      	subs	r3, r3, r1
 80003d4:	015a      	lsls	r2, r3, #5
 80003d6:	d459      	bmi.n	800048c <__aeabi_fadd+0x16c>
 80003d8:	2107      	movs	r1, #7
 80003da:	002a      	movs	r2, r5
 80003dc:	4019      	ands	r1, r3
 80003de:	d049      	beq.n	8000474 <__aeabi_fadd+0x154>
 80003e0:	210f      	movs	r1, #15
 80003e2:	4019      	ands	r1, r3
 80003e4:	2904      	cmp	r1, #4
 80003e6:	d000      	beq.n	80003ea <__aeabi_fadd+0xca>
 80003e8:	3304      	adds	r3, #4
 80003ea:	0159      	lsls	r1, r3, #5
 80003ec:	d542      	bpl.n	8000474 <__aeabi_fadd+0x154>
 80003ee:	1c50      	adds	r0, r2, #1
 80003f0:	2afe      	cmp	r2, #254	@ 0xfe
 80003f2:	d03a      	beq.n	800046a <__aeabi_fadd+0x14a>
 80003f4:	019b      	lsls	r3, r3, #6
 80003f6:	b2c0      	uxtb	r0, r0
 80003f8:	0a5b      	lsrs	r3, r3, #9
 80003fa:	05c0      	lsls	r0, r0, #23
 80003fc:	4318      	orrs	r0, r3
 80003fe:	07e4      	lsls	r4, r4, #31
 8000400:	4320      	orrs	r0, r4
 8000402:	bcc0      	pop	{r6, r7}
 8000404:	46b9      	mov	r9, r7
 8000406:	46b0      	mov	r8, r6
 8000408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800040a:	20fe      	movs	r0, #254	@ 0xfe
 800040c:	4680      	mov	r8, r0
 800040e:	1c6f      	adds	r7, r5, #1
 8000410:	0038      	movs	r0, r7
 8000412:	4647      	mov	r7, r8
 8000414:	4207      	tst	r7, r0
 8000416:	d000      	beq.n	800041a <__aeabi_fadd+0xfa>
 8000418:	e08e      	b.n	8000538 <__aeabi_fadd+0x218>
 800041a:	2d00      	cmp	r5, #0
 800041c:	d000      	beq.n	8000420 <__aeabi_fadd+0x100>
 800041e:	e0b4      	b.n	800058a <__aeabi_fadd+0x26a>
 8000420:	2b00      	cmp	r3, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_fadd+0x106>
 8000424:	e0db      	b.n	80005de <__aeabi_fadd+0x2be>
 8000426:	2e00      	cmp	r6, #0
 8000428:	d06c      	beq.n	8000504 <__aeabi_fadd+0x1e4>
 800042a:	1b98      	subs	r0, r3, r6
 800042c:	0145      	lsls	r5, r0, #5
 800042e:	d400      	bmi.n	8000432 <__aeabi_fadd+0x112>
 8000430:	e0f7      	b.n	8000622 <__aeabi_fadd+0x302>
 8000432:	000c      	movs	r4, r1
 8000434:	1af3      	subs	r3, r6, r3
 8000436:	e03d      	b.n	80004b4 <__aeabi_fadd+0x194>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d01b      	beq.n	8000474 <__aeabi_fadd+0x154>
 800043c:	1e51      	subs	r1, r2, #1
 800043e:	2a01      	cmp	r2, #1
 8000440:	d100      	bne.n	8000444 <__aeabi_fadd+0x124>
 8000442:	e082      	b.n	800054a <__aeabi_fadd+0x22a>
 8000444:	2aff      	cmp	r2, #255	@ 0xff
 8000446:	d03a      	beq.n	80004be <__aeabi_fadd+0x19e>
 8000448:	000a      	movs	r2, r1
 800044a:	e7ab      	b.n	80003a4 <__aeabi_fadd+0x84>
 800044c:	0031      	movs	r1, r6
 800044e:	2020      	movs	r0, #32
 8000450:	40d1      	lsrs	r1, r2
 8000452:	1a82      	subs	r2, r0, r2
 8000454:	4096      	lsls	r6, r2
 8000456:	0032      	movs	r2, r6
 8000458:	1e50      	subs	r0, r2, #1
 800045a:	4182      	sbcs	r2, r0
 800045c:	430a      	orrs	r2, r1
 800045e:	189b      	adds	r3, r3, r2
 8000460:	015a      	lsls	r2, r3, #5
 8000462:	d5b9      	bpl.n	80003d8 <__aeabi_fadd+0xb8>
 8000464:	1c6a      	adds	r2, r5, #1
 8000466:	2dfe      	cmp	r5, #254	@ 0xfe
 8000468:	d175      	bne.n	8000556 <__aeabi_fadd+0x236>
 800046a:	20ff      	movs	r0, #255	@ 0xff
 800046c:	2300      	movs	r3, #0
 800046e:	e7c4      	b.n	80003fa <__aeabi_fadd+0xda>
 8000470:	000c      	movs	r4, r1
 8000472:	0033      	movs	r3, r6
 8000474:	08db      	lsrs	r3, r3, #3
 8000476:	2aff      	cmp	r2, #255	@ 0xff
 8000478:	d146      	bne.n	8000508 <__aeabi_fadd+0x1e8>
 800047a:	2b00      	cmp	r3, #0
 800047c:	d0f5      	beq.n	800046a <__aeabi_fadd+0x14a>
 800047e:	2280      	movs	r2, #128	@ 0x80
 8000480:	03d2      	lsls	r2, r2, #15
 8000482:	4313      	orrs	r3, r2
 8000484:	025b      	lsls	r3, r3, #9
 8000486:	20ff      	movs	r0, #255	@ 0xff
 8000488:	0a5b      	lsrs	r3, r3, #9
 800048a:	e7b6      	b.n	80003fa <__aeabi_fadd+0xda>
 800048c:	019f      	lsls	r7, r3, #6
 800048e:	09bf      	lsrs	r7, r7, #6
 8000490:	0038      	movs	r0, r7
 8000492:	f001 fcdb 	bl	8001e4c <__clzsi2>
 8000496:	3805      	subs	r0, #5
 8000498:	4087      	lsls	r7, r0
 800049a:	4285      	cmp	r5, r0
 800049c:	dc24      	bgt.n	80004e8 <__aeabi_fadd+0x1c8>
 800049e:	003b      	movs	r3, r7
 80004a0:	2120      	movs	r1, #32
 80004a2:	1b42      	subs	r2, r0, r5
 80004a4:	3201      	adds	r2, #1
 80004a6:	40d3      	lsrs	r3, r2
 80004a8:	1a8a      	subs	r2, r1, r2
 80004aa:	4097      	lsls	r7, r2
 80004ac:	1e7a      	subs	r2, r7, #1
 80004ae:	4197      	sbcs	r7, r2
 80004b0:	2200      	movs	r2, #0
 80004b2:	433b      	orrs	r3, r7
 80004b4:	0759      	lsls	r1, r3, #29
 80004b6:	d193      	bne.n	80003e0 <__aeabi_fadd+0xc0>
 80004b8:	e797      	b.n	80003ea <__aeabi_fadd+0xca>
 80004ba:	000c      	movs	r4, r1
 80004bc:	0033      	movs	r3, r6
 80004be:	08db      	lsrs	r3, r3, #3
 80004c0:	e7db      	b.n	800047a <__aeabi_fadd+0x15a>
 80004c2:	2a00      	cmp	r2, #0
 80004c4:	d014      	beq.n	80004f0 <__aeabi_fadd+0x1d0>
 80004c6:	1b42      	subs	r2, r0, r5
 80004c8:	2d00      	cmp	r5, #0
 80004ca:	d14b      	bne.n	8000564 <__aeabi_fadd+0x244>
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d0d0      	beq.n	8000472 <__aeabi_fadd+0x152>
 80004d0:	1e51      	subs	r1, r2, #1
 80004d2:	2a01      	cmp	r2, #1
 80004d4:	d100      	bne.n	80004d8 <__aeabi_fadd+0x1b8>
 80004d6:	e09e      	b.n	8000616 <__aeabi_fadd+0x2f6>
 80004d8:	2aff      	cmp	r2, #255	@ 0xff
 80004da:	d0ef      	beq.n	80004bc <__aeabi_fadd+0x19c>
 80004dc:	000a      	movs	r2, r1
 80004de:	2a1b      	cmp	r2, #27
 80004e0:	dd5f      	ble.n	80005a2 <__aeabi_fadd+0x282>
 80004e2:	0002      	movs	r2, r0
 80004e4:	1c73      	adds	r3, r6, #1
 80004e6:	e77b      	b.n	80003e0 <__aeabi_fadd+0xc0>
 80004e8:	4b50      	ldr	r3, [pc, #320]	@ (800062c <__aeabi_fadd+0x30c>)
 80004ea:	1a2a      	subs	r2, r5, r0
 80004ec:	403b      	ands	r3, r7
 80004ee:	e7e1      	b.n	80004b4 <__aeabi_fadd+0x194>
 80004f0:	21fe      	movs	r1, #254	@ 0xfe
 80004f2:	1c6a      	adds	r2, r5, #1
 80004f4:	4211      	tst	r1, r2
 80004f6:	d13b      	bne.n	8000570 <__aeabi_fadd+0x250>
 80004f8:	2d00      	cmp	r5, #0
 80004fa:	d15d      	bne.n	80005b8 <__aeabi_fadd+0x298>
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d07f      	beq.n	8000600 <__aeabi_fadd+0x2e0>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d17f      	bne.n	8000604 <__aeabi_fadd+0x2e4>
 8000504:	2200      	movs	r2, #0
 8000506:	08db      	lsrs	r3, r3, #3
 8000508:	025b      	lsls	r3, r3, #9
 800050a:	0a5b      	lsrs	r3, r3, #9
 800050c:	b2d0      	uxtb	r0, r2
 800050e:	e774      	b.n	80003fa <__aeabi_fadd+0xda>
 8000510:	28ff      	cmp	r0, #255	@ 0xff
 8000512:	d0d2      	beq.n	80004ba <__aeabi_fadd+0x19a>
 8000514:	2480      	movs	r4, #128	@ 0x80
 8000516:	04e4      	lsls	r4, r4, #19
 8000518:	4323      	orrs	r3, r4
 800051a:	2401      	movs	r4, #1
 800051c:	2a1b      	cmp	r2, #27
 800051e:	dc07      	bgt.n	8000530 <__aeabi_fadd+0x210>
 8000520:	001c      	movs	r4, r3
 8000522:	2520      	movs	r5, #32
 8000524:	40d4      	lsrs	r4, r2
 8000526:	1aaa      	subs	r2, r5, r2
 8000528:	4093      	lsls	r3, r2
 800052a:	1e5a      	subs	r2, r3, #1
 800052c:	4193      	sbcs	r3, r2
 800052e:	431c      	orrs	r4, r3
 8000530:	1b33      	subs	r3, r6, r4
 8000532:	0005      	movs	r5, r0
 8000534:	000c      	movs	r4, r1
 8000536:	e74d      	b.n	80003d4 <__aeabi_fadd+0xb4>
 8000538:	1b9f      	subs	r7, r3, r6
 800053a:	017a      	lsls	r2, r7, #5
 800053c:	d422      	bmi.n	8000584 <__aeabi_fadd+0x264>
 800053e:	2f00      	cmp	r7, #0
 8000540:	d1a6      	bne.n	8000490 <__aeabi_fadd+0x170>
 8000542:	2400      	movs	r4, #0
 8000544:	2000      	movs	r0, #0
 8000546:	2300      	movs	r3, #0
 8000548:	e757      	b.n	80003fa <__aeabi_fadd+0xda>
 800054a:	199b      	adds	r3, r3, r6
 800054c:	2501      	movs	r5, #1
 800054e:	3201      	adds	r2, #1
 8000550:	0159      	lsls	r1, r3, #5
 8000552:	d400      	bmi.n	8000556 <__aeabi_fadd+0x236>
 8000554:	e740      	b.n	80003d8 <__aeabi_fadd+0xb8>
 8000556:	2101      	movs	r1, #1
 8000558:	4835      	ldr	r0, [pc, #212]	@ (8000630 <__aeabi_fadd+0x310>)
 800055a:	4019      	ands	r1, r3
 800055c:	085b      	lsrs	r3, r3, #1
 800055e:	4003      	ands	r3, r0
 8000560:	430b      	orrs	r3, r1
 8000562:	e7a7      	b.n	80004b4 <__aeabi_fadd+0x194>
 8000564:	28ff      	cmp	r0, #255	@ 0xff
 8000566:	d0a9      	beq.n	80004bc <__aeabi_fadd+0x19c>
 8000568:	2180      	movs	r1, #128	@ 0x80
 800056a:	04c9      	lsls	r1, r1, #19
 800056c:	430b      	orrs	r3, r1
 800056e:	e7b6      	b.n	80004de <__aeabi_fadd+0x1be>
 8000570:	2aff      	cmp	r2, #255	@ 0xff
 8000572:	d100      	bne.n	8000576 <__aeabi_fadd+0x256>
 8000574:	e779      	b.n	800046a <__aeabi_fadd+0x14a>
 8000576:	199b      	adds	r3, r3, r6
 8000578:	085b      	lsrs	r3, r3, #1
 800057a:	0759      	lsls	r1, r3, #29
 800057c:	d000      	beq.n	8000580 <__aeabi_fadd+0x260>
 800057e:	e72f      	b.n	80003e0 <__aeabi_fadd+0xc0>
 8000580:	08db      	lsrs	r3, r3, #3
 8000582:	e7c1      	b.n	8000508 <__aeabi_fadd+0x1e8>
 8000584:	000c      	movs	r4, r1
 8000586:	1af7      	subs	r7, r6, r3
 8000588:	e782      	b.n	8000490 <__aeabi_fadd+0x170>
 800058a:	2b00      	cmp	r3, #0
 800058c:	d12c      	bne.n	80005e8 <__aeabi_fadd+0x2c8>
 800058e:	2e00      	cmp	r6, #0
 8000590:	d193      	bne.n	80004ba <__aeabi_fadd+0x19a>
 8000592:	2380      	movs	r3, #128	@ 0x80
 8000594:	2400      	movs	r4, #0
 8000596:	20ff      	movs	r0, #255	@ 0xff
 8000598:	03db      	lsls	r3, r3, #15
 800059a:	e72e      	b.n	80003fa <__aeabi_fadd+0xda>
 800059c:	2501      	movs	r5, #1
 800059e:	1b9b      	subs	r3, r3, r6
 80005a0:	e718      	b.n	80003d4 <__aeabi_fadd+0xb4>
 80005a2:	0019      	movs	r1, r3
 80005a4:	2520      	movs	r5, #32
 80005a6:	40d1      	lsrs	r1, r2
 80005a8:	1aaa      	subs	r2, r5, r2
 80005aa:	4093      	lsls	r3, r2
 80005ac:	1e5a      	subs	r2, r3, #1
 80005ae:	4193      	sbcs	r3, r2
 80005b0:	430b      	orrs	r3, r1
 80005b2:	0005      	movs	r5, r0
 80005b4:	199b      	adds	r3, r3, r6
 80005b6:	e753      	b.n	8000460 <__aeabi_fadd+0x140>
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d100      	bne.n	80005be <__aeabi_fadd+0x29e>
 80005bc:	e77e      	b.n	80004bc <__aeabi_fadd+0x19c>
 80005be:	2e00      	cmp	r6, #0
 80005c0:	d100      	bne.n	80005c4 <__aeabi_fadd+0x2a4>
 80005c2:	e77c      	b.n	80004be <__aeabi_fadd+0x19e>
 80005c4:	2280      	movs	r2, #128	@ 0x80
 80005c6:	03d2      	lsls	r2, r2, #15
 80005c8:	4591      	cmp	r9, r2
 80005ca:	d302      	bcc.n	80005d2 <__aeabi_fadd+0x2b2>
 80005cc:	4594      	cmp	ip, r2
 80005ce:	d200      	bcs.n	80005d2 <__aeabi_fadd+0x2b2>
 80005d0:	0033      	movs	r3, r6
 80005d2:	08db      	lsrs	r3, r3, #3
 80005d4:	e753      	b.n	800047e <__aeabi_fadd+0x15e>
 80005d6:	000c      	movs	r4, r1
 80005d8:	1af3      	subs	r3, r6, r3
 80005da:	3501      	adds	r5, #1
 80005dc:	e6fa      	b.n	80003d4 <__aeabi_fadd+0xb4>
 80005de:	2e00      	cmp	r6, #0
 80005e0:	d0af      	beq.n	8000542 <__aeabi_fadd+0x222>
 80005e2:	000c      	movs	r4, r1
 80005e4:	0033      	movs	r3, r6
 80005e6:	e78d      	b.n	8000504 <__aeabi_fadd+0x1e4>
 80005e8:	2e00      	cmp	r6, #0
 80005ea:	d100      	bne.n	80005ee <__aeabi_fadd+0x2ce>
 80005ec:	e767      	b.n	80004be <__aeabi_fadd+0x19e>
 80005ee:	2280      	movs	r2, #128	@ 0x80
 80005f0:	03d2      	lsls	r2, r2, #15
 80005f2:	4591      	cmp	r9, r2
 80005f4:	d3ed      	bcc.n	80005d2 <__aeabi_fadd+0x2b2>
 80005f6:	4594      	cmp	ip, r2
 80005f8:	d2eb      	bcs.n	80005d2 <__aeabi_fadd+0x2b2>
 80005fa:	000c      	movs	r4, r1
 80005fc:	0033      	movs	r3, r6
 80005fe:	e7e8      	b.n	80005d2 <__aeabi_fadd+0x2b2>
 8000600:	0033      	movs	r3, r6
 8000602:	e77f      	b.n	8000504 <__aeabi_fadd+0x1e4>
 8000604:	199b      	adds	r3, r3, r6
 8000606:	2200      	movs	r2, #0
 8000608:	0159      	lsls	r1, r3, #5
 800060a:	d5b9      	bpl.n	8000580 <__aeabi_fadd+0x260>
 800060c:	4a07      	ldr	r2, [pc, #28]	@ (800062c <__aeabi_fadd+0x30c>)
 800060e:	4013      	ands	r3, r2
 8000610:	08db      	lsrs	r3, r3, #3
 8000612:	2201      	movs	r2, #1
 8000614:	e778      	b.n	8000508 <__aeabi_fadd+0x1e8>
 8000616:	199b      	adds	r3, r3, r6
 8000618:	3201      	adds	r2, #1
 800061a:	3501      	adds	r5, #1
 800061c:	0159      	lsls	r1, r3, #5
 800061e:	d49a      	bmi.n	8000556 <__aeabi_fadd+0x236>
 8000620:	e6da      	b.n	80003d8 <__aeabi_fadd+0xb8>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d08d      	beq.n	8000542 <__aeabi_fadd+0x222>
 8000626:	08db      	lsrs	r3, r3, #3
 8000628:	e76e      	b.n	8000508 <__aeabi_fadd+0x1e8>
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	fbffffff 	.word	0xfbffffff
 8000630:	7dffffff 	.word	0x7dffffff

08000634 <__aeabi_fdiv>:
 8000634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000636:	464f      	mov	r7, r9
 8000638:	4646      	mov	r6, r8
 800063a:	46d6      	mov	lr, sl
 800063c:	0244      	lsls	r4, r0, #9
 800063e:	b5c0      	push	{r6, r7, lr}
 8000640:	0047      	lsls	r7, r0, #1
 8000642:	1c0e      	adds	r6, r1, #0
 8000644:	0a64      	lsrs	r4, r4, #9
 8000646:	0e3f      	lsrs	r7, r7, #24
 8000648:	0fc5      	lsrs	r5, r0, #31
 800064a:	2f00      	cmp	r7, #0
 800064c:	d03c      	beq.n	80006c8 <__aeabi_fdiv+0x94>
 800064e:	2fff      	cmp	r7, #255	@ 0xff
 8000650:	d042      	beq.n	80006d8 <__aeabi_fdiv+0xa4>
 8000652:	2300      	movs	r3, #0
 8000654:	2280      	movs	r2, #128	@ 0x80
 8000656:	4699      	mov	r9, r3
 8000658:	469a      	mov	sl, r3
 800065a:	00e4      	lsls	r4, r4, #3
 800065c:	04d2      	lsls	r2, r2, #19
 800065e:	4314      	orrs	r4, r2
 8000660:	3f7f      	subs	r7, #127	@ 0x7f
 8000662:	0273      	lsls	r3, r6, #9
 8000664:	0a5b      	lsrs	r3, r3, #9
 8000666:	4698      	mov	r8, r3
 8000668:	0073      	lsls	r3, r6, #1
 800066a:	0e1b      	lsrs	r3, r3, #24
 800066c:	0ff6      	lsrs	r6, r6, #31
 800066e:	2b00      	cmp	r3, #0
 8000670:	d01b      	beq.n	80006aa <__aeabi_fdiv+0x76>
 8000672:	2bff      	cmp	r3, #255	@ 0xff
 8000674:	d013      	beq.n	800069e <__aeabi_fdiv+0x6a>
 8000676:	4642      	mov	r2, r8
 8000678:	2180      	movs	r1, #128	@ 0x80
 800067a:	00d2      	lsls	r2, r2, #3
 800067c:	04c9      	lsls	r1, r1, #19
 800067e:	4311      	orrs	r1, r2
 8000680:	4688      	mov	r8, r1
 8000682:	2000      	movs	r0, #0
 8000684:	3b7f      	subs	r3, #127	@ 0x7f
 8000686:	0029      	movs	r1, r5
 8000688:	1aff      	subs	r7, r7, r3
 800068a:	464b      	mov	r3, r9
 800068c:	4071      	eors	r1, r6
 800068e:	b2c9      	uxtb	r1, r1
 8000690:	2b0f      	cmp	r3, #15
 8000692:	d900      	bls.n	8000696 <__aeabi_fdiv+0x62>
 8000694:	e0b5      	b.n	8000802 <__aeabi_fdiv+0x1ce>
 8000696:	4a74      	ldr	r2, [pc, #464]	@ (8000868 <__aeabi_fdiv+0x234>)
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	58d3      	ldr	r3, [r2, r3]
 800069c:	469f      	mov	pc, r3
 800069e:	4643      	mov	r3, r8
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d13f      	bne.n	8000724 <__aeabi_fdiv+0xf0>
 80006a4:	3fff      	subs	r7, #255	@ 0xff
 80006a6:	3302      	adds	r3, #2
 80006a8:	e003      	b.n	80006b2 <__aeabi_fdiv+0x7e>
 80006aa:	4643      	mov	r3, r8
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d12d      	bne.n	800070c <__aeabi_fdiv+0xd8>
 80006b0:	2301      	movs	r3, #1
 80006b2:	0029      	movs	r1, r5
 80006b4:	464a      	mov	r2, r9
 80006b6:	4071      	eors	r1, r6
 80006b8:	b2c9      	uxtb	r1, r1
 80006ba:	431a      	orrs	r2, r3
 80006bc:	2a0e      	cmp	r2, #14
 80006be:	d838      	bhi.n	8000732 <__aeabi_fdiv+0xfe>
 80006c0:	486a      	ldr	r0, [pc, #424]	@ (800086c <__aeabi_fdiv+0x238>)
 80006c2:	0092      	lsls	r2, r2, #2
 80006c4:	5882      	ldr	r2, [r0, r2]
 80006c6:	4697      	mov	pc, r2
 80006c8:	2c00      	cmp	r4, #0
 80006ca:	d113      	bne.n	80006f4 <__aeabi_fdiv+0xc0>
 80006cc:	2304      	movs	r3, #4
 80006ce:	4699      	mov	r9, r3
 80006d0:	3b03      	subs	r3, #3
 80006d2:	2700      	movs	r7, #0
 80006d4:	469a      	mov	sl, r3
 80006d6:	e7c4      	b.n	8000662 <__aeabi_fdiv+0x2e>
 80006d8:	2c00      	cmp	r4, #0
 80006da:	d105      	bne.n	80006e8 <__aeabi_fdiv+0xb4>
 80006dc:	2308      	movs	r3, #8
 80006de:	4699      	mov	r9, r3
 80006e0:	3b06      	subs	r3, #6
 80006e2:	27ff      	movs	r7, #255	@ 0xff
 80006e4:	469a      	mov	sl, r3
 80006e6:	e7bc      	b.n	8000662 <__aeabi_fdiv+0x2e>
 80006e8:	230c      	movs	r3, #12
 80006ea:	4699      	mov	r9, r3
 80006ec:	3b09      	subs	r3, #9
 80006ee:	27ff      	movs	r7, #255	@ 0xff
 80006f0:	469a      	mov	sl, r3
 80006f2:	e7b6      	b.n	8000662 <__aeabi_fdiv+0x2e>
 80006f4:	0020      	movs	r0, r4
 80006f6:	f001 fba9 	bl	8001e4c <__clzsi2>
 80006fa:	2776      	movs	r7, #118	@ 0x76
 80006fc:	1f43      	subs	r3, r0, #5
 80006fe:	409c      	lsls	r4, r3
 8000700:	2300      	movs	r3, #0
 8000702:	427f      	negs	r7, r7
 8000704:	4699      	mov	r9, r3
 8000706:	469a      	mov	sl, r3
 8000708:	1a3f      	subs	r7, r7, r0
 800070a:	e7aa      	b.n	8000662 <__aeabi_fdiv+0x2e>
 800070c:	4640      	mov	r0, r8
 800070e:	f001 fb9d 	bl	8001e4c <__clzsi2>
 8000712:	4642      	mov	r2, r8
 8000714:	1f43      	subs	r3, r0, #5
 8000716:	409a      	lsls	r2, r3
 8000718:	2376      	movs	r3, #118	@ 0x76
 800071a:	425b      	negs	r3, r3
 800071c:	1a1b      	subs	r3, r3, r0
 800071e:	4690      	mov	r8, r2
 8000720:	2000      	movs	r0, #0
 8000722:	e7b0      	b.n	8000686 <__aeabi_fdiv+0x52>
 8000724:	2303      	movs	r3, #3
 8000726:	464a      	mov	r2, r9
 8000728:	431a      	orrs	r2, r3
 800072a:	4691      	mov	r9, r2
 800072c:	2003      	movs	r0, #3
 800072e:	33fc      	adds	r3, #252	@ 0xfc
 8000730:	e7a9      	b.n	8000686 <__aeabi_fdiv+0x52>
 8000732:	000d      	movs	r5, r1
 8000734:	20ff      	movs	r0, #255	@ 0xff
 8000736:	2200      	movs	r2, #0
 8000738:	05c0      	lsls	r0, r0, #23
 800073a:	07ed      	lsls	r5, r5, #31
 800073c:	4310      	orrs	r0, r2
 800073e:	4328      	orrs	r0, r5
 8000740:	bce0      	pop	{r5, r6, r7}
 8000742:	46ba      	mov	sl, r7
 8000744:	46b1      	mov	r9, r6
 8000746:	46a8      	mov	r8, r5
 8000748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800074a:	000d      	movs	r5, r1
 800074c:	2000      	movs	r0, #0
 800074e:	2200      	movs	r2, #0
 8000750:	e7f2      	b.n	8000738 <__aeabi_fdiv+0x104>
 8000752:	4653      	mov	r3, sl
 8000754:	2b02      	cmp	r3, #2
 8000756:	d0ed      	beq.n	8000734 <__aeabi_fdiv+0x100>
 8000758:	2b03      	cmp	r3, #3
 800075a:	d033      	beq.n	80007c4 <__aeabi_fdiv+0x190>
 800075c:	46a0      	mov	r8, r4
 800075e:	2b01      	cmp	r3, #1
 8000760:	d105      	bne.n	800076e <__aeabi_fdiv+0x13a>
 8000762:	2000      	movs	r0, #0
 8000764:	2200      	movs	r2, #0
 8000766:	e7e7      	b.n	8000738 <__aeabi_fdiv+0x104>
 8000768:	0035      	movs	r5, r6
 800076a:	2803      	cmp	r0, #3
 800076c:	d07a      	beq.n	8000864 <__aeabi_fdiv+0x230>
 800076e:	003b      	movs	r3, r7
 8000770:	337f      	adds	r3, #127	@ 0x7f
 8000772:	2b00      	cmp	r3, #0
 8000774:	dd2d      	ble.n	80007d2 <__aeabi_fdiv+0x19e>
 8000776:	4642      	mov	r2, r8
 8000778:	0752      	lsls	r2, r2, #29
 800077a:	d007      	beq.n	800078c <__aeabi_fdiv+0x158>
 800077c:	220f      	movs	r2, #15
 800077e:	4641      	mov	r1, r8
 8000780:	400a      	ands	r2, r1
 8000782:	2a04      	cmp	r2, #4
 8000784:	d002      	beq.n	800078c <__aeabi_fdiv+0x158>
 8000786:	2204      	movs	r2, #4
 8000788:	4694      	mov	ip, r2
 800078a:	44e0      	add	r8, ip
 800078c:	4642      	mov	r2, r8
 800078e:	0112      	lsls	r2, r2, #4
 8000790:	d505      	bpl.n	800079e <__aeabi_fdiv+0x16a>
 8000792:	4642      	mov	r2, r8
 8000794:	4b36      	ldr	r3, [pc, #216]	@ (8000870 <__aeabi_fdiv+0x23c>)
 8000796:	401a      	ands	r2, r3
 8000798:	003b      	movs	r3, r7
 800079a:	4690      	mov	r8, r2
 800079c:	3380      	adds	r3, #128	@ 0x80
 800079e:	2bfe      	cmp	r3, #254	@ 0xfe
 80007a0:	dcc8      	bgt.n	8000734 <__aeabi_fdiv+0x100>
 80007a2:	4642      	mov	r2, r8
 80007a4:	0192      	lsls	r2, r2, #6
 80007a6:	0a52      	lsrs	r2, r2, #9
 80007a8:	b2d8      	uxtb	r0, r3
 80007aa:	e7c5      	b.n	8000738 <__aeabi_fdiv+0x104>
 80007ac:	2280      	movs	r2, #128	@ 0x80
 80007ae:	2500      	movs	r5, #0
 80007b0:	20ff      	movs	r0, #255	@ 0xff
 80007b2:	03d2      	lsls	r2, r2, #15
 80007b4:	e7c0      	b.n	8000738 <__aeabi_fdiv+0x104>
 80007b6:	2280      	movs	r2, #128	@ 0x80
 80007b8:	03d2      	lsls	r2, r2, #15
 80007ba:	4214      	tst	r4, r2
 80007bc:	d002      	beq.n	80007c4 <__aeabi_fdiv+0x190>
 80007be:	4643      	mov	r3, r8
 80007c0:	4213      	tst	r3, r2
 80007c2:	d049      	beq.n	8000858 <__aeabi_fdiv+0x224>
 80007c4:	2280      	movs	r2, #128	@ 0x80
 80007c6:	03d2      	lsls	r2, r2, #15
 80007c8:	4322      	orrs	r2, r4
 80007ca:	0252      	lsls	r2, r2, #9
 80007cc:	20ff      	movs	r0, #255	@ 0xff
 80007ce:	0a52      	lsrs	r2, r2, #9
 80007d0:	e7b2      	b.n	8000738 <__aeabi_fdiv+0x104>
 80007d2:	2201      	movs	r2, #1
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	2b1b      	cmp	r3, #27
 80007d8:	dcc3      	bgt.n	8000762 <__aeabi_fdiv+0x12e>
 80007da:	4642      	mov	r2, r8
 80007dc:	40da      	lsrs	r2, r3
 80007de:	4643      	mov	r3, r8
 80007e0:	379e      	adds	r7, #158	@ 0x9e
 80007e2:	40bb      	lsls	r3, r7
 80007e4:	1e59      	subs	r1, r3, #1
 80007e6:	418b      	sbcs	r3, r1
 80007e8:	431a      	orrs	r2, r3
 80007ea:	0753      	lsls	r3, r2, #29
 80007ec:	d004      	beq.n	80007f8 <__aeabi_fdiv+0x1c4>
 80007ee:	230f      	movs	r3, #15
 80007f0:	4013      	ands	r3, r2
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	d000      	beq.n	80007f8 <__aeabi_fdiv+0x1c4>
 80007f6:	3204      	adds	r2, #4
 80007f8:	0153      	lsls	r3, r2, #5
 80007fa:	d529      	bpl.n	8000850 <__aeabi_fdiv+0x21c>
 80007fc:	2001      	movs	r0, #1
 80007fe:	2200      	movs	r2, #0
 8000800:	e79a      	b.n	8000738 <__aeabi_fdiv+0x104>
 8000802:	4642      	mov	r2, r8
 8000804:	0163      	lsls	r3, r4, #5
 8000806:	0155      	lsls	r5, r2, #5
 8000808:	42ab      	cmp	r3, r5
 800080a:	d215      	bcs.n	8000838 <__aeabi_fdiv+0x204>
 800080c:	201b      	movs	r0, #27
 800080e:	2200      	movs	r2, #0
 8000810:	3f01      	subs	r7, #1
 8000812:	2601      	movs	r6, #1
 8000814:	001c      	movs	r4, r3
 8000816:	0052      	lsls	r2, r2, #1
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	2c00      	cmp	r4, #0
 800081c:	db01      	blt.n	8000822 <__aeabi_fdiv+0x1ee>
 800081e:	429d      	cmp	r5, r3
 8000820:	d801      	bhi.n	8000826 <__aeabi_fdiv+0x1f2>
 8000822:	1b5b      	subs	r3, r3, r5
 8000824:	4332      	orrs	r2, r6
 8000826:	3801      	subs	r0, #1
 8000828:	2800      	cmp	r0, #0
 800082a:	d1f3      	bne.n	8000814 <__aeabi_fdiv+0x1e0>
 800082c:	1e58      	subs	r0, r3, #1
 800082e:	4183      	sbcs	r3, r0
 8000830:	4313      	orrs	r3, r2
 8000832:	4698      	mov	r8, r3
 8000834:	000d      	movs	r5, r1
 8000836:	e79a      	b.n	800076e <__aeabi_fdiv+0x13a>
 8000838:	201a      	movs	r0, #26
 800083a:	2201      	movs	r2, #1
 800083c:	1b5b      	subs	r3, r3, r5
 800083e:	e7e8      	b.n	8000812 <__aeabi_fdiv+0x1de>
 8000840:	3b02      	subs	r3, #2
 8000842:	425a      	negs	r2, r3
 8000844:	4153      	adcs	r3, r2
 8000846:	425b      	negs	r3, r3
 8000848:	0035      	movs	r5, r6
 800084a:	2200      	movs	r2, #0
 800084c:	b2d8      	uxtb	r0, r3
 800084e:	e773      	b.n	8000738 <__aeabi_fdiv+0x104>
 8000850:	0192      	lsls	r2, r2, #6
 8000852:	2000      	movs	r0, #0
 8000854:	0a52      	lsrs	r2, r2, #9
 8000856:	e76f      	b.n	8000738 <__aeabi_fdiv+0x104>
 8000858:	431a      	orrs	r2, r3
 800085a:	0252      	lsls	r2, r2, #9
 800085c:	0035      	movs	r5, r6
 800085e:	20ff      	movs	r0, #255	@ 0xff
 8000860:	0a52      	lsrs	r2, r2, #9
 8000862:	e769      	b.n	8000738 <__aeabi_fdiv+0x104>
 8000864:	4644      	mov	r4, r8
 8000866:	e7ad      	b.n	80007c4 <__aeabi_fdiv+0x190>
 8000868:	0800745c 	.word	0x0800745c
 800086c:	0800749c 	.word	0x0800749c
 8000870:	f7ffffff 	.word	0xf7ffffff

08000874 <__eqsf2>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	0042      	lsls	r2, r0, #1
 8000878:	024e      	lsls	r6, r1, #9
 800087a:	004c      	lsls	r4, r1, #1
 800087c:	0245      	lsls	r5, r0, #9
 800087e:	0a6d      	lsrs	r5, r5, #9
 8000880:	0e12      	lsrs	r2, r2, #24
 8000882:	0fc3      	lsrs	r3, r0, #31
 8000884:	0a76      	lsrs	r6, r6, #9
 8000886:	0e24      	lsrs	r4, r4, #24
 8000888:	0fc9      	lsrs	r1, r1, #31
 800088a:	2aff      	cmp	r2, #255	@ 0xff
 800088c:	d010      	beq.n	80008b0 <__eqsf2+0x3c>
 800088e:	2cff      	cmp	r4, #255	@ 0xff
 8000890:	d00c      	beq.n	80008ac <__eqsf2+0x38>
 8000892:	2001      	movs	r0, #1
 8000894:	42a2      	cmp	r2, r4
 8000896:	d10a      	bne.n	80008ae <__eqsf2+0x3a>
 8000898:	42b5      	cmp	r5, r6
 800089a:	d108      	bne.n	80008ae <__eqsf2+0x3a>
 800089c:	428b      	cmp	r3, r1
 800089e:	d00f      	beq.n	80008c0 <__eqsf2+0x4c>
 80008a0:	2a00      	cmp	r2, #0
 80008a2:	d104      	bne.n	80008ae <__eqsf2+0x3a>
 80008a4:	0028      	movs	r0, r5
 80008a6:	1e43      	subs	r3, r0, #1
 80008a8:	4198      	sbcs	r0, r3
 80008aa:	e000      	b.n	80008ae <__eqsf2+0x3a>
 80008ac:	2001      	movs	r0, #1
 80008ae:	bd70      	pop	{r4, r5, r6, pc}
 80008b0:	2001      	movs	r0, #1
 80008b2:	2cff      	cmp	r4, #255	@ 0xff
 80008b4:	d1fb      	bne.n	80008ae <__eqsf2+0x3a>
 80008b6:	4335      	orrs	r5, r6
 80008b8:	d1f9      	bne.n	80008ae <__eqsf2+0x3a>
 80008ba:	404b      	eors	r3, r1
 80008bc:	0018      	movs	r0, r3
 80008be:	e7f6      	b.n	80008ae <__eqsf2+0x3a>
 80008c0:	2000      	movs	r0, #0
 80008c2:	e7f4      	b.n	80008ae <__eqsf2+0x3a>

080008c4 <__gesf2>:
 80008c4:	b530      	push	{r4, r5, lr}
 80008c6:	0042      	lsls	r2, r0, #1
 80008c8:	0244      	lsls	r4, r0, #9
 80008ca:	024d      	lsls	r5, r1, #9
 80008cc:	0fc3      	lsrs	r3, r0, #31
 80008ce:	0048      	lsls	r0, r1, #1
 80008d0:	0a64      	lsrs	r4, r4, #9
 80008d2:	0e12      	lsrs	r2, r2, #24
 80008d4:	0a6d      	lsrs	r5, r5, #9
 80008d6:	0e00      	lsrs	r0, r0, #24
 80008d8:	0fc9      	lsrs	r1, r1, #31
 80008da:	2aff      	cmp	r2, #255	@ 0xff
 80008dc:	d019      	beq.n	8000912 <__gesf2+0x4e>
 80008de:	28ff      	cmp	r0, #255	@ 0xff
 80008e0:	d00b      	beq.n	80008fa <__gesf2+0x36>
 80008e2:	2a00      	cmp	r2, #0
 80008e4:	d11e      	bne.n	8000924 <__gesf2+0x60>
 80008e6:	2800      	cmp	r0, #0
 80008e8:	d10b      	bne.n	8000902 <__gesf2+0x3e>
 80008ea:	2d00      	cmp	r5, #0
 80008ec:	d027      	beq.n	800093e <__gesf2+0x7a>
 80008ee:	2c00      	cmp	r4, #0
 80008f0:	d134      	bne.n	800095c <__gesf2+0x98>
 80008f2:	2900      	cmp	r1, #0
 80008f4:	d02f      	beq.n	8000956 <__gesf2+0x92>
 80008f6:	0008      	movs	r0, r1
 80008f8:	bd30      	pop	{r4, r5, pc}
 80008fa:	2d00      	cmp	r5, #0
 80008fc:	d128      	bne.n	8000950 <__gesf2+0x8c>
 80008fe:	2a00      	cmp	r2, #0
 8000900:	d101      	bne.n	8000906 <__gesf2+0x42>
 8000902:	2c00      	cmp	r4, #0
 8000904:	d0f5      	beq.n	80008f2 <__gesf2+0x2e>
 8000906:	428b      	cmp	r3, r1
 8000908:	d107      	bne.n	800091a <__gesf2+0x56>
 800090a:	2b00      	cmp	r3, #0
 800090c:	d023      	beq.n	8000956 <__gesf2+0x92>
 800090e:	0018      	movs	r0, r3
 8000910:	e7f2      	b.n	80008f8 <__gesf2+0x34>
 8000912:	2c00      	cmp	r4, #0
 8000914:	d11c      	bne.n	8000950 <__gesf2+0x8c>
 8000916:	28ff      	cmp	r0, #255	@ 0xff
 8000918:	d014      	beq.n	8000944 <__gesf2+0x80>
 800091a:	1e58      	subs	r0, r3, #1
 800091c:	2302      	movs	r3, #2
 800091e:	4018      	ands	r0, r3
 8000920:	3801      	subs	r0, #1
 8000922:	e7e9      	b.n	80008f8 <__gesf2+0x34>
 8000924:	2800      	cmp	r0, #0
 8000926:	d0f8      	beq.n	800091a <__gesf2+0x56>
 8000928:	428b      	cmp	r3, r1
 800092a:	d1f6      	bne.n	800091a <__gesf2+0x56>
 800092c:	4282      	cmp	r2, r0
 800092e:	dcf4      	bgt.n	800091a <__gesf2+0x56>
 8000930:	dbeb      	blt.n	800090a <__gesf2+0x46>
 8000932:	42ac      	cmp	r4, r5
 8000934:	d8f1      	bhi.n	800091a <__gesf2+0x56>
 8000936:	2000      	movs	r0, #0
 8000938:	42ac      	cmp	r4, r5
 800093a:	d2dd      	bcs.n	80008f8 <__gesf2+0x34>
 800093c:	e7e5      	b.n	800090a <__gesf2+0x46>
 800093e:	2c00      	cmp	r4, #0
 8000940:	d0da      	beq.n	80008f8 <__gesf2+0x34>
 8000942:	e7ea      	b.n	800091a <__gesf2+0x56>
 8000944:	2d00      	cmp	r5, #0
 8000946:	d103      	bne.n	8000950 <__gesf2+0x8c>
 8000948:	428b      	cmp	r3, r1
 800094a:	d1e6      	bne.n	800091a <__gesf2+0x56>
 800094c:	2000      	movs	r0, #0
 800094e:	e7d3      	b.n	80008f8 <__gesf2+0x34>
 8000950:	2002      	movs	r0, #2
 8000952:	4240      	negs	r0, r0
 8000954:	e7d0      	b.n	80008f8 <__gesf2+0x34>
 8000956:	2001      	movs	r0, #1
 8000958:	4240      	negs	r0, r0
 800095a:	e7cd      	b.n	80008f8 <__gesf2+0x34>
 800095c:	428b      	cmp	r3, r1
 800095e:	d0e8      	beq.n	8000932 <__gesf2+0x6e>
 8000960:	e7db      	b.n	800091a <__gesf2+0x56>
 8000962:	46c0      	nop			@ (mov r8, r8)

08000964 <__lesf2>:
 8000964:	b530      	push	{r4, r5, lr}
 8000966:	0042      	lsls	r2, r0, #1
 8000968:	0244      	lsls	r4, r0, #9
 800096a:	024d      	lsls	r5, r1, #9
 800096c:	0fc3      	lsrs	r3, r0, #31
 800096e:	0048      	lsls	r0, r1, #1
 8000970:	0a64      	lsrs	r4, r4, #9
 8000972:	0e12      	lsrs	r2, r2, #24
 8000974:	0a6d      	lsrs	r5, r5, #9
 8000976:	0e00      	lsrs	r0, r0, #24
 8000978:	0fc9      	lsrs	r1, r1, #31
 800097a:	2aff      	cmp	r2, #255	@ 0xff
 800097c:	d01a      	beq.n	80009b4 <__lesf2+0x50>
 800097e:	28ff      	cmp	r0, #255	@ 0xff
 8000980:	d00e      	beq.n	80009a0 <__lesf2+0x3c>
 8000982:	2a00      	cmp	r2, #0
 8000984:	d11e      	bne.n	80009c4 <__lesf2+0x60>
 8000986:	2800      	cmp	r0, #0
 8000988:	d10e      	bne.n	80009a8 <__lesf2+0x44>
 800098a:	2d00      	cmp	r5, #0
 800098c:	d02a      	beq.n	80009e4 <__lesf2+0x80>
 800098e:	2c00      	cmp	r4, #0
 8000990:	d00c      	beq.n	80009ac <__lesf2+0x48>
 8000992:	428b      	cmp	r3, r1
 8000994:	d01d      	beq.n	80009d2 <__lesf2+0x6e>
 8000996:	1e58      	subs	r0, r3, #1
 8000998:	2302      	movs	r3, #2
 800099a:	4018      	ands	r0, r3
 800099c:	3801      	subs	r0, #1
 800099e:	e010      	b.n	80009c2 <__lesf2+0x5e>
 80009a0:	2d00      	cmp	r5, #0
 80009a2:	d10d      	bne.n	80009c0 <__lesf2+0x5c>
 80009a4:	2a00      	cmp	r2, #0
 80009a6:	d120      	bne.n	80009ea <__lesf2+0x86>
 80009a8:	2c00      	cmp	r4, #0
 80009aa:	d11e      	bne.n	80009ea <__lesf2+0x86>
 80009ac:	2900      	cmp	r1, #0
 80009ae:	d023      	beq.n	80009f8 <__lesf2+0x94>
 80009b0:	0008      	movs	r0, r1
 80009b2:	e006      	b.n	80009c2 <__lesf2+0x5e>
 80009b4:	2c00      	cmp	r4, #0
 80009b6:	d103      	bne.n	80009c0 <__lesf2+0x5c>
 80009b8:	28ff      	cmp	r0, #255	@ 0xff
 80009ba:	d1ec      	bne.n	8000996 <__lesf2+0x32>
 80009bc:	2d00      	cmp	r5, #0
 80009be:	d017      	beq.n	80009f0 <__lesf2+0x8c>
 80009c0:	2002      	movs	r0, #2
 80009c2:	bd30      	pop	{r4, r5, pc}
 80009c4:	2800      	cmp	r0, #0
 80009c6:	d0e6      	beq.n	8000996 <__lesf2+0x32>
 80009c8:	428b      	cmp	r3, r1
 80009ca:	d1e4      	bne.n	8000996 <__lesf2+0x32>
 80009cc:	4282      	cmp	r2, r0
 80009ce:	dce2      	bgt.n	8000996 <__lesf2+0x32>
 80009d0:	db04      	blt.n	80009dc <__lesf2+0x78>
 80009d2:	42ac      	cmp	r4, r5
 80009d4:	d8df      	bhi.n	8000996 <__lesf2+0x32>
 80009d6:	2000      	movs	r0, #0
 80009d8:	42ac      	cmp	r4, r5
 80009da:	d2f2      	bcs.n	80009c2 <__lesf2+0x5e>
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d00b      	beq.n	80009f8 <__lesf2+0x94>
 80009e0:	0018      	movs	r0, r3
 80009e2:	e7ee      	b.n	80009c2 <__lesf2+0x5e>
 80009e4:	2c00      	cmp	r4, #0
 80009e6:	d0ec      	beq.n	80009c2 <__lesf2+0x5e>
 80009e8:	e7d5      	b.n	8000996 <__lesf2+0x32>
 80009ea:	428b      	cmp	r3, r1
 80009ec:	d1d3      	bne.n	8000996 <__lesf2+0x32>
 80009ee:	e7f5      	b.n	80009dc <__lesf2+0x78>
 80009f0:	2000      	movs	r0, #0
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d0e5      	beq.n	80009c2 <__lesf2+0x5e>
 80009f6:	e7ce      	b.n	8000996 <__lesf2+0x32>
 80009f8:	2001      	movs	r0, #1
 80009fa:	4240      	negs	r0, r0
 80009fc:	e7e1      	b.n	80009c2 <__lesf2+0x5e>
 80009fe:	46c0      	nop			@ (mov r8, r8)

08000a00 <__aeabi_fmul>:
 8000a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a02:	464f      	mov	r7, r9
 8000a04:	4646      	mov	r6, r8
 8000a06:	46d6      	mov	lr, sl
 8000a08:	0243      	lsls	r3, r0, #9
 8000a0a:	0a5b      	lsrs	r3, r3, #9
 8000a0c:	0045      	lsls	r5, r0, #1
 8000a0e:	b5c0      	push	{r6, r7, lr}
 8000a10:	4699      	mov	r9, r3
 8000a12:	1c0f      	adds	r7, r1, #0
 8000a14:	0e2d      	lsrs	r5, r5, #24
 8000a16:	0fc6      	lsrs	r6, r0, #31
 8000a18:	2d00      	cmp	r5, #0
 8000a1a:	d100      	bne.n	8000a1e <__aeabi_fmul+0x1e>
 8000a1c:	e088      	b.n	8000b30 <__aeabi_fmul+0x130>
 8000a1e:	2dff      	cmp	r5, #255	@ 0xff
 8000a20:	d100      	bne.n	8000a24 <__aeabi_fmul+0x24>
 8000a22:	e08d      	b.n	8000b40 <__aeabi_fmul+0x140>
 8000a24:	2280      	movs	r2, #128	@ 0x80
 8000a26:	00db      	lsls	r3, r3, #3
 8000a28:	04d2      	lsls	r2, r2, #19
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	4691      	mov	r9, r2
 8000a30:	4698      	mov	r8, r3
 8000a32:	469a      	mov	sl, r3
 8000a34:	3d7f      	subs	r5, #127	@ 0x7f
 8000a36:	027c      	lsls	r4, r7, #9
 8000a38:	007b      	lsls	r3, r7, #1
 8000a3a:	0a64      	lsrs	r4, r4, #9
 8000a3c:	0e1b      	lsrs	r3, r3, #24
 8000a3e:	0fff      	lsrs	r7, r7, #31
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d068      	beq.n	8000b16 <__aeabi_fmul+0x116>
 8000a44:	2bff      	cmp	r3, #255	@ 0xff
 8000a46:	d021      	beq.n	8000a8c <__aeabi_fmul+0x8c>
 8000a48:	2280      	movs	r2, #128	@ 0x80
 8000a4a:	00e4      	lsls	r4, r4, #3
 8000a4c:	04d2      	lsls	r2, r2, #19
 8000a4e:	4314      	orrs	r4, r2
 8000a50:	4642      	mov	r2, r8
 8000a52:	3b7f      	subs	r3, #127	@ 0x7f
 8000a54:	195b      	adds	r3, r3, r5
 8000a56:	2100      	movs	r1, #0
 8000a58:	1c5d      	adds	r5, r3, #1
 8000a5a:	2a0a      	cmp	r2, #10
 8000a5c:	dc2e      	bgt.n	8000abc <__aeabi_fmul+0xbc>
 8000a5e:	407e      	eors	r6, r7
 8000a60:	4642      	mov	r2, r8
 8000a62:	2a02      	cmp	r2, #2
 8000a64:	dc23      	bgt.n	8000aae <__aeabi_fmul+0xae>
 8000a66:	3a01      	subs	r2, #1
 8000a68:	2a01      	cmp	r2, #1
 8000a6a:	d900      	bls.n	8000a6e <__aeabi_fmul+0x6e>
 8000a6c:	e0bd      	b.n	8000bea <__aeabi_fmul+0x1ea>
 8000a6e:	2902      	cmp	r1, #2
 8000a70:	d06e      	beq.n	8000b50 <__aeabi_fmul+0x150>
 8000a72:	2901      	cmp	r1, #1
 8000a74:	d12c      	bne.n	8000ad0 <__aeabi_fmul+0xd0>
 8000a76:	2000      	movs	r0, #0
 8000a78:	2200      	movs	r2, #0
 8000a7a:	05c0      	lsls	r0, r0, #23
 8000a7c:	07f6      	lsls	r6, r6, #31
 8000a7e:	4310      	orrs	r0, r2
 8000a80:	4330      	orrs	r0, r6
 8000a82:	bce0      	pop	{r5, r6, r7}
 8000a84:	46ba      	mov	sl, r7
 8000a86:	46b1      	mov	r9, r6
 8000a88:	46a8      	mov	r8, r5
 8000a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a8c:	002b      	movs	r3, r5
 8000a8e:	33ff      	adds	r3, #255	@ 0xff
 8000a90:	2c00      	cmp	r4, #0
 8000a92:	d065      	beq.n	8000b60 <__aeabi_fmul+0x160>
 8000a94:	2203      	movs	r2, #3
 8000a96:	4641      	mov	r1, r8
 8000a98:	4311      	orrs	r1, r2
 8000a9a:	0032      	movs	r2, r6
 8000a9c:	3501      	adds	r5, #1
 8000a9e:	4688      	mov	r8, r1
 8000aa0:	407a      	eors	r2, r7
 8000aa2:	35ff      	adds	r5, #255	@ 0xff
 8000aa4:	290a      	cmp	r1, #10
 8000aa6:	dd00      	ble.n	8000aaa <__aeabi_fmul+0xaa>
 8000aa8:	e0d8      	b.n	8000c5c <__aeabi_fmul+0x25c>
 8000aaa:	0016      	movs	r6, r2
 8000aac:	2103      	movs	r1, #3
 8000aae:	4640      	mov	r0, r8
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4082      	lsls	r2, r0
 8000ab4:	20a6      	movs	r0, #166	@ 0xa6
 8000ab6:	00c0      	lsls	r0, r0, #3
 8000ab8:	4202      	tst	r2, r0
 8000aba:	d020      	beq.n	8000afe <__aeabi_fmul+0xfe>
 8000abc:	4653      	mov	r3, sl
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d046      	beq.n	8000b50 <__aeabi_fmul+0x150>
 8000ac2:	2b03      	cmp	r3, #3
 8000ac4:	d100      	bne.n	8000ac8 <__aeabi_fmul+0xc8>
 8000ac6:	e0bb      	b.n	8000c40 <__aeabi_fmul+0x240>
 8000ac8:	4651      	mov	r1, sl
 8000aca:	464c      	mov	r4, r9
 8000acc:	2901      	cmp	r1, #1
 8000ace:	d0d2      	beq.n	8000a76 <__aeabi_fmul+0x76>
 8000ad0:	002b      	movs	r3, r5
 8000ad2:	337f      	adds	r3, #127	@ 0x7f
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	dd70      	ble.n	8000bba <__aeabi_fmul+0x1ba>
 8000ad8:	0762      	lsls	r2, r4, #29
 8000ada:	d004      	beq.n	8000ae6 <__aeabi_fmul+0xe6>
 8000adc:	220f      	movs	r2, #15
 8000ade:	4022      	ands	r2, r4
 8000ae0:	2a04      	cmp	r2, #4
 8000ae2:	d000      	beq.n	8000ae6 <__aeabi_fmul+0xe6>
 8000ae4:	3404      	adds	r4, #4
 8000ae6:	0122      	lsls	r2, r4, #4
 8000ae8:	d503      	bpl.n	8000af2 <__aeabi_fmul+0xf2>
 8000aea:	4b63      	ldr	r3, [pc, #396]	@ (8000c78 <__aeabi_fmul+0x278>)
 8000aec:	401c      	ands	r4, r3
 8000aee:	002b      	movs	r3, r5
 8000af0:	3380      	adds	r3, #128	@ 0x80
 8000af2:	2bfe      	cmp	r3, #254	@ 0xfe
 8000af4:	dc2c      	bgt.n	8000b50 <__aeabi_fmul+0x150>
 8000af6:	01a2      	lsls	r2, r4, #6
 8000af8:	0a52      	lsrs	r2, r2, #9
 8000afa:	b2d8      	uxtb	r0, r3
 8000afc:	e7bd      	b.n	8000a7a <__aeabi_fmul+0x7a>
 8000afe:	2090      	movs	r0, #144	@ 0x90
 8000b00:	0080      	lsls	r0, r0, #2
 8000b02:	4202      	tst	r2, r0
 8000b04:	d127      	bne.n	8000b56 <__aeabi_fmul+0x156>
 8000b06:	38b9      	subs	r0, #185	@ 0xb9
 8000b08:	38ff      	subs	r0, #255	@ 0xff
 8000b0a:	4210      	tst	r0, r2
 8000b0c:	d06d      	beq.n	8000bea <__aeabi_fmul+0x1ea>
 8000b0e:	003e      	movs	r6, r7
 8000b10:	46a1      	mov	r9, r4
 8000b12:	468a      	mov	sl, r1
 8000b14:	e7d2      	b.n	8000abc <__aeabi_fmul+0xbc>
 8000b16:	2c00      	cmp	r4, #0
 8000b18:	d141      	bne.n	8000b9e <__aeabi_fmul+0x19e>
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	4642      	mov	r2, r8
 8000b1e:	431a      	orrs	r2, r3
 8000b20:	4690      	mov	r8, r2
 8000b22:	002b      	movs	r3, r5
 8000b24:	4642      	mov	r2, r8
 8000b26:	2101      	movs	r1, #1
 8000b28:	1c5d      	adds	r5, r3, #1
 8000b2a:	2a0a      	cmp	r2, #10
 8000b2c:	dd97      	ble.n	8000a5e <__aeabi_fmul+0x5e>
 8000b2e:	e7c5      	b.n	8000abc <__aeabi_fmul+0xbc>
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d126      	bne.n	8000b82 <__aeabi_fmul+0x182>
 8000b34:	2304      	movs	r3, #4
 8000b36:	4698      	mov	r8, r3
 8000b38:	3b03      	subs	r3, #3
 8000b3a:	2500      	movs	r5, #0
 8000b3c:	469a      	mov	sl, r3
 8000b3e:	e77a      	b.n	8000a36 <__aeabi_fmul+0x36>
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d118      	bne.n	8000b76 <__aeabi_fmul+0x176>
 8000b44:	2308      	movs	r3, #8
 8000b46:	4698      	mov	r8, r3
 8000b48:	3b06      	subs	r3, #6
 8000b4a:	25ff      	movs	r5, #255	@ 0xff
 8000b4c:	469a      	mov	sl, r3
 8000b4e:	e772      	b.n	8000a36 <__aeabi_fmul+0x36>
 8000b50:	20ff      	movs	r0, #255	@ 0xff
 8000b52:	2200      	movs	r2, #0
 8000b54:	e791      	b.n	8000a7a <__aeabi_fmul+0x7a>
 8000b56:	2280      	movs	r2, #128	@ 0x80
 8000b58:	2600      	movs	r6, #0
 8000b5a:	20ff      	movs	r0, #255	@ 0xff
 8000b5c:	03d2      	lsls	r2, r2, #15
 8000b5e:	e78c      	b.n	8000a7a <__aeabi_fmul+0x7a>
 8000b60:	4641      	mov	r1, r8
 8000b62:	2202      	movs	r2, #2
 8000b64:	3501      	adds	r5, #1
 8000b66:	4311      	orrs	r1, r2
 8000b68:	4688      	mov	r8, r1
 8000b6a:	35ff      	adds	r5, #255	@ 0xff
 8000b6c:	290a      	cmp	r1, #10
 8000b6e:	dca5      	bgt.n	8000abc <__aeabi_fmul+0xbc>
 8000b70:	2102      	movs	r1, #2
 8000b72:	407e      	eors	r6, r7
 8000b74:	e774      	b.n	8000a60 <__aeabi_fmul+0x60>
 8000b76:	230c      	movs	r3, #12
 8000b78:	4698      	mov	r8, r3
 8000b7a:	3b09      	subs	r3, #9
 8000b7c:	25ff      	movs	r5, #255	@ 0xff
 8000b7e:	469a      	mov	sl, r3
 8000b80:	e759      	b.n	8000a36 <__aeabi_fmul+0x36>
 8000b82:	0018      	movs	r0, r3
 8000b84:	f001 f962 	bl	8001e4c <__clzsi2>
 8000b88:	464a      	mov	r2, r9
 8000b8a:	1f43      	subs	r3, r0, #5
 8000b8c:	2576      	movs	r5, #118	@ 0x76
 8000b8e:	409a      	lsls	r2, r3
 8000b90:	2300      	movs	r3, #0
 8000b92:	426d      	negs	r5, r5
 8000b94:	4691      	mov	r9, r2
 8000b96:	4698      	mov	r8, r3
 8000b98:	469a      	mov	sl, r3
 8000b9a:	1a2d      	subs	r5, r5, r0
 8000b9c:	e74b      	b.n	8000a36 <__aeabi_fmul+0x36>
 8000b9e:	0020      	movs	r0, r4
 8000ba0:	f001 f954 	bl	8001e4c <__clzsi2>
 8000ba4:	4642      	mov	r2, r8
 8000ba6:	1f43      	subs	r3, r0, #5
 8000ba8:	409c      	lsls	r4, r3
 8000baa:	1a2b      	subs	r3, r5, r0
 8000bac:	3b76      	subs	r3, #118	@ 0x76
 8000bae:	2100      	movs	r1, #0
 8000bb0:	1c5d      	adds	r5, r3, #1
 8000bb2:	2a0a      	cmp	r2, #10
 8000bb4:	dc00      	bgt.n	8000bb8 <__aeabi_fmul+0x1b8>
 8000bb6:	e752      	b.n	8000a5e <__aeabi_fmul+0x5e>
 8000bb8:	e780      	b.n	8000abc <__aeabi_fmul+0xbc>
 8000bba:	2201      	movs	r2, #1
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	2b1b      	cmp	r3, #27
 8000bc0:	dd00      	ble.n	8000bc4 <__aeabi_fmul+0x1c4>
 8000bc2:	e758      	b.n	8000a76 <__aeabi_fmul+0x76>
 8000bc4:	359e      	adds	r5, #158	@ 0x9e
 8000bc6:	0022      	movs	r2, r4
 8000bc8:	40ac      	lsls	r4, r5
 8000bca:	40da      	lsrs	r2, r3
 8000bcc:	1e63      	subs	r3, r4, #1
 8000bce:	419c      	sbcs	r4, r3
 8000bd0:	4322      	orrs	r2, r4
 8000bd2:	0753      	lsls	r3, r2, #29
 8000bd4:	d004      	beq.n	8000be0 <__aeabi_fmul+0x1e0>
 8000bd6:	230f      	movs	r3, #15
 8000bd8:	4013      	ands	r3, r2
 8000bda:	2b04      	cmp	r3, #4
 8000bdc:	d000      	beq.n	8000be0 <__aeabi_fmul+0x1e0>
 8000bde:	3204      	adds	r2, #4
 8000be0:	0153      	lsls	r3, r2, #5
 8000be2:	d537      	bpl.n	8000c54 <__aeabi_fmul+0x254>
 8000be4:	2001      	movs	r0, #1
 8000be6:	2200      	movs	r2, #0
 8000be8:	e747      	b.n	8000a7a <__aeabi_fmul+0x7a>
 8000bea:	0c21      	lsrs	r1, r4, #16
 8000bec:	464a      	mov	r2, r9
 8000bee:	0424      	lsls	r4, r4, #16
 8000bf0:	0c24      	lsrs	r4, r4, #16
 8000bf2:	0027      	movs	r7, r4
 8000bf4:	0c10      	lsrs	r0, r2, #16
 8000bf6:	0412      	lsls	r2, r2, #16
 8000bf8:	0c12      	lsrs	r2, r2, #16
 8000bfa:	4344      	muls	r4, r0
 8000bfc:	4357      	muls	r7, r2
 8000bfe:	4348      	muls	r0, r1
 8000c00:	4351      	muls	r1, r2
 8000c02:	0c3a      	lsrs	r2, r7, #16
 8000c04:	1909      	adds	r1, r1, r4
 8000c06:	1852      	adds	r2, r2, r1
 8000c08:	4294      	cmp	r4, r2
 8000c0a:	d903      	bls.n	8000c14 <__aeabi_fmul+0x214>
 8000c0c:	2180      	movs	r1, #128	@ 0x80
 8000c0e:	0249      	lsls	r1, r1, #9
 8000c10:	468c      	mov	ip, r1
 8000c12:	4460      	add	r0, ip
 8000c14:	043f      	lsls	r7, r7, #16
 8000c16:	0411      	lsls	r1, r2, #16
 8000c18:	0c3f      	lsrs	r7, r7, #16
 8000c1a:	19c9      	adds	r1, r1, r7
 8000c1c:	018c      	lsls	r4, r1, #6
 8000c1e:	1e67      	subs	r7, r4, #1
 8000c20:	41bc      	sbcs	r4, r7
 8000c22:	0c12      	lsrs	r2, r2, #16
 8000c24:	0e89      	lsrs	r1, r1, #26
 8000c26:	1812      	adds	r2, r2, r0
 8000c28:	430c      	orrs	r4, r1
 8000c2a:	0192      	lsls	r2, r2, #6
 8000c2c:	4314      	orrs	r4, r2
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	d50e      	bpl.n	8000c50 <__aeabi_fmul+0x250>
 8000c32:	2301      	movs	r3, #1
 8000c34:	0862      	lsrs	r2, r4, #1
 8000c36:	401c      	ands	r4, r3
 8000c38:	4314      	orrs	r4, r2
 8000c3a:	e749      	b.n	8000ad0 <__aeabi_fmul+0xd0>
 8000c3c:	003e      	movs	r6, r7
 8000c3e:	46a1      	mov	r9, r4
 8000c40:	2280      	movs	r2, #128	@ 0x80
 8000c42:	464b      	mov	r3, r9
 8000c44:	03d2      	lsls	r2, r2, #15
 8000c46:	431a      	orrs	r2, r3
 8000c48:	0252      	lsls	r2, r2, #9
 8000c4a:	20ff      	movs	r0, #255	@ 0xff
 8000c4c:	0a52      	lsrs	r2, r2, #9
 8000c4e:	e714      	b.n	8000a7a <__aeabi_fmul+0x7a>
 8000c50:	001d      	movs	r5, r3
 8000c52:	e73d      	b.n	8000ad0 <__aeabi_fmul+0xd0>
 8000c54:	0192      	lsls	r2, r2, #6
 8000c56:	2000      	movs	r0, #0
 8000c58:	0a52      	lsrs	r2, r2, #9
 8000c5a:	e70e      	b.n	8000a7a <__aeabi_fmul+0x7a>
 8000c5c:	290f      	cmp	r1, #15
 8000c5e:	d1ed      	bne.n	8000c3c <__aeabi_fmul+0x23c>
 8000c60:	2280      	movs	r2, #128	@ 0x80
 8000c62:	464b      	mov	r3, r9
 8000c64:	03d2      	lsls	r2, r2, #15
 8000c66:	4213      	tst	r3, r2
 8000c68:	d0ea      	beq.n	8000c40 <__aeabi_fmul+0x240>
 8000c6a:	4214      	tst	r4, r2
 8000c6c:	d1e8      	bne.n	8000c40 <__aeabi_fmul+0x240>
 8000c6e:	003e      	movs	r6, r7
 8000c70:	20ff      	movs	r0, #255	@ 0xff
 8000c72:	4322      	orrs	r2, r4
 8000c74:	e701      	b.n	8000a7a <__aeabi_fmul+0x7a>
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	f7ffffff 	.word	0xf7ffffff

08000c7c <__aeabi_fsub>:
 8000c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c7e:	4647      	mov	r7, r8
 8000c80:	46ce      	mov	lr, r9
 8000c82:	024e      	lsls	r6, r1, #9
 8000c84:	0243      	lsls	r3, r0, #9
 8000c86:	0045      	lsls	r5, r0, #1
 8000c88:	0a72      	lsrs	r2, r6, #9
 8000c8a:	0fc4      	lsrs	r4, r0, #31
 8000c8c:	0048      	lsls	r0, r1, #1
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	4694      	mov	ip, r2
 8000c92:	0a5f      	lsrs	r7, r3, #9
 8000c94:	0e2d      	lsrs	r5, r5, #24
 8000c96:	099b      	lsrs	r3, r3, #6
 8000c98:	0e00      	lsrs	r0, r0, #24
 8000c9a:	0fc9      	lsrs	r1, r1, #31
 8000c9c:	09b6      	lsrs	r6, r6, #6
 8000c9e:	28ff      	cmp	r0, #255	@ 0xff
 8000ca0:	d024      	beq.n	8000cec <__aeabi_fsub+0x70>
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	4051      	eors	r1, r2
 8000ca6:	1a2a      	subs	r2, r5, r0
 8000ca8:	428c      	cmp	r4, r1
 8000caa:	d00f      	beq.n	8000ccc <__aeabi_fsub+0x50>
 8000cac:	2a00      	cmp	r2, #0
 8000cae:	dc00      	bgt.n	8000cb2 <__aeabi_fsub+0x36>
 8000cb0:	e16a      	b.n	8000f88 <__aeabi_fsub+0x30c>
 8000cb2:	2800      	cmp	r0, #0
 8000cb4:	d135      	bne.n	8000d22 <__aeabi_fsub+0xa6>
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d100      	bne.n	8000cbc <__aeabi_fsub+0x40>
 8000cba:	e0a2      	b.n	8000e02 <__aeabi_fsub+0x186>
 8000cbc:	1e51      	subs	r1, r2, #1
 8000cbe:	2a01      	cmp	r2, #1
 8000cc0:	d100      	bne.n	8000cc4 <__aeabi_fsub+0x48>
 8000cc2:	e124      	b.n	8000f0e <__aeabi_fsub+0x292>
 8000cc4:	2aff      	cmp	r2, #255	@ 0xff
 8000cc6:	d021      	beq.n	8000d0c <__aeabi_fsub+0x90>
 8000cc8:	000a      	movs	r2, r1
 8000cca:	e02f      	b.n	8000d2c <__aeabi_fsub+0xb0>
 8000ccc:	2a00      	cmp	r2, #0
 8000cce:	dc00      	bgt.n	8000cd2 <__aeabi_fsub+0x56>
 8000cd0:	e167      	b.n	8000fa2 <__aeabi_fsub+0x326>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	d05e      	beq.n	8000d94 <__aeabi_fsub+0x118>
 8000cd6:	2dff      	cmp	r5, #255	@ 0xff
 8000cd8:	d018      	beq.n	8000d0c <__aeabi_fsub+0x90>
 8000cda:	2180      	movs	r1, #128	@ 0x80
 8000cdc:	04c9      	lsls	r1, r1, #19
 8000cde:	430e      	orrs	r6, r1
 8000ce0:	2a1b      	cmp	r2, #27
 8000ce2:	dc00      	bgt.n	8000ce6 <__aeabi_fsub+0x6a>
 8000ce4:	e076      	b.n	8000dd4 <__aeabi_fsub+0x158>
 8000ce6:	002a      	movs	r2, r5
 8000ce8:	3301      	adds	r3, #1
 8000cea:	e032      	b.n	8000d52 <__aeabi_fsub+0xd6>
 8000cec:	002a      	movs	r2, r5
 8000cee:	3aff      	subs	r2, #255	@ 0xff
 8000cf0:	4691      	mov	r9, r2
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d042      	beq.n	8000d7c <__aeabi_fsub+0x100>
 8000cf6:	428c      	cmp	r4, r1
 8000cf8:	d055      	beq.n	8000da6 <__aeabi_fsub+0x12a>
 8000cfa:	464a      	mov	r2, r9
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	d100      	bne.n	8000d02 <__aeabi_fsub+0x86>
 8000d00:	e09c      	b.n	8000e3c <__aeabi_fsub+0x1c0>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d100      	bne.n	8000d08 <__aeabi_fsub+0x8c>
 8000d06:	e077      	b.n	8000df8 <__aeabi_fsub+0x17c>
 8000d08:	000c      	movs	r4, r1
 8000d0a:	0033      	movs	r3, r6
 8000d0c:	08db      	lsrs	r3, r3, #3
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fsub+0x98>
 8000d12:	e06e      	b.n	8000df2 <__aeabi_fsub+0x176>
 8000d14:	2280      	movs	r2, #128	@ 0x80
 8000d16:	03d2      	lsls	r2, r2, #15
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	025b      	lsls	r3, r3, #9
 8000d1c:	20ff      	movs	r0, #255	@ 0xff
 8000d1e:	0a5b      	lsrs	r3, r3, #9
 8000d20:	e024      	b.n	8000d6c <__aeabi_fsub+0xf0>
 8000d22:	2dff      	cmp	r5, #255	@ 0xff
 8000d24:	d0f2      	beq.n	8000d0c <__aeabi_fsub+0x90>
 8000d26:	2180      	movs	r1, #128	@ 0x80
 8000d28:	04c9      	lsls	r1, r1, #19
 8000d2a:	430e      	orrs	r6, r1
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	2a1b      	cmp	r2, #27
 8000d30:	dc08      	bgt.n	8000d44 <__aeabi_fsub+0xc8>
 8000d32:	0031      	movs	r1, r6
 8000d34:	2020      	movs	r0, #32
 8000d36:	40d1      	lsrs	r1, r2
 8000d38:	1a82      	subs	r2, r0, r2
 8000d3a:	4096      	lsls	r6, r2
 8000d3c:	0032      	movs	r2, r6
 8000d3e:	1e50      	subs	r0, r2, #1
 8000d40:	4182      	sbcs	r2, r0
 8000d42:	4311      	orrs	r1, r2
 8000d44:	1a5b      	subs	r3, r3, r1
 8000d46:	015a      	lsls	r2, r3, #5
 8000d48:	d460      	bmi.n	8000e0c <__aeabi_fsub+0x190>
 8000d4a:	2107      	movs	r1, #7
 8000d4c:	002a      	movs	r2, r5
 8000d4e:	4019      	ands	r1, r3
 8000d50:	d057      	beq.n	8000e02 <__aeabi_fsub+0x186>
 8000d52:	210f      	movs	r1, #15
 8000d54:	4019      	ands	r1, r3
 8000d56:	2904      	cmp	r1, #4
 8000d58:	d000      	beq.n	8000d5c <__aeabi_fsub+0xe0>
 8000d5a:	3304      	adds	r3, #4
 8000d5c:	0159      	lsls	r1, r3, #5
 8000d5e:	d550      	bpl.n	8000e02 <__aeabi_fsub+0x186>
 8000d60:	1c50      	adds	r0, r2, #1
 8000d62:	2afe      	cmp	r2, #254	@ 0xfe
 8000d64:	d045      	beq.n	8000df2 <__aeabi_fsub+0x176>
 8000d66:	019b      	lsls	r3, r3, #6
 8000d68:	b2c0      	uxtb	r0, r0
 8000d6a:	0a5b      	lsrs	r3, r3, #9
 8000d6c:	05c0      	lsls	r0, r0, #23
 8000d6e:	4318      	orrs	r0, r3
 8000d70:	07e4      	lsls	r4, r4, #31
 8000d72:	4320      	orrs	r0, r4
 8000d74:	bcc0      	pop	{r6, r7}
 8000d76:	46b9      	mov	r9, r7
 8000d78:	46b0      	mov	r8, r6
 8000d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	4051      	eors	r1, r2
 8000d80:	428c      	cmp	r4, r1
 8000d82:	d1ba      	bne.n	8000cfa <__aeabi_fsub+0x7e>
 8000d84:	464a      	mov	r2, r9
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	d010      	beq.n	8000dac <__aeabi_fsub+0x130>
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d100      	bne.n	8000d90 <__aeabi_fsub+0x114>
 8000d8e:	e098      	b.n	8000ec2 <__aeabi_fsub+0x246>
 8000d90:	2300      	movs	r3, #0
 8000d92:	e7bb      	b.n	8000d0c <__aeabi_fsub+0x90>
 8000d94:	2e00      	cmp	r6, #0
 8000d96:	d034      	beq.n	8000e02 <__aeabi_fsub+0x186>
 8000d98:	1e51      	subs	r1, r2, #1
 8000d9a:	2a01      	cmp	r2, #1
 8000d9c:	d06e      	beq.n	8000e7c <__aeabi_fsub+0x200>
 8000d9e:	2aff      	cmp	r2, #255	@ 0xff
 8000da0:	d0b4      	beq.n	8000d0c <__aeabi_fsub+0x90>
 8000da2:	000a      	movs	r2, r1
 8000da4:	e79c      	b.n	8000ce0 <__aeabi_fsub+0x64>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	d000      	beq.n	8000dac <__aeabi_fsub+0x130>
 8000daa:	e088      	b.n	8000ebe <__aeabi_fsub+0x242>
 8000dac:	20fe      	movs	r0, #254	@ 0xfe
 8000dae:	1c6a      	adds	r2, r5, #1
 8000db0:	4210      	tst	r0, r2
 8000db2:	d000      	beq.n	8000db6 <__aeabi_fsub+0x13a>
 8000db4:	e092      	b.n	8000edc <__aeabi_fsub+0x260>
 8000db6:	2d00      	cmp	r5, #0
 8000db8:	d000      	beq.n	8000dbc <__aeabi_fsub+0x140>
 8000dba:	e0a4      	b.n	8000f06 <__aeabi_fsub+0x28a>
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_fsub+0x146>
 8000dc0:	e0cb      	b.n	8000f5a <__aeabi_fsub+0x2de>
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d000      	beq.n	8000dc8 <__aeabi_fsub+0x14c>
 8000dc6:	e0ca      	b.n	8000f5e <__aeabi_fsub+0x2e2>
 8000dc8:	2200      	movs	r2, #0
 8000dca:	08db      	lsrs	r3, r3, #3
 8000dcc:	025b      	lsls	r3, r3, #9
 8000dce:	0a5b      	lsrs	r3, r3, #9
 8000dd0:	b2d0      	uxtb	r0, r2
 8000dd2:	e7cb      	b.n	8000d6c <__aeabi_fsub+0xf0>
 8000dd4:	0031      	movs	r1, r6
 8000dd6:	2020      	movs	r0, #32
 8000dd8:	40d1      	lsrs	r1, r2
 8000dda:	1a82      	subs	r2, r0, r2
 8000ddc:	4096      	lsls	r6, r2
 8000dde:	0032      	movs	r2, r6
 8000de0:	1e50      	subs	r0, r2, #1
 8000de2:	4182      	sbcs	r2, r0
 8000de4:	430a      	orrs	r2, r1
 8000de6:	189b      	adds	r3, r3, r2
 8000de8:	015a      	lsls	r2, r3, #5
 8000dea:	d5ae      	bpl.n	8000d4a <__aeabi_fsub+0xce>
 8000dec:	1c6a      	adds	r2, r5, #1
 8000dee:	2dfe      	cmp	r5, #254	@ 0xfe
 8000df0:	d14a      	bne.n	8000e88 <__aeabi_fsub+0x20c>
 8000df2:	20ff      	movs	r0, #255	@ 0xff
 8000df4:	2300      	movs	r3, #0
 8000df6:	e7b9      	b.n	8000d6c <__aeabi_fsub+0xf0>
 8000df8:	22ff      	movs	r2, #255	@ 0xff
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d14b      	bne.n	8000e96 <__aeabi_fsub+0x21a>
 8000dfe:	000c      	movs	r4, r1
 8000e00:	0033      	movs	r3, r6
 8000e02:	08db      	lsrs	r3, r3, #3
 8000e04:	2aff      	cmp	r2, #255	@ 0xff
 8000e06:	d100      	bne.n	8000e0a <__aeabi_fsub+0x18e>
 8000e08:	e781      	b.n	8000d0e <__aeabi_fsub+0x92>
 8000e0a:	e7df      	b.n	8000dcc <__aeabi_fsub+0x150>
 8000e0c:	019f      	lsls	r7, r3, #6
 8000e0e:	09bf      	lsrs	r7, r7, #6
 8000e10:	0038      	movs	r0, r7
 8000e12:	f001 f81b 	bl	8001e4c <__clzsi2>
 8000e16:	3805      	subs	r0, #5
 8000e18:	4087      	lsls	r7, r0
 8000e1a:	4285      	cmp	r5, r0
 8000e1c:	dc21      	bgt.n	8000e62 <__aeabi_fsub+0x1e6>
 8000e1e:	003b      	movs	r3, r7
 8000e20:	2120      	movs	r1, #32
 8000e22:	1b42      	subs	r2, r0, r5
 8000e24:	3201      	adds	r2, #1
 8000e26:	40d3      	lsrs	r3, r2
 8000e28:	1a8a      	subs	r2, r1, r2
 8000e2a:	4097      	lsls	r7, r2
 8000e2c:	1e7a      	subs	r2, r7, #1
 8000e2e:	4197      	sbcs	r7, r2
 8000e30:	2200      	movs	r2, #0
 8000e32:	433b      	orrs	r3, r7
 8000e34:	0759      	lsls	r1, r3, #29
 8000e36:	d000      	beq.n	8000e3a <__aeabi_fsub+0x1be>
 8000e38:	e78b      	b.n	8000d52 <__aeabi_fsub+0xd6>
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fsub+0xe0>
 8000e3c:	20fe      	movs	r0, #254	@ 0xfe
 8000e3e:	1c6a      	adds	r2, r5, #1
 8000e40:	4210      	tst	r0, r2
 8000e42:	d112      	bne.n	8000e6a <__aeabi_fsub+0x1ee>
 8000e44:	2d00      	cmp	r5, #0
 8000e46:	d152      	bne.n	8000eee <__aeabi_fsub+0x272>
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d07c      	beq.n	8000f46 <__aeabi_fsub+0x2ca>
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0bb      	beq.n	8000dc8 <__aeabi_fsub+0x14c>
 8000e50:	1b9a      	subs	r2, r3, r6
 8000e52:	0150      	lsls	r0, r2, #5
 8000e54:	d400      	bmi.n	8000e58 <__aeabi_fsub+0x1dc>
 8000e56:	e08b      	b.n	8000f70 <__aeabi_fsub+0x2f4>
 8000e58:	2401      	movs	r4, #1
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	1af3      	subs	r3, r6, r3
 8000e5e:	400c      	ands	r4, r1
 8000e60:	e7e8      	b.n	8000e34 <__aeabi_fsub+0x1b8>
 8000e62:	4b56      	ldr	r3, [pc, #344]	@ (8000fbc <__aeabi_fsub+0x340>)
 8000e64:	1a2a      	subs	r2, r5, r0
 8000e66:	403b      	ands	r3, r7
 8000e68:	e7e4      	b.n	8000e34 <__aeabi_fsub+0x1b8>
 8000e6a:	1b9f      	subs	r7, r3, r6
 8000e6c:	017a      	lsls	r2, r7, #5
 8000e6e:	d446      	bmi.n	8000efe <__aeabi_fsub+0x282>
 8000e70:	2f00      	cmp	r7, #0
 8000e72:	d1cd      	bne.n	8000e10 <__aeabi_fsub+0x194>
 8000e74:	2400      	movs	r4, #0
 8000e76:	2000      	movs	r0, #0
 8000e78:	2300      	movs	r3, #0
 8000e7a:	e777      	b.n	8000d6c <__aeabi_fsub+0xf0>
 8000e7c:	199b      	adds	r3, r3, r6
 8000e7e:	2501      	movs	r5, #1
 8000e80:	3201      	adds	r2, #1
 8000e82:	0159      	lsls	r1, r3, #5
 8000e84:	d400      	bmi.n	8000e88 <__aeabi_fsub+0x20c>
 8000e86:	e760      	b.n	8000d4a <__aeabi_fsub+0xce>
 8000e88:	2101      	movs	r1, #1
 8000e8a:	484d      	ldr	r0, [pc, #308]	@ (8000fc0 <__aeabi_fsub+0x344>)
 8000e8c:	4019      	ands	r1, r3
 8000e8e:	085b      	lsrs	r3, r3, #1
 8000e90:	4003      	ands	r3, r0
 8000e92:	430b      	orrs	r3, r1
 8000e94:	e7ce      	b.n	8000e34 <__aeabi_fsub+0x1b8>
 8000e96:	1e57      	subs	r7, r2, #1
 8000e98:	2a01      	cmp	r2, #1
 8000e9a:	d05a      	beq.n	8000f52 <__aeabi_fsub+0x2d6>
 8000e9c:	000c      	movs	r4, r1
 8000e9e:	2aff      	cmp	r2, #255	@ 0xff
 8000ea0:	d033      	beq.n	8000f0a <__aeabi_fsub+0x28e>
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	2f1b      	cmp	r7, #27
 8000ea6:	dc07      	bgt.n	8000eb8 <__aeabi_fsub+0x23c>
 8000ea8:	2120      	movs	r1, #32
 8000eaa:	1bc9      	subs	r1, r1, r7
 8000eac:	001a      	movs	r2, r3
 8000eae:	408b      	lsls	r3, r1
 8000eb0:	40fa      	lsrs	r2, r7
 8000eb2:	1e59      	subs	r1, r3, #1
 8000eb4:	418b      	sbcs	r3, r1
 8000eb6:	431a      	orrs	r2, r3
 8000eb8:	0005      	movs	r5, r0
 8000eba:	1ab3      	subs	r3, r6, r2
 8000ebc:	e743      	b.n	8000d46 <__aeabi_fsub+0xca>
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d123      	bne.n	8000f0a <__aeabi_fsub+0x28e>
 8000ec2:	22ff      	movs	r2, #255	@ 0xff
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d09b      	beq.n	8000e00 <__aeabi_fsub+0x184>
 8000ec8:	1e51      	subs	r1, r2, #1
 8000eca:	2a01      	cmp	r2, #1
 8000ecc:	d0d6      	beq.n	8000e7c <__aeabi_fsub+0x200>
 8000ece:	2aff      	cmp	r2, #255	@ 0xff
 8000ed0:	d01b      	beq.n	8000f0a <__aeabi_fsub+0x28e>
 8000ed2:	291b      	cmp	r1, #27
 8000ed4:	dd2c      	ble.n	8000f30 <__aeabi_fsub+0x2b4>
 8000ed6:	0002      	movs	r2, r0
 8000ed8:	1c73      	adds	r3, r6, #1
 8000eda:	e73a      	b.n	8000d52 <__aeabi_fsub+0xd6>
 8000edc:	2aff      	cmp	r2, #255	@ 0xff
 8000ede:	d088      	beq.n	8000df2 <__aeabi_fsub+0x176>
 8000ee0:	199b      	adds	r3, r3, r6
 8000ee2:	085b      	lsrs	r3, r3, #1
 8000ee4:	0759      	lsls	r1, r3, #29
 8000ee6:	d000      	beq.n	8000eea <__aeabi_fsub+0x26e>
 8000ee8:	e733      	b.n	8000d52 <__aeabi_fsub+0xd6>
 8000eea:	08db      	lsrs	r3, r3, #3
 8000eec:	e76e      	b.n	8000dcc <__aeabi_fsub+0x150>
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d110      	bne.n	8000f14 <__aeabi_fsub+0x298>
 8000ef2:	2e00      	cmp	r6, #0
 8000ef4:	d043      	beq.n	8000f7e <__aeabi_fsub+0x302>
 8000ef6:	2401      	movs	r4, #1
 8000ef8:	0033      	movs	r3, r6
 8000efa:	400c      	ands	r4, r1
 8000efc:	e706      	b.n	8000d0c <__aeabi_fsub+0x90>
 8000efe:	2401      	movs	r4, #1
 8000f00:	1af7      	subs	r7, r6, r3
 8000f02:	400c      	ands	r4, r1
 8000f04:	e784      	b.n	8000e10 <__aeabi_fsub+0x194>
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d104      	bne.n	8000f14 <__aeabi_fsub+0x298>
 8000f0a:	0033      	movs	r3, r6
 8000f0c:	e6fe      	b.n	8000d0c <__aeabi_fsub+0x90>
 8000f0e:	2501      	movs	r5, #1
 8000f10:	1b9b      	subs	r3, r3, r6
 8000f12:	e718      	b.n	8000d46 <__aeabi_fsub+0xca>
 8000f14:	2e00      	cmp	r6, #0
 8000f16:	d100      	bne.n	8000f1a <__aeabi_fsub+0x29e>
 8000f18:	e6f8      	b.n	8000d0c <__aeabi_fsub+0x90>
 8000f1a:	2280      	movs	r2, #128	@ 0x80
 8000f1c:	03d2      	lsls	r2, r2, #15
 8000f1e:	4297      	cmp	r7, r2
 8000f20:	d304      	bcc.n	8000f2c <__aeabi_fsub+0x2b0>
 8000f22:	4594      	cmp	ip, r2
 8000f24:	d202      	bcs.n	8000f2c <__aeabi_fsub+0x2b0>
 8000f26:	2401      	movs	r4, #1
 8000f28:	0033      	movs	r3, r6
 8000f2a:	400c      	ands	r4, r1
 8000f2c:	08db      	lsrs	r3, r3, #3
 8000f2e:	e6f1      	b.n	8000d14 <__aeabi_fsub+0x98>
 8000f30:	001a      	movs	r2, r3
 8000f32:	2520      	movs	r5, #32
 8000f34:	40ca      	lsrs	r2, r1
 8000f36:	1a69      	subs	r1, r5, r1
 8000f38:	408b      	lsls	r3, r1
 8000f3a:	1e59      	subs	r1, r3, #1
 8000f3c:	418b      	sbcs	r3, r1
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	0005      	movs	r5, r0
 8000f42:	199b      	adds	r3, r3, r6
 8000f44:	e750      	b.n	8000de8 <__aeabi_fsub+0x16c>
 8000f46:	2e00      	cmp	r6, #0
 8000f48:	d094      	beq.n	8000e74 <__aeabi_fsub+0x1f8>
 8000f4a:	2401      	movs	r4, #1
 8000f4c:	0033      	movs	r3, r6
 8000f4e:	400c      	ands	r4, r1
 8000f50:	e73a      	b.n	8000dc8 <__aeabi_fsub+0x14c>
 8000f52:	000c      	movs	r4, r1
 8000f54:	2501      	movs	r5, #1
 8000f56:	1af3      	subs	r3, r6, r3
 8000f58:	e6f5      	b.n	8000d46 <__aeabi_fsub+0xca>
 8000f5a:	0033      	movs	r3, r6
 8000f5c:	e734      	b.n	8000dc8 <__aeabi_fsub+0x14c>
 8000f5e:	199b      	adds	r3, r3, r6
 8000f60:	2200      	movs	r2, #0
 8000f62:	0159      	lsls	r1, r3, #5
 8000f64:	d5c1      	bpl.n	8000eea <__aeabi_fsub+0x26e>
 8000f66:	4a15      	ldr	r2, [pc, #84]	@ (8000fbc <__aeabi_fsub+0x340>)
 8000f68:	4013      	ands	r3, r2
 8000f6a:	08db      	lsrs	r3, r3, #3
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	e72d      	b.n	8000dcc <__aeabi_fsub+0x150>
 8000f70:	2a00      	cmp	r2, #0
 8000f72:	d100      	bne.n	8000f76 <__aeabi_fsub+0x2fa>
 8000f74:	e77e      	b.n	8000e74 <__aeabi_fsub+0x1f8>
 8000f76:	0013      	movs	r3, r2
 8000f78:	2200      	movs	r2, #0
 8000f7a:	08db      	lsrs	r3, r3, #3
 8000f7c:	e726      	b.n	8000dcc <__aeabi_fsub+0x150>
 8000f7e:	2380      	movs	r3, #128	@ 0x80
 8000f80:	2400      	movs	r4, #0
 8000f82:	20ff      	movs	r0, #255	@ 0xff
 8000f84:	03db      	lsls	r3, r3, #15
 8000f86:	e6f1      	b.n	8000d6c <__aeabi_fsub+0xf0>
 8000f88:	2a00      	cmp	r2, #0
 8000f8a:	d100      	bne.n	8000f8e <__aeabi_fsub+0x312>
 8000f8c:	e756      	b.n	8000e3c <__aeabi_fsub+0x1c0>
 8000f8e:	1b47      	subs	r7, r0, r5
 8000f90:	003a      	movs	r2, r7
 8000f92:	2d00      	cmp	r5, #0
 8000f94:	d100      	bne.n	8000f98 <__aeabi_fsub+0x31c>
 8000f96:	e730      	b.n	8000dfa <__aeabi_fsub+0x17e>
 8000f98:	2280      	movs	r2, #128	@ 0x80
 8000f9a:	04d2      	lsls	r2, r2, #19
 8000f9c:	000c      	movs	r4, r1
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	e77f      	b.n	8000ea2 <__aeabi_fsub+0x226>
 8000fa2:	2a00      	cmp	r2, #0
 8000fa4:	d100      	bne.n	8000fa8 <__aeabi_fsub+0x32c>
 8000fa6:	e701      	b.n	8000dac <__aeabi_fsub+0x130>
 8000fa8:	1b41      	subs	r1, r0, r5
 8000faa:	2d00      	cmp	r5, #0
 8000fac:	d101      	bne.n	8000fb2 <__aeabi_fsub+0x336>
 8000fae:	000a      	movs	r2, r1
 8000fb0:	e788      	b.n	8000ec4 <__aeabi_fsub+0x248>
 8000fb2:	2280      	movs	r2, #128	@ 0x80
 8000fb4:	04d2      	lsls	r2, r2, #19
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	e78b      	b.n	8000ed2 <__aeabi_fsub+0x256>
 8000fba:	46c0      	nop			@ (mov r8, r8)
 8000fbc:	fbffffff 	.word	0xfbffffff
 8000fc0:	7dffffff 	.word	0x7dffffff

08000fc4 <__aeabi_ui2f>:
 8000fc4:	b570      	push	{r4, r5, r6, lr}
 8000fc6:	1e04      	subs	r4, r0, #0
 8000fc8:	d00e      	beq.n	8000fe8 <__aeabi_ui2f+0x24>
 8000fca:	f000 ff3f 	bl	8001e4c <__clzsi2>
 8000fce:	239e      	movs	r3, #158	@ 0x9e
 8000fd0:	0001      	movs	r1, r0
 8000fd2:	1a1b      	subs	r3, r3, r0
 8000fd4:	2b96      	cmp	r3, #150	@ 0x96
 8000fd6:	dc0c      	bgt.n	8000ff2 <__aeabi_ui2f+0x2e>
 8000fd8:	2808      	cmp	r0, #8
 8000fda:	d02f      	beq.n	800103c <__aeabi_ui2f+0x78>
 8000fdc:	3908      	subs	r1, #8
 8000fde:	408c      	lsls	r4, r1
 8000fe0:	0264      	lsls	r4, r4, #9
 8000fe2:	0a64      	lsrs	r4, r4, #9
 8000fe4:	b2d8      	uxtb	r0, r3
 8000fe6:	e001      	b.n	8000fec <__aeabi_ui2f+0x28>
 8000fe8:	2000      	movs	r0, #0
 8000fea:	2400      	movs	r4, #0
 8000fec:	05c0      	lsls	r0, r0, #23
 8000fee:	4320      	orrs	r0, r4
 8000ff0:	bd70      	pop	{r4, r5, r6, pc}
 8000ff2:	2b99      	cmp	r3, #153	@ 0x99
 8000ff4:	dc16      	bgt.n	8001024 <__aeabi_ui2f+0x60>
 8000ff6:	1f42      	subs	r2, r0, #5
 8000ff8:	2805      	cmp	r0, #5
 8000ffa:	d000      	beq.n	8000ffe <__aeabi_ui2f+0x3a>
 8000ffc:	4094      	lsls	r4, r2
 8000ffe:	0022      	movs	r2, r4
 8001000:	4810      	ldr	r0, [pc, #64]	@ (8001044 <__aeabi_ui2f+0x80>)
 8001002:	4002      	ands	r2, r0
 8001004:	0765      	lsls	r5, r4, #29
 8001006:	d009      	beq.n	800101c <__aeabi_ui2f+0x58>
 8001008:	250f      	movs	r5, #15
 800100a:	402c      	ands	r4, r5
 800100c:	2c04      	cmp	r4, #4
 800100e:	d005      	beq.n	800101c <__aeabi_ui2f+0x58>
 8001010:	3204      	adds	r2, #4
 8001012:	0154      	lsls	r4, r2, #5
 8001014:	d502      	bpl.n	800101c <__aeabi_ui2f+0x58>
 8001016:	239f      	movs	r3, #159	@ 0x9f
 8001018:	4002      	ands	r2, r0
 800101a:	1a5b      	subs	r3, r3, r1
 800101c:	0192      	lsls	r2, r2, #6
 800101e:	0a54      	lsrs	r4, r2, #9
 8001020:	b2d8      	uxtb	r0, r3
 8001022:	e7e3      	b.n	8000fec <__aeabi_ui2f+0x28>
 8001024:	0002      	movs	r2, r0
 8001026:	0020      	movs	r0, r4
 8001028:	321b      	adds	r2, #27
 800102a:	4090      	lsls	r0, r2
 800102c:	0002      	movs	r2, r0
 800102e:	1e50      	subs	r0, r2, #1
 8001030:	4182      	sbcs	r2, r0
 8001032:	2005      	movs	r0, #5
 8001034:	1a40      	subs	r0, r0, r1
 8001036:	40c4      	lsrs	r4, r0
 8001038:	4314      	orrs	r4, r2
 800103a:	e7e0      	b.n	8000ffe <__aeabi_ui2f+0x3a>
 800103c:	0264      	lsls	r4, r4, #9
 800103e:	2096      	movs	r0, #150	@ 0x96
 8001040:	0a64      	lsrs	r4, r4, #9
 8001042:	e7d3      	b.n	8000fec <__aeabi_ui2f+0x28>
 8001044:	fbffffff 	.word	0xfbffffff

08001048 <__aeabi_dadd>:
 8001048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800104a:	4657      	mov	r7, sl
 800104c:	464e      	mov	r6, r9
 800104e:	4645      	mov	r5, r8
 8001050:	46de      	mov	lr, fp
 8001052:	b5e0      	push	{r5, r6, r7, lr}
 8001054:	b083      	sub	sp, #12
 8001056:	9000      	str	r0, [sp, #0]
 8001058:	9101      	str	r1, [sp, #4]
 800105a:	030c      	lsls	r4, r1, #12
 800105c:	004f      	lsls	r7, r1, #1
 800105e:	0fce      	lsrs	r6, r1, #31
 8001060:	0a61      	lsrs	r1, r4, #9
 8001062:	9c00      	ldr	r4, [sp, #0]
 8001064:	031d      	lsls	r5, r3, #12
 8001066:	0f64      	lsrs	r4, r4, #29
 8001068:	430c      	orrs	r4, r1
 800106a:	9900      	ldr	r1, [sp, #0]
 800106c:	9200      	str	r2, [sp, #0]
 800106e:	9301      	str	r3, [sp, #4]
 8001070:	00c8      	lsls	r0, r1, #3
 8001072:	0059      	lsls	r1, r3, #1
 8001074:	0d4b      	lsrs	r3, r1, #21
 8001076:	4699      	mov	r9, r3
 8001078:	9a00      	ldr	r2, [sp, #0]
 800107a:	9b01      	ldr	r3, [sp, #4]
 800107c:	0a6d      	lsrs	r5, r5, #9
 800107e:	0fd9      	lsrs	r1, r3, #31
 8001080:	0f53      	lsrs	r3, r2, #29
 8001082:	432b      	orrs	r3, r5
 8001084:	469a      	mov	sl, r3
 8001086:	9b00      	ldr	r3, [sp, #0]
 8001088:	0d7f      	lsrs	r7, r7, #21
 800108a:	00da      	lsls	r2, r3, #3
 800108c:	4694      	mov	ip, r2
 800108e:	464a      	mov	r2, r9
 8001090:	46b0      	mov	r8, r6
 8001092:	1aba      	subs	r2, r7, r2
 8001094:	428e      	cmp	r6, r1
 8001096:	d100      	bne.n	800109a <__aeabi_dadd+0x52>
 8001098:	e0b0      	b.n	80011fc <__aeabi_dadd+0x1b4>
 800109a:	2a00      	cmp	r2, #0
 800109c:	dc00      	bgt.n	80010a0 <__aeabi_dadd+0x58>
 800109e:	e078      	b.n	8001192 <__aeabi_dadd+0x14a>
 80010a0:	4649      	mov	r1, r9
 80010a2:	2900      	cmp	r1, #0
 80010a4:	d100      	bne.n	80010a8 <__aeabi_dadd+0x60>
 80010a6:	e0e9      	b.n	800127c <__aeabi_dadd+0x234>
 80010a8:	49c9      	ldr	r1, [pc, #804]	@ (80013d0 <__aeabi_dadd+0x388>)
 80010aa:	428f      	cmp	r7, r1
 80010ac:	d100      	bne.n	80010b0 <__aeabi_dadd+0x68>
 80010ae:	e195      	b.n	80013dc <__aeabi_dadd+0x394>
 80010b0:	2501      	movs	r5, #1
 80010b2:	2a38      	cmp	r2, #56	@ 0x38
 80010b4:	dc16      	bgt.n	80010e4 <__aeabi_dadd+0x9c>
 80010b6:	2180      	movs	r1, #128	@ 0x80
 80010b8:	4653      	mov	r3, sl
 80010ba:	0409      	lsls	r1, r1, #16
 80010bc:	430b      	orrs	r3, r1
 80010be:	469a      	mov	sl, r3
 80010c0:	2a1f      	cmp	r2, #31
 80010c2:	dd00      	ble.n	80010c6 <__aeabi_dadd+0x7e>
 80010c4:	e1e7      	b.n	8001496 <__aeabi_dadd+0x44e>
 80010c6:	2120      	movs	r1, #32
 80010c8:	4655      	mov	r5, sl
 80010ca:	1a8b      	subs	r3, r1, r2
 80010cc:	4661      	mov	r1, ip
 80010ce:	409d      	lsls	r5, r3
 80010d0:	40d1      	lsrs	r1, r2
 80010d2:	430d      	orrs	r5, r1
 80010d4:	4661      	mov	r1, ip
 80010d6:	4099      	lsls	r1, r3
 80010d8:	1e4b      	subs	r3, r1, #1
 80010da:	4199      	sbcs	r1, r3
 80010dc:	4653      	mov	r3, sl
 80010de:	40d3      	lsrs	r3, r2
 80010e0:	430d      	orrs	r5, r1
 80010e2:	1ae4      	subs	r4, r4, r3
 80010e4:	1b45      	subs	r5, r0, r5
 80010e6:	42a8      	cmp	r0, r5
 80010e8:	4180      	sbcs	r0, r0
 80010ea:	4240      	negs	r0, r0
 80010ec:	1a24      	subs	r4, r4, r0
 80010ee:	0223      	lsls	r3, r4, #8
 80010f0:	d400      	bmi.n	80010f4 <__aeabi_dadd+0xac>
 80010f2:	e10f      	b.n	8001314 <__aeabi_dadd+0x2cc>
 80010f4:	0264      	lsls	r4, r4, #9
 80010f6:	0a64      	lsrs	r4, r4, #9
 80010f8:	2c00      	cmp	r4, #0
 80010fa:	d100      	bne.n	80010fe <__aeabi_dadd+0xb6>
 80010fc:	e139      	b.n	8001372 <__aeabi_dadd+0x32a>
 80010fe:	0020      	movs	r0, r4
 8001100:	f000 fea4 	bl	8001e4c <__clzsi2>
 8001104:	0003      	movs	r3, r0
 8001106:	3b08      	subs	r3, #8
 8001108:	2120      	movs	r1, #32
 800110a:	0028      	movs	r0, r5
 800110c:	1aca      	subs	r2, r1, r3
 800110e:	40d0      	lsrs	r0, r2
 8001110:	409c      	lsls	r4, r3
 8001112:	0002      	movs	r2, r0
 8001114:	409d      	lsls	r5, r3
 8001116:	4322      	orrs	r2, r4
 8001118:	429f      	cmp	r7, r3
 800111a:	dd00      	ble.n	800111e <__aeabi_dadd+0xd6>
 800111c:	e173      	b.n	8001406 <__aeabi_dadd+0x3be>
 800111e:	1bd8      	subs	r0, r3, r7
 8001120:	3001      	adds	r0, #1
 8001122:	1a09      	subs	r1, r1, r0
 8001124:	002c      	movs	r4, r5
 8001126:	408d      	lsls	r5, r1
 8001128:	40c4      	lsrs	r4, r0
 800112a:	1e6b      	subs	r3, r5, #1
 800112c:	419d      	sbcs	r5, r3
 800112e:	0013      	movs	r3, r2
 8001130:	40c2      	lsrs	r2, r0
 8001132:	408b      	lsls	r3, r1
 8001134:	4325      	orrs	r5, r4
 8001136:	2700      	movs	r7, #0
 8001138:	0014      	movs	r4, r2
 800113a:	431d      	orrs	r5, r3
 800113c:	076b      	lsls	r3, r5, #29
 800113e:	d009      	beq.n	8001154 <__aeabi_dadd+0x10c>
 8001140:	230f      	movs	r3, #15
 8001142:	402b      	ands	r3, r5
 8001144:	2b04      	cmp	r3, #4
 8001146:	d005      	beq.n	8001154 <__aeabi_dadd+0x10c>
 8001148:	1d2b      	adds	r3, r5, #4
 800114a:	42ab      	cmp	r3, r5
 800114c:	41ad      	sbcs	r5, r5
 800114e:	426d      	negs	r5, r5
 8001150:	1964      	adds	r4, r4, r5
 8001152:	001d      	movs	r5, r3
 8001154:	0223      	lsls	r3, r4, #8
 8001156:	d400      	bmi.n	800115a <__aeabi_dadd+0x112>
 8001158:	e12d      	b.n	80013b6 <__aeabi_dadd+0x36e>
 800115a:	4a9d      	ldr	r2, [pc, #628]	@ (80013d0 <__aeabi_dadd+0x388>)
 800115c:	3701      	adds	r7, #1
 800115e:	4297      	cmp	r7, r2
 8001160:	d100      	bne.n	8001164 <__aeabi_dadd+0x11c>
 8001162:	e0d3      	b.n	800130c <__aeabi_dadd+0x2c4>
 8001164:	4646      	mov	r6, r8
 8001166:	499b      	ldr	r1, [pc, #620]	@ (80013d4 <__aeabi_dadd+0x38c>)
 8001168:	08ed      	lsrs	r5, r5, #3
 800116a:	4021      	ands	r1, r4
 800116c:	074a      	lsls	r2, r1, #29
 800116e:	432a      	orrs	r2, r5
 8001170:	057c      	lsls	r4, r7, #21
 8001172:	024d      	lsls	r5, r1, #9
 8001174:	0b2d      	lsrs	r5, r5, #12
 8001176:	0d64      	lsrs	r4, r4, #21
 8001178:	0524      	lsls	r4, r4, #20
 800117a:	432c      	orrs	r4, r5
 800117c:	07f6      	lsls	r6, r6, #31
 800117e:	4334      	orrs	r4, r6
 8001180:	0010      	movs	r0, r2
 8001182:	0021      	movs	r1, r4
 8001184:	b003      	add	sp, #12
 8001186:	bcf0      	pop	{r4, r5, r6, r7}
 8001188:	46bb      	mov	fp, r7
 800118a:	46b2      	mov	sl, r6
 800118c:	46a9      	mov	r9, r5
 800118e:	46a0      	mov	r8, r4
 8001190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001192:	2a00      	cmp	r2, #0
 8001194:	d100      	bne.n	8001198 <__aeabi_dadd+0x150>
 8001196:	e084      	b.n	80012a2 <__aeabi_dadd+0x25a>
 8001198:	464a      	mov	r2, r9
 800119a:	1bd2      	subs	r2, r2, r7
 800119c:	2f00      	cmp	r7, #0
 800119e:	d000      	beq.n	80011a2 <__aeabi_dadd+0x15a>
 80011a0:	e16d      	b.n	800147e <__aeabi_dadd+0x436>
 80011a2:	0025      	movs	r5, r4
 80011a4:	4305      	orrs	r5, r0
 80011a6:	d100      	bne.n	80011aa <__aeabi_dadd+0x162>
 80011a8:	e127      	b.n	80013fa <__aeabi_dadd+0x3b2>
 80011aa:	1e56      	subs	r6, r2, #1
 80011ac:	2a01      	cmp	r2, #1
 80011ae:	d100      	bne.n	80011b2 <__aeabi_dadd+0x16a>
 80011b0:	e23b      	b.n	800162a <__aeabi_dadd+0x5e2>
 80011b2:	4d87      	ldr	r5, [pc, #540]	@ (80013d0 <__aeabi_dadd+0x388>)
 80011b4:	42aa      	cmp	r2, r5
 80011b6:	d100      	bne.n	80011ba <__aeabi_dadd+0x172>
 80011b8:	e26a      	b.n	8001690 <__aeabi_dadd+0x648>
 80011ba:	2501      	movs	r5, #1
 80011bc:	2e38      	cmp	r6, #56	@ 0x38
 80011be:	dc12      	bgt.n	80011e6 <__aeabi_dadd+0x19e>
 80011c0:	0032      	movs	r2, r6
 80011c2:	2a1f      	cmp	r2, #31
 80011c4:	dd00      	ble.n	80011c8 <__aeabi_dadd+0x180>
 80011c6:	e1f8      	b.n	80015ba <__aeabi_dadd+0x572>
 80011c8:	2620      	movs	r6, #32
 80011ca:	0025      	movs	r5, r4
 80011cc:	1ab6      	subs	r6, r6, r2
 80011ce:	0007      	movs	r7, r0
 80011d0:	4653      	mov	r3, sl
 80011d2:	40b0      	lsls	r0, r6
 80011d4:	40d4      	lsrs	r4, r2
 80011d6:	40b5      	lsls	r5, r6
 80011d8:	40d7      	lsrs	r7, r2
 80011da:	1e46      	subs	r6, r0, #1
 80011dc:	41b0      	sbcs	r0, r6
 80011de:	1b1b      	subs	r3, r3, r4
 80011e0:	469a      	mov	sl, r3
 80011e2:	433d      	orrs	r5, r7
 80011e4:	4305      	orrs	r5, r0
 80011e6:	4662      	mov	r2, ip
 80011e8:	1b55      	subs	r5, r2, r5
 80011ea:	45ac      	cmp	ip, r5
 80011ec:	4192      	sbcs	r2, r2
 80011ee:	4653      	mov	r3, sl
 80011f0:	4252      	negs	r2, r2
 80011f2:	000e      	movs	r6, r1
 80011f4:	464f      	mov	r7, r9
 80011f6:	4688      	mov	r8, r1
 80011f8:	1a9c      	subs	r4, r3, r2
 80011fa:	e778      	b.n	80010ee <__aeabi_dadd+0xa6>
 80011fc:	2a00      	cmp	r2, #0
 80011fe:	dc00      	bgt.n	8001202 <__aeabi_dadd+0x1ba>
 8001200:	e08e      	b.n	8001320 <__aeabi_dadd+0x2d8>
 8001202:	4649      	mov	r1, r9
 8001204:	2900      	cmp	r1, #0
 8001206:	d175      	bne.n	80012f4 <__aeabi_dadd+0x2ac>
 8001208:	4661      	mov	r1, ip
 800120a:	4653      	mov	r3, sl
 800120c:	4319      	orrs	r1, r3
 800120e:	d100      	bne.n	8001212 <__aeabi_dadd+0x1ca>
 8001210:	e0f6      	b.n	8001400 <__aeabi_dadd+0x3b8>
 8001212:	1e51      	subs	r1, r2, #1
 8001214:	2a01      	cmp	r2, #1
 8001216:	d100      	bne.n	800121a <__aeabi_dadd+0x1d2>
 8001218:	e191      	b.n	800153e <__aeabi_dadd+0x4f6>
 800121a:	4d6d      	ldr	r5, [pc, #436]	@ (80013d0 <__aeabi_dadd+0x388>)
 800121c:	42aa      	cmp	r2, r5
 800121e:	d100      	bne.n	8001222 <__aeabi_dadd+0x1da>
 8001220:	e0dc      	b.n	80013dc <__aeabi_dadd+0x394>
 8001222:	2501      	movs	r5, #1
 8001224:	2938      	cmp	r1, #56	@ 0x38
 8001226:	dc14      	bgt.n	8001252 <__aeabi_dadd+0x20a>
 8001228:	000a      	movs	r2, r1
 800122a:	2a1f      	cmp	r2, #31
 800122c:	dd00      	ble.n	8001230 <__aeabi_dadd+0x1e8>
 800122e:	e1a2      	b.n	8001576 <__aeabi_dadd+0x52e>
 8001230:	2120      	movs	r1, #32
 8001232:	4653      	mov	r3, sl
 8001234:	1a89      	subs	r1, r1, r2
 8001236:	408b      	lsls	r3, r1
 8001238:	001d      	movs	r5, r3
 800123a:	4663      	mov	r3, ip
 800123c:	40d3      	lsrs	r3, r2
 800123e:	431d      	orrs	r5, r3
 8001240:	4663      	mov	r3, ip
 8001242:	408b      	lsls	r3, r1
 8001244:	0019      	movs	r1, r3
 8001246:	1e4b      	subs	r3, r1, #1
 8001248:	4199      	sbcs	r1, r3
 800124a:	4653      	mov	r3, sl
 800124c:	40d3      	lsrs	r3, r2
 800124e:	430d      	orrs	r5, r1
 8001250:	18e4      	adds	r4, r4, r3
 8001252:	182d      	adds	r5, r5, r0
 8001254:	4285      	cmp	r5, r0
 8001256:	4180      	sbcs	r0, r0
 8001258:	4240      	negs	r0, r0
 800125a:	1824      	adds	r4, r4, r0
 800125c:	0223      	lsls	r3, r4, #8
 800125e:	d559      	bpl.n	8001314 <__aeabi_dadd+0x2cc>
 8001260:	4b5b      	ldr	r3, [pc, #364]	@ (80013d0 <__aeabi_dadd+0x388>)
 8001262:	3701      	adds	r7, #1
 8001264:	429f      	cmp	r7, r3
 8001266:	d051      	beq.n	800130c <__aeabi_dadd+0x2c4>
 8001268:	2101      	movs	r1, #1
 800126a:	4b5a      	ldr	r3, [pc, #360]	@ (80013d4 <__aeabi_dadd+0x38c>)
 800126c:	086a      	lsrs	r2, r5, #1
 800126e:	401c      	ands	r4, r3
 8001270:	4029      	ands	r1, r5
 8001272:	430a      	orrs	r2, r1
 8001274:	07e5      	lsls	r5, r4, #31
 8001276:	4315      	orrs	r5, r2
 8001278:	0864      	lsrs	r4, r4, #1
 800127a:	e75f      	b.n	800113c <__aeabi_dadd+0xf4>
 800127c:	4661      	mov	r1, ip
 800127e:	4653      	mov	r3, sl
 8001280:	4319      	orrs	r1, r3
 8001282:	d100      	bne.n	8001286 <__aeabi_dadd+0x23e>
 8001284:	e0bc      	b.n	8001400 <__aeabi_dadd+0x3b8>
 8001286:	1e51      	subs	r1, r2, #1
 8001288:	2a01      	cmp	r2, #1
 800128a:	d100      	bne.n	800128e <__aeabi_dadd+0x246>
 800128c:	e164      	b.n	8001558 <__aeabi_dadd+0x510>
 800128e:	4d50      	ldr	r5, [pc, #320]	@ (80013d0 <__aeabi_dadd+0x388>)
 8001290:	42aa      	cmp	r2, r5
 8001292:	d100      	bne.n	8001296 <__aeabi_dadd+0x24e>
 8001294:	e16a      	b.n	800156c <__aeabi_dadd+0x524>
 8001296:	2501      	movs	r5, #1
 8001298:	2938      	cmp	r1, #56	@ 0x38
 800129a:	dd00      	ble.n	800129e <__aeabi_dadd+0x256>
 800129c:	e722      	b.n	80010e4 <__aeabi_dadd+0x9c>
 800129e:	000a      	movs	r2, r1
 80012a0:	e70e      	b.n	80010c0 <__aeabi_dadd+0x78>
 80012a2:	4a4d      	ldr	r2, [pc, #308]	@ (80013d8 <__aeabi_dadd+0x390>)
 80012a4:	1c7d      	adds	r5, r7, #1
 80012a6:	4215      	tst	r5, r2
 80012a8:	d000      	beq.n	80012ac <__aeabi_dadd+0x264>
 80012aa:	e0d0      	b.n	800144e <__aeabi_dadd+0x406>
 80012ac:	0025      	movs	r5, r4
 80012ae:	4662      	mov	r2, ip
 80012b0:	4653      	mov	r3, sl
 80012b2:	4305      	orrs	r5, r0
 80012b4:	431a      	orrs	r2, r3
 80012b6:	2f00      	cmp	r7, #0
 80012b8:	d000      	beq.n	80012bc <__aeabi_dadd+0x274>
 80012ba:	e137      	b.n	800152c <__aeabi_dadd+0x4e4>
 80012bc:	2d00      	cmp	r5, #0
 80012be:	d100      	bne.n	80012c2 <__aeabi_dadd+0x27a>
 80012c0:	e1a8      	b.n	8001614 <__aeabi_dadd+0x5cc>
 80012c2:	2a00      	cmp	r2, #0
 80012c4:	d100      	bne.n	80012c8 <__aeabi_dadd+0x280>
 80012c6:	e16a      	b.n	800159e <__aeabi_dadd+0x556>
 80012c8:	4663      	mov	r3, ip
 80012ca:	1ac5      	subs	r5, r0, r3
 80012cc:	4653      	mov	r3, sl
 80012ce:	1ae2      	subs	r2, r4, r3
 80012d0:	42a8      	cmp	r0, r5
 80012d2:	419b      	sbcs	r3, r3
 80012d4:	425b      	negs	r3, r3
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	021a      	lsls	r2, r3, #8
 80012da:	d400      	bmi.n	80012de <__aeabi_dadd+0x296>
 80012dc:	e203      	b.n	80016e6 <__aeabi_dadd+0x69e>
 80012de:	4663      	mov	r3, ip
 80012e0:	1a1d      	subs	r5, r3, r0
 80012e2:	45ac      	cmp	ip, r5
 80012e4:	4192      	sbcs	r2, r2
 80012e6:	4653      	mov	r3, sl
 80012e8:	4252      	negs	r2, r2
 80012ea:	1b1c      	subs	r4, r3, r4
 80012ec:	000e      	movs	r6, r1
 80012ee:	4688      	mov	r8, r1
 80012f0:	1aa4      	subs	r4, r4, r2
 80012f2:	e723      	b.n	800113c <__aeabi_dadd+0xf4>
 80012f4:	4936      	ldr	r1, [pc, #216]	@ (80013d0 <__aeabi_dadd+0x388>)
 80012f6:	428f      	cmp	r7, r1
 80012f8:	d070      	beq.n	80013dc <__aeabi_dadd+0x394>
 80012fa:	2501      	movs	r5, #1
 80012fc:	2a38      	cmp	r2, #56	@ 0x38
 80012fe:	dca8      	bgt.n	8001252 <__aeabi_dadd+0x20a>
 8001300:	2180      	movs	r1, #128	@ 0x80
 8001302:	4653      	mov	r3, sl
 8001304:	0409      	lsls	r1, r1, #16
 8001306:	430b      	orrs	r3, r1
 8001308:	469a      	mov	sl, r3
 800130a:	e78e      	b.n	800122a <__aeabi_dadd+0x1e2>
 800130c:	003c      	movs	r4, r7
 800130e:	2500      	movs	r5, #0
 8001310:	2200      	movs	r2, #0
 8001312:	e731      	b.n	8001178 <__aeabi_dadd+0x130>
 8001314:	2307      	movs	r3, #7
 8001316:	402b      	ands	r3, r5
 8001318:	2b00      	cmp	r3, #0
 800131a:	d000      	beq.n	800131e <__aeabi_dadd+0x2d6>
 800131c:	e710      	b.n	8001140 <__aeabi_dadd+0xf8>
 800131e:	e093      	b.n	8001448 <__aeabi_dadd+0x400>
 8001320:	2a00      	cmp	r2, #0
 8001322:	d074      	beq.n	800140e <__aeabi_dadd+0x3c6>
 8001324:	464a      	mov	r2, r9
 8001326:	1bd2      	subs	r2, r2, r7
 8001328:	2f00      	cmp	r7, #0
 800132a:	d100      	bne.n	800132e <__aeabi_dadd+0x2e6>
 800132c:	e0c7      	b.n	80014be <__aeabi_dadd+0x476>
 800132e:	4928      	ldr	r1, [pc, #160]	@ (80013d0 <__aeabi_dadd+0x388>)
 8001330:	4589      	cmp	r9, r1
 8001332:	d100      	bne.n	8001336 <__aeabi_dadd+0x2ee>
 8001334:	e185      	b.n	8001642 <__aeabi_dadd+0x5fa>
 8001336:	2501      	movs	r5, #1
 8001338:	2a38      	cmp	r2, #56	@ 0x38
 800133a:	dc12      	bgt.n	8001362 <__aeabi_dadd+0x31a>
 800133c:	2180      	movs	r1, #128	@ 0x80
 800133e:	0409      	lsls	r1, r1, #16
 8001340:	430c      	orrs	r4, r1
 8001342:	2a1f      	cmp	r2, #31
 8001344:	dd00      	ble.n	8001348 <__aeabi_dadd+0x300>
 8001346:	e1ab      	b.n	80016a0 <__aeabi_dadd+0x658>
 8001348:	2120      	movs	r1, #32
 800134a:	0025      	movs	r5, r4
 800134c:	1a89      	subs	r1, r1, r2
 800134e:	0007      	movs	r7, r0
 8001350:	4088      	lsls	r0, r1
 8001352:	408d      	lsls	r5, r1
 8001354:	40d7      	lsrs	r7, r2
 8001356:	1e41      	subs	r1, r0, #1
 8001358:	4188      	sbcs	r0, r1
 800135a:	40d4      	lsrs	r4, r2
 800135c:	433d      	orrs	r5, r7
 800135e:	4305      	orrs	r5, r0
 8001360:	44a2      	add	sl, r4
 8001362:	4465      	add	r5, ip
 8001364:	4565      	cmp	r5, ip
 8001366:	4192      	sbcs	r2, r2
 8001368:	4252      	negs	r2, r2
 800136a:	4452      	add	r2, sl
 800136c:	0014      	movs	r4, r2
 800136e:	464f      	mov	r7, r9
 8001370:	e774      	b.n	800125c <__aeabi_dadd+0x214>
 8001372:	0028      	movs	r0, r5
 8001374:	f000 fd6a 	bl	8001e4c <__clzsi2>
 8001378:	0003      	movs	r3, r0
 800137a:	3318      	adds	r3, #24
 800137c:	2b1f      	cmp	r3, #31
 800137e:	dc00      	bgt.n	8001382 <__aeabi_dadd+0x33a>
 8001380:	e6c2      	b.n	8001108 <__aeabi_dadd+0xc0>
 8001382:	002a      	movs	r2, r5
 8001384:	3808      	subs	r0, #8
 8001386:	4082      	lsls	r2, r0
 8001388:	429f      	cmp	r7, r3
 800138a:	dd00      	ble.n	800138e <__aeabi_dadd+0x346>
 800138c:	e0a9      	b.n	80014e2 <__aeabi_dadd+0x49a>
 800138e:	1bdb      	subs	r3, r3, r7
 8001390:	1c58      	adds	r0, r3, #1
 8001392:	281f      	cmp	r0, #31
 8001394:	dc00      	bgt.n	8001398 <__aeabi_dadd+0x350>
 8001396:	e1ac      	b.n	80016f2 <__aeabi_dadd+0x6aa>
 8001398:	0015      	movs	r5, r2
 800139a:	3b1f      	subs	r3, #31
 800139c:	40dd      	lsrs	r5, r3
 800139e:	2820      	cmp	r0, #32
 80013a0:	d005      	beq.n	80013ae <__aeabi_dadd+0x366>
 80013a2:	2340      	movs	r3, #64	@ 0x40
 80013a4:	1a1b      	subs	r3, r3, r0
 80013a6:	409a      	lsls	r2, r3
 80013a8:	1e53      	subs	r3, r2, #1
 80013aa:	419a      	sbcs	r2, r3
 80013ac:	4315      	orrs	r5, r2
 80013ae:	2307      	movs	r3, #7
 80013b0:	2700      	movs	r7, #0
 80013b2:	402b      	ands	r3, r5
 80013b4:	e7b0      	b.n	8001318 <__aeabi_dadd+0x2d0>
 80013b6:	08ed      	lsrs	r5, r5, #3
 80013b8:	4b05      	ldr	r3, [pc, #20]	@ (80013d0 <__aeabi_dadd+0x388>)
 80013ba:	0762      	lsls	r2, r4, #29
 80013bc:	432a      	orrs	r2, r5
 80013be:	08e4      	lsrs	r4, r4, #3
 80013c0:	429f      	cmp	r7, r3
 80013c2:	d00f      	beq.n	80013e4 <__aeabi_dadd+0x39c>
 80013c4:	0324      	lsls	r4, r4, #12
 80013c6:	0b25      	lsrs	r5, r4, #12
 80013c8:	057c      	lsls	r4, r7, #21
 80013ca:	0d64      	lsrs	r4, r4, #21
 80013cc:	e6d4      	b.n	8001178 <__aeabi_dadd+0x130>
 80013ce:	46c0      	nop			@ (mov r8, r8)
 80013d0:	000007ff 	.word	0x000007ff
 80013d4:	ff7fffff 	.word	0xff7fffff
 80013d8:	000007fe 	.word	0x000007fe
 80013dc:	08c0      	lsrs	r0, r0, #3
 80013de:	0762      	lsls	r2, r4, #29
 80013e0:	4302      	orrs	r2, r0
 80013e2:	08e4      	lsrs	r4, r4, #3
 80013e4:	0013      	movs	r3, r2
 80013e6:	4323      	orrs	r3, r4
 80013e8:	d100      	bne.n	80013ec <__aeabi_dadd+0x3a4>
 80013ea:	e186      	b.n	80016fa <__aeabi_dadd+0x6b2>
 80013ec:	2580      	movs	r5, #128	@ 0x80
 80013ee:	032d      	lsls	r5, r5, #12
 80013f0:	4325      	orrs	r5, r4
 80013f2:	032d      	lsls	r5, r5, #12
 80013f4:	4cc3      	ldr	r4, [pc, #780]	@ (8001704 <__aeabi_dadd+0x6bc>)
 80013f6:	0b2d      	lsrs	r5, r5, #12
 80013f8:	e6be      	b.n	8001178 <__aeabi_dadd+0x130>
 80013fa:	4660      	mov	r0, ip
 80013fc:	4654      	mov	r4, sl
 80013fe:	000e      	movs	r6, r1
 8001400:	0017      	movs	r7, r2
 8001402:	08c5      	lsrs	r5, r0, #3
 8001404:	e7d8      	b.n	80013b8 <__aeabi_dadd+0x370>
 8001406:	4cc0      	ldr	r4, [pc, #768]	@ (8001708 <__aeabi_dadd+0x6c0>)
 8001408:	1aff      	subs	r7, r7, r3
 800140a:	4014      	ands	r4, r2
 800140c:	e696      	b.n	800113c <__aeabi_dadd+0xf4>
 800140e:	4abf      	ldr	r2, [pc, #764]	@ (800170c <__aeabi_dadd+0x6c4>)
 8001410:	1c79      	adds	r1, r7, #1
 8001412:	4211      	tst	r1, r2
 8001414:	d16b      	bne.n	80014ee <__aeabi_dadd+0x4a6>
 8001416:	0022      	movs	r2, r4
 8001418:	4302      	orrs	r2, r0
 800141a:	2f00      	cmp	r7, #0
 800141c:	d000      	beq.n	8001420 <__aeabi_dadd+0x3d8>
 800141e:	e0db      	b.n	80015d8 <__aeabi_dadd+0x590>
 8001420:	2a00      	cmp	r2, #0
 8001422:	d100      	bne.n	8001426 <__aeabi_dadd+0x3de>
 8001424:	e12d      	b.n	8001682 <__aeabi_dadd+0x63a>
 8001426:	4662      	mov	r2, ip
 8001428:	4653      	mov	r3, sl
 800142a:	431a      	orrs	r2, r3
 800142c:	d100      	bne.n	8001430 <__aeabi_dadd+0x3e8>
 800142e:	e0b6      	b.n	800159e <__aeabi_dadd+0x556>
 8001430:	4663      	mov	r3, ip
 8001432:	18c5      	adds	r5, r0, r3
 8001434:	4285      	cmp	r5, r0
 8001436:	4180      	sbcs	r0, r0
 8001438:	4454      	add	r4, sl
 800143a:	4240      	negs	r0, r0
 800143c:	1824      	adds	r4, r4, r0
 800143e:	0223      	lsls	r3, r4, #8
 8001440:	d502      	bpl.n	8001448 <__aeabi_dadd+0x400>
 8001442:	000f      	movs	r7, r1
 8001444:	4bb0      	ldr	r3, [pc, #704]	@ (8001708 <__aeabi_dadd+0x6c0>)
 8001446:	401c      	ands	r4, r3
 8001448:	003a      	movs	r2, r7
 800144a:	0028      	movs	r0, r5
 800144c:	e7d8      	b.n	8001400 <__aeabi_dadd+0x3b8>
 800144e:	4662      	mov	r2, ip
 8001450:	1a85      	subs	r5, r0, r2
 8001452:	42a8      	cmp	r0, r5
 8001454:	4192      	sbcs	r2, r2
 8001456:	4653      	mov	r3, sl
 8001458:	4252      	negs	r2, r2
 800145a:	4691      	mov	r9, r2
 800145c:	1ae3      	subs	r3, r4, r3
 800145e:	001a      	movs	r2, r3
 8001460:	464b      	mov	r3, r9
 8001462:	1ad2      	subs	r2, r2, r3
 8001464:	0013      	movs	r3, r2
 8001466:	4691      	mov	r9, r2
 8001468:	021a      	lsls	r2, r3, #8
 800146a:	d454      	bmi.n	8001516 <__aeabi_dadd+0x4ce>
 800146c:	464a      	mov	r2, r9
 800146e:	464c      	mov	r4, r9
 8001470:	432a      	orrs	r2, r5
 8001472:	d000      	beq.n	8001476 <__aeabi_dadd+0x42e>
 8001474:	e640      	b.n	80010f8 <__aeabi_dadd+0xb0>
 8001476:	2600      	movs	r6, #0
 8001478:	2400      	movs	r4, #0
 800147a:	2500      	movs	r5, #0
 800147c:	e67c      	b.n	8001178 <__aeabi_dadd+0x130>
 800147e:	4da1      	ldr	r5, [pc, #644]	@ (8001704 <__aeabi_dadd+0x6bc>)
 8001480:	45a9      	cmp	r9, r5
 8001482:	d100      	bne.n	8001486 <__aeabi_dadd+0x43e>
 8001484:	e090      	b.n	80015a8 <__aeabi_dadd+0x560>
 8001486:	2501      	movs	r5, #1
 8001488:	2a38      	cmp	r2, #56	@ 0x38
 800148a:	dd00      	ble.n	800148e <__aeabi_dadd+0x446>
 800148c:	e6ab      	b.n	80011e6 <__aeabi_dadd+0x19e>
 800148e:	2580      	movs	r5, #128	@ 0x80
 8001490:	042d      	lsls	r5, r5, #16
 8001492:	432c      	orrs	r4, r5
 8001494:	e695      	b.n	80011c2 <__aeabi_dadd+0x17a>
 8001496:	0011      	movs	r1, r2
 8001498:	4655      	mov	r5, sl
 800149a:	3920      	subs	r1, #32
 800149c:	40cd      	lsrs	r5, r1
 800149e:	46a9      	mov	r9, r5
 80014a0:	2a20      	cmp	r2, #32
 80014a2:	d006      	beq.n	80014b2 <__aeabi_dadd+0x46a>
 80014a4:	2140      	movs	r1, #64	@ 0x40
 80014a6:	4653      	mov	r3, sl
 80014a8:	1a8a      	subs	r2, r1, r2
 80014aa:	4093      	lsls	r3, r2
 80014ac:	4662      	mov	r2, ip
 80014ae:	431a      	orrs	r2, r3
 80014b0:	4694      	mov	ip, r2
 80014b2:	4665      	mov	r5, ip
 80014b4:	1e6b      	subs	r3, r5, #1
 80014b6:	419d      	sbcs	r5, r3
 80014b8:	464b      	mov	r3, r9
 80014ba:	431d      	orrs	r5, r3
 80014bc:	e612      	b.n	80010e4 <__aeabi_dadd+0x9c>
 80014be:	0021      	movs	r1, r4
 80014c0:	4301      	orrs	r1, r0
 80014c2:	d100      	bne.n	80014c6 <__aeabi_dadd+0x47e>
 80014c4:	e0c4      	b.n	8001650 <__aeabi_dadd+0x608>
 80014c6:	1e51      	subs	r1, r2, #1
 80014c8:	2a01      	cmp	r2, #1
 80014ca:	d100      	bne.n	80014ce <__aeabi_dadd+0x486>
 80014cc:	e0fb      	b.n	80016c6 <__aeabi_dadd+0x67e>
 80014ce:	4d8d      	ldr	r5, [pc, #564]	@ (8001704 <__aeabi_dadd+0x6bc>)
 80014d0:	42aa      	cmp	r2, r5
 80014d2:	d100      	bne.n	80014d6 <__aeabi_dadd+0x48e>
 80014d4:	e0b5      	b.n	8001642 <__aeabi_dadd+0x5fa>
 80014d6:	2501      	movs	r5, #1
 80014d8:	2938      	cmp	r1, #56	@ 0x38
 80014da:	dd00      	ble.n	80014de <__aeabi_dadd+0x496>
 80014dc:	e741      	b.n	8001362 <__aeabi_dadd+0x31a>
 80014de:	000a      	movs	r2, r1
 80014e0:	e72f      	b.n	8001342 <__aeabi_dadd+0x2fa>
 80014e2:	4c89      	ldr	r4, [pc, #548]	@ (8001708 <__aeabi_dadd+0x6c0>)
 80014e4:	1aff      	subs	r7, r7, r3
 80014e6:	4014      	ands	r4, r2
 80014e8:	0762      	lsls	r2, r4, #29
 80014ea:	08e4      	lsrs	r4, r4, #3
 80014ec:	e76a      	b.n	80013c4 <__aeabi_dadd+0x37c>
 80014ee:	4a85      	ldr	r2, [pc, #532]	@ (8001704 <__aeabi_dadd+0x6bc>)
 80014f0:	4291      	cmp	r1, r2
 80014f2:	d100      	bne.n	80014f6 <__aeabi_dadd+0x4ae>
 80014f4:	e0e3      	b.n	80016be <__aeabi_dadd+0x676>
 80014f6:	4663      	mov	r3, ip
 80014f8:	18c2      	adds	r2, r0, r3
 80014fa:	4282      	cmp	r2, r0
 80014fc:	4180      	sbcs	r0, r0
 80014fe:	0023      	movs	r3, r4
 8001500:	4240      	negs	r0, r0
 8001502:	4453      	add	r3, sl
 8001504:	181b      	adds	r3, r3, r0
 8001506:	07dd      	lsls	r5, r3, #31
 8001508:	085c      	lsrs	r4, r3, #1
 800150a:	2307      	movs	r3, #7
 800150c:	0852      	lsrs	r2, r2, #1
 800150e:	4315      	orrs	r5, r2
 8001510:	000f      	movs	r7, r1
 8001512:	402b      	ands	r3, r5
 8001514:	e700      	b.n	8001318 <__aeabi_dadd+0x2d0>
 8001516:	4663      	mov	r3, ip
 8001518:	1a1d      	subs	r5, r3, r0
 800151a:	45ac      	cmp	ip, r5
 800151c:	4192      	sbcs	r2, r2
 800151e:	4653      	mov	r3, sl
 8001520:	4252      	negs	r2, r2
 8001522:	1b1c      	subs	r4, r3, r4
 8001524:	000e      	movs	r6, r1
 8001526:	4688      	mov	r8, r1
 8001528:	1aa4      	subs	r4, r4, r2
 800152a:	e5e5      	b.n	80010f8 <__aeabi_dadd+0xb0>
 800152c:	2d00      	cmp	r5, #0
 800152e:	d000      	beq.n	8001532 <__aeabi_dadd+0x4ea>
 8001530:	e091      	b.n	8001656 <__aeabi_dadd+0x60e>
 8001532:	2a00      	cmp	r2, #0
 8001534:	d138      	bne.n	80015a8 <__aeabi_dadd+0x560>
 8001536:	2480      	movs	r4, #128	@ 0x80
 8001538:	2600      	movs	r6, #0
 800153a:	0324      	lsls	r4, r4, #12
 800153c:	e756      	b.n	80013ec <__aeabi_dadd+0x3a4>
 800153e:	4663      	mov	r3, ip
 8001540:	18c5      	adds	r5, r0, r3
 8001542:	4285      	cmp	r5, r0
 8001544:	4180      	sbcs	r0, r0
 8001546:	4454      	add	r4, sl
 8001548:	4240      	negs	r0, r0
 800154a:	1824      	adds	r4, r4, r0
 800154c:	2701      	movs	r7, #1
 800154e:	0223      	lsls	r3, r4, #8
 8001550:	d400      	bmi.n	8001554 <__aeabi_dadd+0x50c>
 8001552:	e6df      	b.n	8001314 <__aeabi_dadd+0x2cc>
 8001554:	2702      	movs	r7, #2
 8001556:	e687      	b.n	8001268 <__aeabi_dadd+0x220>
 8001558:	4663      	mov	r3, ip
 800155a:	1ac5      	subs	r5, r0, r3
 800155c:	42a8      	cmp	r0, r5
 800155e:	4180      	sbcs	r0, r0
 8001560:	4653      	mov	r3, sl
 8001562:	4240      	negs	r0, r0
 8001564:	1ae4      	subs	r4, r4, r3
 8001566:	2701      	movs	r7, #1
 8001568:	1a24      	subs	r4, r4, r0
 800156a:	e5c0      	b.n	80010ee <__aeabi_dadd+0xa6>
 800156c:	0762      	lsls	r2, r4, #29
 800156e:	08c0      	lsrs	r0, r0, #3
 8001570:	4302      	orrs	r2, r0
 8001572:	08e4      	lsrs	r4, r4, #3
 8001574:	e736      	b.n	80013e4 <__aeabi_dadd+0x39c>
 8001576:	0011      	movs	r1, r2
 8001578:	4653      	mov	r3, sl
 800157a:	3920      	subs	r1, #32
 800157c:	40cb      	lsrs	r3, r1
 800157e:	4699      	mov	r9, r3
 8001580:	2a20      	cmp	r2, #32
 8001582:	d006      	beq.n	8001592 <__aeabi_dadd+0x54a>
 8001584:	2140      	movs	r1, #64	@ 0x40
 8001586:	4653      	mov	r3, sl
 8001588:	1a8a      	subs	r2, r1, r2
 800158a:	4093      	lsls	r3, r2
 800158c:	4662      	mov	r2, ip
 800158e:	431a      	orrs	r2, r3
 8001590:	4694      	mov	ip, r2
 8001592:	4665      	mov	r5, ip
 8001594:	1e6b      	subs	r3, r5, #1
 8001596:	419d      	sbcs	r5, r3
 8001598:	464b      	mov	r3, r9
 800159a:	431d      	orrs	r5, r3
 800159c:	e659      	b.n	8001252 <__aeabi_dadd+0x20a>
 800159e:	0762      	lsls	r2, r4, #29
 80015a0:	08c0      	lsrs	r0, r0, #3
 80015a2:	4302      	orrs	r2, r0
 80015a4:	08e4      	lsrs	r4, r4, #3
 80015a6:	e70d      	b.n	80013c4 <__aeabi_dadd+0x37c>
 80015a8:	4653      	mov	r3, sl
 80015aa:	075a      	lsls	r2, r3, #29
 80015ac:	4663      	mov	r3, ip
 80015ae:	08d8      	lsrs	r0, r3, #3
 80015b0:	4653      	mov	r3, sl
 80015b2:	000e      	movs	r6, r1
 80015b4:	4302      	orrs	r2, r0
 80015b6:	08dc      	lsrs	r4, r3, #3
 80015b8:	e714      	b.n	80013e4 <__aeabi_dadd+0x39c>
 80015ba:	0015      	movs	r5, r2
 80015bc:	0026      	movs	r6, r4
 80015be:	3d20      	subs	r5, #32
 80015c0:	40ee      	lsrs	r6, r5
 80015c2:	2a20      	cmp	r2, #32
 80015c4:	d003      	beq.n	80015ce <__aeabi_dadd+0x586>
 80015c6:	2540      	movs	r5, #64	@ 0x40
 80015c8:	1aaa      	subs	r2, r5, r2
 80015ca:	4094      	lsls	r4, r2
 80015cc:	4320      	orrs	r0, r4
 80015ce:	1e42      	subs	r2, r0, #1
 80015d0:	4190      	sbcs	r0, r2
 80015d2:	0005      	movs	r5, r0
 80015d4:	4335      	orrs	r5, r6
 80015d6:	e606      	b.n	80011e6 <__aeabi_dadd+0x19e>
 80015d8:	2a00      	cmp	r2, #0
 80015da:	d07c      	beq.n	80016d6 <__aeabi_dadd+0x68e>
 80015dc:	4662      	mov	r2, ip
 80015de:	4653      	mov	r3, sl
 80015e0:	08c0      	lsrs	r0, r0, #3
 80015e2:	431a      	orrs	r2, r3
 80015e4:	d100      	bne.n	80015e8 <__aeabi_dadd+0x5a0>
 80015e6:	e6fa      	b.n	80013de <__aeabi_dadd+0x396>
 80015e8:	0762      	lsls	r2, r4, #29
 80015ea:	4310      	orrs	r0, r2
 80015ec:	2280      	movs	r2, #128	@ 0x80
 80015ee:	08e4      	lsrs	r4, r4, #3
 80015f0:	0312      	lsls	r2, r2, #12
 80015f2:	4214      	tst	r4, r2
 80015f4:	d008      	beq.n	8001608 <__aeabi_dadd+0x5c0>
 80015f6:	08d9      	lsrs	r1, r3, #3
 80015f8:	4211      	tst	r1, r2
 80015fa:	d105      	bne.n	8001608 <__aeabi_dadd+0x5c0>
 80015fc:	4663      	mov	r3, ip
 80015fe:	08d8      	lsrs	r0, r3, #3
 8001600:	4653      	mov	r3, sl
 8001602:	000c      	movs	r4, r1
 8001604:	075b      	lsls	r3, r3, #29
 8001606:	4318      	orrs	r0, r3
 8001608:	0f42      	lsrs	r2, r0, #29
 800160a:	00c0      	lsls	r0, r0, #3
 800160c:	08c0      	lsrs	r0, r0, #3
 800160e:	0752      	lsls	r2, r2, #29
 8001610:	4302      	orrs	r2, r0
 8001612:	e6e7      	b.n	80013e4 <__aeabi_dadd+0x39c>
 8001614:	2a00      	cmp	r2, #0
 8001616:	d100      	bne.n	800161a <__aeabi_dadd+0x5d2>
 8001618:	e72d      	b.n	8001476 <__aeabi_dadd+0x42e>
 800161a:	4663      	mov	r3, ip
 800161c:	08d8      	lsrs	r0, r3, #3
 800161e:	4653      	mov	r3, sl
 8001620:	075a      	lsls	r2, r3, #29
 8001622:	000e      	movs	r6, r1
 8001624:	4302      	orrs	r2, r0
 8001626:	08dc      	lsrs	r4, r3, #3
 8001628:	e6cc      	b.n	80013c4 <__aeabi_dadd+0x37c>
 800162a:	4663      	mov	r3, ip
 800162c:	1a1d      	subs	r5, r3, r0
 800162e:	45ac      	cmp	ip, r5
 8001630:	4192      	sbcs	r2, r2
 8001632:	4653      	mov	r3, sl
 8001634:	4252      	negs	r2, r2
 8001636:	1b1c      	subs	r4, r3, r4
 8001638:	000e      	movs	r6, r1
 800163a:	4688      	mov	r8, r1
 800163c:	1aa4      	subs	r4, r4, r2
 800163e:	3701      	adds	r7, #1
 8001640:	e555      	b.n	80010ee <__aeabi_dadd+0xa6>
 8001642:	4663      	mov	r3, ip
 8001644:	08d9      	lsrs	r1, r3, #3
 8001646:	4653      	mov	r3, sl
 8001648:	075a      	lsls	r2, r3, #29
 800164a:	430a      	orrs	r2, r1
 800164c:	08dc      	lsrs	r4, r3, #3
 800164e:	e6c9      	b.n	80013e4 <__aeabi_dadd+0x39c>
 8001650:	4660      	mov	r0, ip
 8001652:	4654      	mov	r4, sl
 8001654:	e6d4      	b.n	8001400 <__aeabi_dadd+0x3b8>
 8001656:	08c0      	lsrs	r0, r0, #3
 8001658:	2a00      	cmp	r2, #0
 800165a:	d100      	bne.n	800165e <__aeabi_dadd+0x616>
 800165c:	e6bf      	b.n	80013de <__aeabi_dadd+0x396>
 800165e:	0762      	lsls	r2, r4, #29
 8001660:	4310      	orrs	r0, r2
 8001662:	2280      	movs	r2, #128	@ 0x80
 8001664:	08e4      	lsrs	r4, r4, #3
 8001666:	0312      	lsls	r2, r2, #12
 8001668:	4214      	tst	r4, r2
 800166a:	d0cd      	beq.n	8001608 <__aeabi_dadd+0x5c0>
 800166c:	08dd      	lsrs	r5, r3, #3
 800166e:	4215      	tst	r5, r2
 8001670:	d1ca      	bne.n	8001608 <__aeabi_dadd+0x5c0>
 8001672:	4663      	mov	r3, ip
 8001674:	08d8      	lsrs	r0, r3, #3
 8001676:	4653      	mov	r3, sl
 8001678:	075b      	lsls	r3, r3, #29
 800167a:	000e      	movs	r6, r1
 800167c:	002c      	movs	r4, r5
 800167e:	4318      	orrs	r0, r3
 8001680:	e7c2      	b.n	8001608 <__aeabi_dadd+0x5c0>
 8001682:	4663      	mov	r3, ip
 8001684:	08d9      	lsrs	r1, r3, #3
 8001686:	4653      	mov	r3, sl
 8001688:	075a      	lsls	r2, r3, #29
 800168a:	430a      	orrs	r2, r1
 800168c:	08dc      	lsrs	r4, r3, #3
 800168e:	e699      	b.n	80013c4 <__aeabi_dadd+0x37c>
 8001690:	4663      	mov	r3, ip
 8001692:	08d8      	lsrs	r0, r3, #3
 8001694:	4653      	mov	r3, sl
 8001696:	075a      	lsls	r2, r3, #29
 8001698:	000e      	movs	r6, r1
 800169a:	4302      	orrs	r2, r0
 800169c:	08dc      	lsrs	r4, r3, #3
 800169e:	e6a1      	b.n	80013e4 <__aeabi_dadd+0x39c>
 80016a0:	0011      	movs	r1, r2
 80016a2:	0027      	movs	r7, r4
 80016a4:	3920      	subs	r1, #32
 80016a6:	40cf      	lsrs	r7, r1
 80016a8:	2a20      	cmp	r2, #32
 80016aa:	d003      	beq.n	80016b4 <__aeabi_dadd+0x66c>
 80016ac:	2140      	movs	r1, #64	@ 0x40
 80016ae:	1a8a      	subs	r2, r1, r2
 80016b0:	4094      	lsls	r4, r2
 80016b2:	4320      	orrs	r0, r4
 80016b4:	1e42      	subs	r2, r0, #1
 80016b6:	4190      	sbcs	r0, r2
 80016b8:	0005      	movs	r5, r0
 80016ba:	433d      	orrs	r5, r7
 80016bc:	e651      	b.n	8001362 <__aeabi_dadd+0x31a>
 80016be:	000c      	movs	r4, r1
 80016c0:	2500      	movs	r5, #0
 80016c2:	2200      	movs	r2, #0
 80016c4:	e558      	b.n	8001178 <__aeabi_dadd+0x130>
 80016c6:	4460      	add	r0, ip
 80016c8:	4560      	cmp	r0, ip
 80016ca:	4192      	sbcs	r2, r2
 80016cc:	4454      	add	r4, sl
 80016ce:	4252      	negs	r2, r2
 80016d0:	0005      	movs	r5, r0
 80016d2:	18a4      	adds	r4, r4, r2
 80016d4:	e73a      	b.n	800154c <__aeabi_dadd+0x504>
 80016d6:	4653      	mov	r3, sl
 80016d8:	075a      	lsls	r2, r3, #29
 80016da:	4663      	mov	r3, ip
 80016dc:	08d9      	lsrs	r1, r3, #3
 80016de:	4653      	mov	r3, sl
 80016e0:	430a      	orrs	r2, r1
 80016e2:	08dc      	lsrs	r4, r3, #3
 80016e4:	e67e      	b.n	80013e4 <__aeabi_dadd+0x39c>
 80016e6:	001a      	movs	r2, r3
 80016e8:	001c      	movs	r4, r3
 80016ea:	432a      	orrs	r2, r5
 80016ec:	d000      	beq.n	80016f0 <__aeabi_dadd+0x6a8>
 80016ee:	e6ab      	b.n	8001448 <__aeabi_dadd+0x400>
 80016f0:	e6c1      	b.n	8001476 <__aeabi_dadd+0x42e>
 80016f2:	2120      	movs	r1, #32
 80016f4:	2500      	movs	r5, #0
 80016f6:	1a09      	subs	r1, r1, r0
 80016f8:	e519      	b.n	800112e <__aeabi_dadd+0xe6>
 80016fa:	2200      	movs	r2, #0
 80016fc:	2500      	movs	r5, #0
 80016fe:	4c01      	ldr	r4, [pc, #4]	@ (8001704 <__aeabi_dadd+0x6bc>)
 8001700:	e53a      	b.n	8001178 <__aeabi_dadd+0x130>
 8001702:	46c0      	nop			@ (mov r8, r8)
 8001704:	000007ff 	.word	0x000007ff
 8001708:	ff7fffff 	.word	0xff7fffff
 800170c:	000007fe 	.word	0x000007fe

08001710 <__aeabi_dmul>:
 8001710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001712:	4657      	mov	r7, sl
 8001714:	46de      	mov	lr, fp
 8001716:	464e      	mov	r6, r9
 8001718:	4645      	mov	r5, r8
 800171a:	b5e0      	push	{r5, r6, r7, lr}
 800171c:	001f      	movs	r7, r3
 800171e:	030b      	lsls	r3, r1, #12
 8001720:	0b1b      	lsrs	r3, r3, #12
 8001722:	0016      	movs	r6, r2
 8001724:	469a      	mov	sl, r3
 8001726:	0fca      	lsrs	r2, r1, #31
 8001728:	004b      	lsls	r3, r1, #1
 800172a:	0004      	movs	r4, r0
 800172c:	4693      	mov	fp, r2
 800172e:	b087      	sub	sp, #28
 8001730:	0d5b      	lsrs	r3, r3, #21
 8001732:	d100      	bne.n	8001736 <__aeabi_dmul+0x26>
 8001734:	e0d5      	b.n	80018e2 <__aeabi_dmul+0x1d2>
 8001736:	4abb      	ldr	r2, [pc, #748]	@ (8001a24 <__aeabi_dmul+0x314>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d100      	bne.n	800173e <__aeabi_dmul+0x2e>
 800173c:	e0f8      	b.n	8001930 <__aeabi_dmul+0x220>
 800173e:	4651      	mov	r1, sl
 8001740:	0f42      	lsrs	r2, r0, #29
 8001742:	00c9      	lsls	r1, r1, #3
 8001744:	430a      	orrs	r2, r1
 8001746:	2180      	movs	r1, #128	@ 0x80
 8001748:	0409      	lsls	r1, r1, #16
 800174a:	4311      	orrs	r1, r2
 800174c:	00c2      	lsls	r2, r0, #3
 800174e:	4691      	mov	r9, r2
 8001750:	4ab5      	ldr	r2, [pc, #724]	@ (8001a28 <__aeabi_dmul+0x318>)
 8001752:	468a      	mov	sl, r1
 8001754:	189d      	adds	r5, r3, r2
 8001756:	2300      	movs	r3, #0
 8001758:	4698      	mov	r8, r3
 800175a:	9302      	str	r3, [sp, #8]
 800175c:	033c      	lsls	r4, r7, #12
 800175e:	007b      	lsls	r3, r7, #1
 8001760:	0ffa      	lsrs	r2, r7, #31
 8001762:	0030      	movs	r0, r6
 8001764:	0b24      	lsrs	r4, r4, #12
 8001766:	0d5b      	lsrs	r3, r3, #21
 8001768:	9200      	str	r2, [sp, #0]
 800176a:	d100      	bne.n	800176e <__aeabi_dmul+0x5e>
 800176c:	e096      	b.n	800189c <__aeabi_dmul+0x18c>
 800176e:	4aad      	ldr	r2, [pc, #692]	@ (8001a24 <__aeabi_dmul+0x314>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d031      	beq.n	80017d8 <__aeabi_dmul+0xc8>
 8001774:	0f72      	lsrs	r2, r6, #29
 8001776:	00e4      	lsls	r4, r4, #3
 8001778:	4322      	orrs	r2, r4
 800177a:	2480      	movs	r4, #128	@ 0x80
 800177c:	0424      	lsls	r4, r4, #16
 800177e:	4314      	orrs	r4, r2
 8001780:	4aa9      	ldr	r2, [pc, #676]	@ (8001a28 <__aeabi_dmul+0x318>)
 8001782:	00f0      	lsls	r0, r6, #3
 8001784:	4694      	mov	ip, r2
 8001786:	4463      	add	r3, ip
 8001788:	195b      	adds	r3, r3, r5
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	9201      	str	r2, [sp, #4]
 800178e:	4642      	mov	r2, r8
 8001790:	2600      	movs	r6, #0
 8001792:	2a0a      	cmp	r2, #10
 8001794:	dc42      	bgt.n	800181c <__aeabi_dmul+0x10c>
 8001796:	465a      	mov	r2, fp
 8001798:	9900      	ldr	r1, [sp, #0]
 800179a:	404a      	eors	r2, r1
 800179c:	4693      	mov	fp, r2
 800179e:	4642      	mov	r2, r8
 80017a0:	2a02      	cmp	r2, #2
 80017a2:	dc32      	bgt.n	800180a <__aeabi_dmul+0xfa>
 80017a4:	3a01      	subs	r2, #1
 80017a6:	2a01      	cmp	r2, #1
 80017a8:	d900      	bls.n	80017ac <__aeabi_dmul+0x9c>
 80017aa:	e149      	b.n	8001a40 <__aeabi_dmul+0x330>
 80017ac:	2e02      	cmp	r6, #2
 80017ae:	d100      	bne.n	80017b2 <__aeabi_dmul+0xa2>
 80017b0:	e0ca      	b.n	8001948 <__aeabi_dmul+0x238>
 80017b2:	2e01      	cmp	r6, #1
 80017b4:	d13d      	bne.n	8001832 <__aeabi_dmul+0x122>
 80017b6:	2300      	movs	r3, #0
 80017b8:	2400      	movs	r4, #0
 80017ba:	2200      	movs	r2, #0
 80017bc:	0010      	movs	r0, r2
 80017be:	465a      	mov	r2, fp
 80017c0:	051b      	lsls	r3, r3, #20
 80017c2:	4323      	orrs	r3, r4
 80017c4:	07d2      	lsls	r2, r2, #31
 80017c6:	4313      	orrs	r3, r2
 80017c8:	0019      	movs	r1, r3
 80017ca:	b007      	add	sp, #28
 80017cc:	bcf0      	pop	{r4, r5, r6, r7}
 80017ce:	46bb      	mov	fp, r7
 80017d0:	46b2      	mov	sl, r6
 80017d2:	46a9      	mov	r9, r5
 80017d4:	46a0      	mov	r8, r4
 80017d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017d8:	4b92      	ldr	r3, [pc, #584]	@ (8001a24 <__aeabi_dmul+0x314>)
 80017da:	4326      	orrs	r6, r4
 80017dc:	18eb      	adds	r3, r5, r3
 80017de:	2e00      	cmp	r6, #0
 80017e0:	d100      	bne.n	80017e4 <__aeabi_dmul+0xd4>
 80017e2:	e0bb      	b.n	800195c <__aeabi_dmul+0x24c>
 80017e4:	2203      	movs	r2, #3
 80017e6:	4641      	mov	r1, r8
 80017e8:	4311      	orrs	r1, r2
 80017ea:	465a      	mov	r2, fp
 80017ec:	4688      	mov	r8, r1
 80017ee:	9900      	ldr	r1, [sp, #0]
 80017f0:	404a      	eors	r2, r1
 80017f2:	2180      	movs	r1, #128	@ 0x80
 80017f4:	0109      	lsls	r1, r1, #4
 80017f6:	468c      	mov	ip, r1
 80017f8:	0029      	movs	r1, r5
 80017fa:	4461      	add	r1, ip
 80017fc:	9101      	str	r1, [sp, #4]
 80017fe:	4641      	mov	r1, r8
 8001800:	290a      	cmp	r1, #10
 8001802:	dd00      	ble.n	8001806 <__aeabi_dmul+0xf6>
 8001804:	e233      	b.n	8001c6e <__aeabi_dmul+0x55e>
 8001806:	4693      	mov	fp, r2
 8001808:	2603      	movs	r6, #3
 800180a:	4642      	mov	r2, r8
 800180c:	2701      	movs	r7, #1
 800180e:	4097      	lsls	r7, r2
 8001810:	21a6      	movs	r1, #166	@ 0xa6
 8001812:	003a      	movs	r2, r7
 8001814:	00c9      	lsls	r1, r1, #3
 8001816:	400a      	ands	r2, r1
 8001818:	420f      	tst	r7, r1
 800181a:	d031      	beq.n	8001880 <__aeabi_dmul+0x170>
 800181c:	9e02      	ldr	r6, [sp, #8]
 800181e:	2e02      	cmp	r6, #2
 8001820:	d100      	bne.n	8001824 <__aeabi_dmul+0x114>
 8001822:	e235      	b.n	8001c90 <__aeabi_dmul+0x580>
 8001824:	2e03      	cmp	r6, #3
 8001826:	d100      	bne.n	800182a <__aeabi_dmul+0x11a>
 8001828:	e1d2      	b.n	8001bd0 <__aeabi_dmul+0x4c0>
 800182a:	4654      	mov	r4, sl
 800182c:	4648      	mov	r0, r9
 800182e:	2e01      	cmp	r6, #1
 8001830:	d0c1      	beq.n	80017b6 <__aeabi_dmul+0xa6>
 8001832:	9a01      	ldr	r2, [sp, #4]
 8001834:	4b7d      	ldr	r3, [pc, #500]	@ (8001a2c <__aeabi_dmul+0x31c>)
 8001836:	4694      	mov	ip, r2
 8001838:	4463      	add	r3, ip
 800183a:	2b00      	cmp	r3, #0
 800183c:	dc00      	bgt.n	8001840 <__aeabi_dmul+0x130>
 800183e:	e0c0      	b.n	80019c2 <__aeabi_dmul+0x2b2>
 8001840:	0742      	lsls	r2, r0, #29
 8001842:	d009      	beq.n	8001858 <__aeabi_dmul+0x148>
 8001844:	220f      	movs	r2, #15
 8001846:	4002      	ands	r2, r0
 8001848:	2a04      	cmp	r2, #4
 800184a:	d005      	beq.n	8001858 <__aeabi_dmul+0x148>
 800184c:	1d02      	adds	r2, r0, #4
 800184e:	4282      	cmp	r2, r0
 8001850:	4180      	sbcs	r0, r0
 8001852:	4240      	negs	r0, r0
 8001854:	1824      	adds	r4, r4, r0
 8001856:	0010      	movs	r0, r2
 8001858:	01e2      	lsls	r2, r4, #7
 800185a:	d506      	bpl.n	800186a <__aeabi_dmul+0x15a>
 800185c:	4b74      	ldr	r3, [pc, #464]	@ (8001a30 <__aeabi_dmul+0x320>)
 800185e:	9a01      	ldr	r2, [sp, #4]
 8001860:	401c      	ands	r4, r3
 8001862:	2380      	movs	r3, #128	@ 0x80
 8001864:	4694      	mov	ip, r2
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	4463      	add	r3, ip
 800186a:	4a72      	ldr	r2, [pc, #456]	@ (8001a34 <__aeabi_dmul+0x324>)
 800186c:	4293      	cmp	r3, r2
 800186e:	dc6b      	bgt.n	8001948 <__aeabi_dmul+0x238>
 8001870:	0762      	lsls	r2, r4, #29
 8001872:	08c0      	lsrs	r0, r0, #3
 8001874:	0264      	lsls	r4, r4, #9
 8001876:	055b      	lsls	r3, r3, #21
 8001878:	4302      	orrs	r2, r0
 800187a:	0b24      	lsrs	r4, r4, #12
 800187c:	0d5b      	lsrs	r3, r3, #21
 800187e:	e79d      	b.n	80017bc <__aeabi_dmul+0xac>
 8001880:	2190      	movs	r1, #144	@ 0x90
 8001882:	0089      	lsls	r1, r1, #2
 8001884:	420f      	tst	r7, r1
 8001886:	d163      	bne.n	8001950 <__aeabi_dmul+0x240>
 8001888:	2288      	movs	r2, #136	@ 0x88
 800188a:	423a      	tst	r2, r7
 800188c:	d100      	bne.n	8001890 <__aeabi_dmul+0x180>
 800188e:	e0d7      	b.n	8001a40 <__aeabi_dmul+0x330>
 8001890:	9b00      	ldr	r3, [sp, #0]
 8001892:	46a2      	mov	sl, r4
 8001894:	469b      	mov	fp, r3
 8001896:	4681      	mov	r9, r0
 8001898:	9602      	str	r6, [sp, #8]
 800189a:	e7bf      	b.n	800181c <__aeabi_dmul+0x10c>
 800189c:	0023      	movs	r3, r4
 800189e:	4333      	orrs	r3, r6
 80018a0:	d100      	bne.n	80018a4 <__aeabi_dmul+0x194>
 80018a2:	e07f      	b.n	80019a4 <__aeabi_dmul+0x294>
 80018a4:	2c00      	cmp	r4, #0
 80018a6:	d100      	bne.n	80018aa <__aeabi_dmul+0x19a>
 80018a8:	e1ad      	b.n	8001c06 <__aeabi_dmul+0x4f6>
 80018aa:	0020      	movs	r0, r4
 80018ac:	f000 face 	bl	8001e4c <__clzsi2>
 80018b0:	0002      	movs	r2, r0
 80018b2:	0003      	movs	r3, r0
 80018b4:	3a0b      	subs	r2, #11
 80018b6:	201d      	movs	r0, #29
 80018b8:	0019      	movs	r1, r3
 80018ba:	1a82      	subs	r2, r0, r2
 80018bc:	0030      	movs	r0, r6
 80018be:	3908      	subs	r1, #8
 80018c0:	40d0      	lsrs	r0, r2
 80018c2:	408c      	lsls	r4, r1
 80018c4:	4304      	orrs	r4, r0
 80018c6:	0030      	movs	r0, r6
 80018c8:	4088      	lsls	r0, r1
 80018ca:	4a5b      	ldr	r2, [pc, #364]	@ (8001a38 <__aeabi_dmul+0x328>)
 80018cc:	1aeb      	subs	r3, r5, r3
 80018ce:	4694      	mov	ip, r2
 80018d0:	4463      	add	r3, ip
 80018d2:	1c5a      	adds	r2, r3, #1
 80018d4:	9201      	str	r2, [sp, #4]
 80018d6:	4642      	mov	r2, r8
 80018d8:	2600      	movs	r6, #0
 80018da:	2a0a      	cmp	r2, #10
 80018dc:	dc00      	bgt.n	80018e0 <__aeabi_dmul+0x1d0>
 80018de:	e75a      	b.n	8001796 <__aeabi_dmul+0x86>
 80018e0:	e79c      	b.n	800181c <__aeabi_dmul+0x10c>
 80018e2:	4653      	mov	r3, sl
 80018e4:	4303      	orrs	r3, r0
 80018e6:	4699      	mov	r9, r3
 80018e8:	d054      	beq.n	8001994 <__aeabi_dmul+0x284>
 80018ea:	4653      	mov	r3, sl
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d100      	bne.n	80018f2 <__aeabi_dmul+0x1e2>
 80018f0:	e177      	b.n	8001be2 <__aeabi_dmul+0x4d2>
 80018f2:	4650      	mov	r0, sl
 80018f4:	f000 faaa 	bl	8001e4c <__clzsi2>
 80018f8:	230b      	movs	r3, #11
 80018fa:	425b      	negs	r3, r3
 80018fc:	469c      	mov	ip, r3
 80018fe:	0002      	movs	r2, r0
 8001900:	4484      	add	ip, r0
 8001902:	0011      	movs	r1, r2
 8001904:	4650      	mov	r0, sl
 8001906:	3908      	subs	r1, #8
 8001908:	4088      	lsls	r0, r1
 800190a:	231d      	movs	r3, #29
 800190c:	4680      	mov	r8, r0
 800190e:	4660      	mov	r0, ip
 8001910:	1a1b      	subs	r3, r3, r0
 8001912:	0020      	movs	r0, r4
 8001914:	40d8      	lsrs	r0, r3
 8001916:	0003      	movs	r3, r0
 8001918:	4640      	mov	r0, r8
 800191a:	4303      	orrs	r3, r0
 800191c:	469a      	mov	sl, r3
 800191e:	0023      	movs	r3, r4
 8001920:	408b      	lsls	r3, r1
 8001922:	4699      	mov	r9, r3
 8001924:	2300      	movs	r3, #0
 8001926:	4d44      	ldr	r5, [pc, #272]	@ (8001a38 <__aeabi_dmul+0x328>)
 8001928:	4698      	mov	r8, r3
 800192a:	1aad      	subs	r5, r5, r2
 800192c:	9302      	str	r3, [sp, #8]
 800192e:	e715      	b.n	800175c <__aeabi_dmul+0x4c>
 8001930:	4652      	mov	r2, sl
 8001932:	4302      	orrs	r2, r0
 8001934:	4691      	mov	r9, r2
 8001936:	d126      	bne.n	8001986 <__aeabi_dmul+0x276>
 8001938:	2200      	movs	r2, #0
 800193a:	001d      	movs	r5, r3
 800193c:	2302      	movs	r3, #2
 800193e:	4692      	mov	sl, r2
 8001940:	3208      	adds	r2, #8
 8001942:	4690      	mov	r8, r2
 8001944:	9302      	str	r3, [sp, #8]
 8001946:	e709      	b.n	800175c <__aeabi_dmul+0x4c>
 8001948:	2400      	movs	r4, #0
 800194a:	2200      	movs	r2, #0
 800194c:	4b35      	ldr	r3, [pc, #212]	@ (8001a24 <__aeabi_dmul+0x314>)
 800194e:	e735      	b.n	80017bc <__aeabi_dmul+0xac>
 8001950:	2300      	movs	r3, #0
 8001952:	2480      	movs	r4, #128	@ 0x80
 8001954:	469b      	mov	fp, r3
 8001956:	0324      	lsls	r4, r4, #12
 8001958:	4b32      	ldr	r3, [pc, #200]	@ (8001a24 <__aeabi_dmul+0x314>)
 800195a:	e72f      	b.n	80017bc <__aeabi_dmul+0xac>
 800195c:	2202      	movs	r2, #2
 800195e:	4641      	mov	r1, r8
 8001960:	4311      	orrs	r1, r2
 8001962:	2280      	movs	r2, #128	@ 0x80
 8001964:	0112      	lsls	r2, r2, #4
 8001966:	4694      	mov	ip, r2
 8001968:	002a      	movs	r2, r5
 800196a:	4462      	add	r2, ip
 800196c:	4688      	mov	r8, r1
 800196e:	9201      	str	r2, [sp, #4]
 8001970:	290a      	cmp	r1, #10
 8001972:	dd00      	ble.n	8001976 <__aeabi_dmul+0x266>
 8001974:	e752      	b.n	800181c <__aeabi_dmul+0x10c>
 8001976:	465a      	mov	r2, fp
 8001978:	2000      	movs	r0, #0
 800197a:	9900      	ldr	r1, [sp, #0]
 800197c:	0004      	movs	r4, r0
 800197e:	404a      	eors	r2, r1
 8001980:	4693      	mov	fp, r2
 8001982:	2602      	movs	r6, #2
 8001984:	e70b      	b.n	800179e <__aeabi_dmul+0x8e>
 8001986:	220c      	movs	r2, #12
 8001988:	001d      	movs	r5, r3
 800198a:	2303      	movs	r3, #3
 800198c:	4681      	mov	r9, r0
 800198e:	4690      	mov	r8, r2
 8001990:	9302      	str	r3, [sp, #8]
 8001992:	e6e3      	b.n	800175c <__aeabi_dmul+0x4c>
 8001994:	2300      	movs	r3, #0
 8001996:	469a      	mov	sl, r3
 8001998:	3304      	adds	r3, #4
 800199a:	4698      	mov	r8, r3
 800199c:	3b03      	subs	r3, #3
 800199e:	2500      	movs	r5, #0
 80019a0:	9302      	str	r3, [sp, #8]
 80019a2:	e6db      	b.n	800175c <__aeabi_dmul+0x4c>
 80019a4:	4642      	mov	r2, r8
 80019a6:	3301      	adds	r3, #1
 80019a8:	431a      	orrs	r2, r3
 80019aa:	002b      	movs	r3, r5
 80019ac:	4690      	mov	r8, r2
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	9201      	str	r2, [sp, #4]
 80019b2:	4642      	mov	r2, r8
 80019b4:	2400      	movs	r4, #0
 80019b6:	2000      	movs	r0, #0
 80019b8:	2601      	movs	r6, #1
 80019ba:	2a0a      	cmp	r2, #10
 80019bc:	dc00      	bgt.n	80019c0 <__aeabi_dmul+0x2b0>
 80019be:	e6ea      	b.n	8001796 <__aeabi_dmul+0x86>
 80019c0:	e72c      	b.n	800181c <__aeabi_dmul+0x10c>
 80019c2:	2201      	movs	r2, #1
 80019c4:	1ad2      	subs	r2, r2, r3
 80019c6:	2a38      	cmp	r2, #56	@ 0x38
 80019c8:	dd00      	ble.n	80019cc <__aeabi_dmul+0x2bc>
 80019ca:	e6f4      	b.n	80017b6 <__aeabi_dmul+0xa6>
 80019cc:	2a1f      	cmp	r2, #31
 80019ce:	dc00      	bgt.n	80019d2 <__aeabi_dmul+0x2c2>
 80019d0:	e12a      	b.n	8001c28 <__aeabi_dmul+0x518>
 80019d2:	211f      	movs	r1, #31
 80019d4:	4249      	negs	r1, r1
 80019d6:	1acb      	subs	r3, r1, r3
 80019d8:	0021      	movs	r1, r4
 80019da:	40d9      	lsrs	r1, r3
 80019dc:	000b      	movs	r3, r1
 80019de:	2a20      	cmp	r2, #32
 80019e0:	d005      	beq.n	80019ee <__aeabi_dmul+0x2de>
 80019e2:	4a16      	ldr	r2, [pc, #88]	@ (8001a3c <__aeabi_dmul+0x32c>)
 80019e4:	9d01      	ldr	r5, [sp, #4]
 80019e6:	4694      	mov	ip, r2
 80019e8:	4465      	add	r5, ip
 80019ea:	40ac      	lsls	r4, r5
 80019ec:	4320      	orrs	r0, r4
 80019ee:	1e42      	subs	r2, r0, #1
 80019f0:	4190      	sbcs	r0, r2
 80019f2:	4318      	orrs	r0, r3
 80019f4:	2307      	movs	r3, #7
 80019f6:	0019      	movs	r1, r3
 80019f8:	2400      	movs	r4, #0
 80019fa:	4001      	ands	r1, r0
 80019fc:	4203      	tst	r3, r0
 80019fe:	d00c      	beq.n	8001a1a <__aeabi_dmul+0x30a>
 8001a00:	230f      	movs	r3, #15
 8001a02:	4003      	ands	r3, r0
 8001a04:	2b04      	cmp	r3, #4
 8001a06:	d100      	bne.n	8001a0a <__aeabi_dmul+0x2fa>
 8001a08:	e140      	b.n	8001c8c <__aeabi_dmul+0x57c>
 8001a0a:	1d03      	adds	r3, r0, #4
 8001a0c:	4283      	cmp	r3, r0
 8001a0e:	41a4      	sbcs	r4, r4
 8001a10:	0018      	movs	r0, r3
 8001a12:	4264      	negs	r4, r4
 8001a14:	0761      	lsls	r1, r4, #29
 8001a16:	0264      	lsls	r4, r4, #9
 8001a18:	0b24      	lsrs	r4, r4, #12
 8001a1a:	08c2      	lsrs	r2, r0, #3
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	e6cc      	b.n	80017bc <__aeabi_dmul+0xac>
 8001a22:	46c0      	nop			@ (mov r8, r8)
 8001a24:	000007ff 	.word	0x000007ff
 8001a28:	fffffc01 	.word	0xfffffc01
 8001a2c:	000003ff 	.word	0x000003ff
 8001a30:	feffffff 	.word	0xfeffffff
 8001a34:	000007fe 	.word	0x000007fe
 8001a38:	fffffc0d 	.word	0xfffffc0d
 8001a3c:	0000043e 	.word	0x0000043e
 8001a40:	4649      	mov	r1, r9
 8001a42:	464a      	mov	r2, r9
 8001a44:	0409      	lsls	r1, r1, #16
 8001a46:	0c09      	lsrs	r1, r1, #16
 8001a48:	000d      	movs	r5, r1
 8001a4a:	0c16      	lsrs	r6, r2, #16
 8001a4c:	0c02      	lsrs	r2, r0, #16
 8001a4e:	0400      	lsls	r0, r0, #16
 8001a50:	0c00      	lsrs	r0, r0, #16
 8001a52:	4345      	muls	r5, r0
 8001a54:	46ac      	mov	ip, r5
 8001a56:	0005      	movs	r5, r0
 8001a58:	4375      	muls	r5, r6
 8001a5a:	46a8      	mov	r8, r5
 8001a5c:	0015      	movs	r5, r2
 8001a5e:	000f      	movs	r7, r1
 8001a60:	4375      	muls	r5, r6
 8001a62:	9200      	str	r2, [sp, #0]
 8001a64:	9502      	str	r5, [sp, #8]
 8001a66:	002a      	movs	r2, r5
 8001a68:	9d00      	ldr	r5, [sp, #0]
 8001a6a:	436f      	muls	r7, r5
 8001a6c:	4665      	mov	r5, ip
 8001a6e:	0c2d      	lsrs	r5, r5, #16
 8001a70:	46a9      	mov	r9, r5
 8001a72:	4447      	add	r7, r8
 8001a74:	444f      	add	r7, r9
 8001a76:	45b8      	cmp	r8, r7
 8001a78:	d905      	bls.n	8001a86 <__aeabi_dmul+0x376>
 8001a7a:	0015      	movs	r5, r2
 8001a7c:	2280      	movs	r2, #128	@ 0x80
 8001a7e:	0252      	lsls	r2, r2, #9
 8001a80:	4690      	mov	r8, r2
 8001a82:	4445      	add	r5, r8
 8001a84:	9502      	str	r5, [sp, #8]
 8001a86:	0c3d      	lsrs	r5, r7, #16
 8001a88:	9503      	str	r5, [sp, #12]
 8001a8a:	4665      	mov	r5, ip
 8001a8c:	042d      	lsls	r5, r5, #16
 8001a8e:	043f      	lsls	r7, r7, #16
 8001a90:	0c2d      	lsrs	r5, r5, #16
 8001a92:	46ac      	mov	ip, r5
 8001a94:	003d      	movs	r5, r7
 8001a96:	4465      	add	r5, ip
 8001a98:	9504      	str	r5, [sp, #16]
 8001a9a:	0c25      	lsrs	r5, r4, #16
 8001a9c:	0424      	lsls	r4, r4, #16
 8001a9e:	0c24      	lsrs	r4, r4, #16
 8001aa0:	46ac      	mov	ip, r5
 8001aa2:	0025      	movs	r5, r4
 8001aa4:	4375      	muls	r5, r6
 8001aa6:	46a8      	mov	r8, r5
 8001aa8:	4665      	mov	r5, ip
 8001aaa:	000f      	movs	r7, r1
 8001aac:	4369      	muls	r1, r5
 8001aae:	4441      	add	r1, r8
 8001ab0:	4689      	mov	r9, r1
 8001ab2:	4367      	muls	r7, r4
 8001ab4:	0c39      	lsrs	r1, r7, #16
 8001ab6:	4449      	add	r1, r9
 8001ab8:	436e      	muls	r6, r5
 8001aba:	4588      	cmp	r8, r1
 8001abc:	d903      	bls.n	8001ac6 <__aeabi_dmul+0x3b6>
 8001abe:	2280      	movs	r2, #128	@ 0x80
 8001ac0:	0252      	lsls	r2, r2, #9
 8001ac2:	4690      	mov	r8, r2
 8001ac4:	4446      	add	r6, r8
 8001ac6:	0c0d      	lsrs	r5, r1, #16
 8001ac8:	46a8      	mov	r8, r5
 8001aca:	0035      	movs	r5, r6
 8001acc:	4445      	add	r5, r8
 8001ace:	9505      	str	r5, [sp, #20]
 8001ad0:	9d03      	ldr	r5, [sp, #12]
 8001ad2:	043f      	lsls	r7, r7, #16
 8001ad4:	46a8      	mov	r8, r5
 8001ad6:	0c3f      	lsrs	r7, r7, #16
 8001ad8:	0409      	lsls	r1, r1, #16
 8001ada:	19c9      	adds	r1, r1, r7
 8001adc:	4488      	add	r8, r1
 8001ade:	4645      	mov	r5, r8
 8001ae0:	9503      	str	r5, [sp, #12]
 8001ae2:	4655      	mov	r5, sl
 8001ae4:	042e      	lsls	r6, r5, #16
 8001ae6:	0c36      	lsrs	r6, r6, #16
 8001ae8:	0c2f      	lsrs	r7, r5, #16
 8001aea:	0035      	movs	r5, r6
 8001aec:	4345      	muls	r5, r0
 8001aee:	4378      	muls	r0, r7
 8001af0:	4681      	mov	r9, r0
 8001af2:	0038      	movs	r0, r7
 8001af4:	46a8      	mov	r8, r5
 8001af6:	0c2d      	lsrs	r5, r5, #16
 8001af8:	46aa      	mov	sl, r5
 8001afa:	9a00      	ldr	r2, [sp, #0]
 8001afc:	4350      	muls	r0, r2
 8001afe:	4372      	muls	r2, r6
 8001b00:	444a      	add	r2, r9
 8001b02:	4452      	add	r2, sl
 8001b04:	4591      	cmp	r9, r2
 8001b06:	d903      	bls.n	8001b10 <__aeabi_dmul+0x400>
 8001b08:	2580      	movs	r5, #128	@ 0x80
 8001b0a:	026d      	lsls	r5, r5, #9
 8001b0c:	46a9      	mov	r9, r5
 8001b0e:	4448      	add	r0, r9
 8001b10:	0c15      	lsrs	r5, r2, #16
 8001b12:	46a9      	mov	r9, r5
 8001b14:	4645      	mov	r5, r8
 8001b16:	042d      	lsls	r5, r5, #16
 8001b18:	0c2d      	lsrs	r5, r5, #16
 8001b1a:	46a8      	mov	r8, r5
 8001b1c:	4665      	mov	r5, ip
 8001b1e:	437d      	muls	r5, r7
 8001b20:	0412      	lsls	r2, r2, #16
 8001b22:	4448      	add	r0, r9
 8001b24:	4490      	add	r8, r2
 8001b26:	46a9      	mov	r9, r5
 8001b28:	0032      	movs	r2, r6
 8001b2a:	4665      	mov	r5, ip
 8001b2c:	4362      	muls	r2, r4
 8001b2e:	436e      	muls	r6, r5
 8001b30:	437c      	muls	r4, r7
 8001b32:	0c17      	lsrs	r7, r2, #16
 8001b34:	1936      	adds	r6, r6, r4
 8001b36:	19bf      	adds	r7, r7, r6
 8001b38:	42bc      	cmp	r4, r7
 8001b3a:	d903      	bls.n	8001b44 <__aeabi_dmul+0x434>
 8001b3c:	2480      	movs	r4, #128	@ 0x80
 8001b3e:	0264      	lsls	r4, r4, #9
 8001b40:	46a4      	mov	ip, r4
 8001b42:	44e1      	add	r9, ip
 8001b44:	9c02      	ldr	r4, [sp, #8]
 8001b46:	9e03      	ldr	r6, [sp, #12]
 8001b48:	46a4      	mov	ip, r4
 8001b4a:	9d05      	ldr	r5, [sp, #20]
 8001b4c:	4466      	add	r6, ip
 8001b4e:	428e      	cmp	r6, r1
 8001b50:	4189      	sbcs	r1, r1
 8001b52:	46ac      	mov	ip, r5
 8001b54:	0412      	lsls	r2, r2, #16
 8001b56:	043c      	lsls	r4, r7, #16
 8001b58:	0c12      	lsrs	r2, r2, #16
 8001b5a:	18a2      	adds	r2, r4, r2
 8001b5c:	4462      	add	r2, ip
 8001b5e:	4249      	negs	r1, r1
 8001b60:	1854      	adds	r4, r2, r1
 8001b62:	4446      	add	r6, r8
 8001b64:	46a4      	mov	ip, r4
 8001b66:	4546      	cmp	r6, r8
 8001b68:	41a4      	sbcs	r4, r4
 8001b6a:	4682      	mov	sl, r0
 8001b6c:	4264      	negs	r4, r4
 8001b6e:	46a0      	mov	r8, r4
 8001b70:	42aa      	cmp	r2, r5
 8001b72:	4192      	sbcs	r2, r2
 8001b74:	458c      	cmp	ip, r1
 8001b76:	4189      	sbcs	r1, r1
 8001b78:	44e2      	add	sl, ip
 8001b7a:	44d0      	add	r8, sl
 8001b7c:	4249      	negs	r1, r1
 8001b7e:	4252      	negs	r2, r2
 8001b80:	430a      	orrs	r2, r1
 8001b82:	45a0      	cmp	r8, r4
 8001b84:	41a4      	sbcs	r4, r4
 8001b86:	4582      	cmp	sl, r0
 8001b88:	4189      	sbcs	r1, r1
 8001b8a:	4264      	negs	r4, r4
 8001b8c:	4249      	negs	r1, r1
 8001b8e:	430c      	orrs	r4, r1
 8001b90:	4641      	mov	r1, r8
 8001b92:	0c3f      	lsrs	r7, r7, #16
 8001b94:	19d2      	adds	r2, r2, r7
 8001b96:	1912      	adds	r2, r2, r4
 8001b98:	0dcc      	lsrs	r4, r1, #23
 8001b9a:	9904      	ldr	r1, [sp, #16]
 8001b9c:	0270      	lsls	r0, r6, #9
 8001b9e:	4308      	orrs	r0, r1
 8001ba0:	1e41      	subs	r1, r0, #1
 8001ba2:	4188      	sbcs	r0, r1
 8001ba4:	4641      	mov	r1, r8
 8001ba6:	444a      	add	r2, r9
 8001ba8:	0df6      	lsrs	r6, r6, #23
 8001baa:	0252      	lsls	r2, r2, #9
 8001bac:	4330      	orrs	r0, r6
 8001bae:	0249      	lsls	r1, r1, #9
 8001bb0:	4314      	orrs	r4, r2
 8001bb2:	4308      	orrs	r0, r1
 8001bb4:	01d2      	lsls	r2, r2, #7
 8001bb6:	d535      	bpl.n	8001c24 <__aeabi_dmul+0x514>
 8001bb8:	2201      	movs	r2, #1
 8001bba:	0843      	lsrs	r3, r0, #1
 8001bbc:	4002      	ands	r2, r0
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	07e0      	lsls	r0, r4, #31
 8001bc2:	4318      	orrs	r0, r3
 8001bc4:	0864      	lsrs	r4, r4, #1
 8001bc6:	e634      	b.n	8001832 <__aeabi_dmul+0x122>
 8001bc8:	9b00      	ldr	r3, [sp, #0]
 8001bca:	46a2      	mov	sl, r4
 8001bcc:	469b      	mov	fp, r3
 8001bce:	4681      	mov	r9, r0
 8001bd0:	2480      	movs	r4, #128	@ 0x80
 8001bd2:	4653      	mov	r3, sl
 8001bd4:	0324      	lsls	r4, r4, #12
 8001bd6:	431c      	orrs	r4, r3
 8001bd8:	0324      	lsls	r4, r4, #12
 8001bda:	464a      	mov	r2, r9
 8001bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8001c98 <__aeabi_dmul+0x588>)
 8001bde:	0b24      	lsrs	r4, r4, #12
 8001be0:	e5ec      	b.n	80017bc <__aeabi_dmul+0xac>
 8001be2:	f000 f933 	bl	8001e4c <__clzsi2>
 8001be6:	2315      	movs	r3, #21
 8001be8:	469c      	mov	ip, r3
 8001bea:	4484      	add	ip, r0
 8001bec:	0002      	movs	r2, r0
 8001bee:	4663      	mov	r3, ip
 8001bf0:	3220      	adds	r2, #32
 8001bf2:	2b1c      	cmp	r3, #28
 8001bf4:	dc00      	bgt.n	8001bf8 <__aeabi_dmul+0x4e8>
 8001bf6:	e684      	b.n	8001902 <__aeabi_dmul+0x1f2>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	4699      	mov	r9, r3
 8001bfc:	0023      	movs	r3, r4
 8001bfe:	3808      	subs	r0, #8
 8001c00:	4083      	lsls	r3, r0
 8001c02:	469a      	mov	sl, r3
 8001c04:	e68e      	b.n	8001924 <__aeabi_dmul+0x214>
 8001c06:	f000 f921 	bl	8001e4c <__clzsi2>
 8001c0a:	0002      	movs	r2, r0
 8001c0c:	0003      	movs	r3, r0
 8001c0e:	3215      	adds	r2, #21
 8001c10:	3320      	adds	r3, #32
 8001c12:	2a1c      	cmp	r2, #28
 8001c14:	dc00      	bgt.n	8001c18 <__aeabi_dmul+0x508>
 8001c16:	e64e      	b.n	80018b6 <__aeabi_dmul+0x1a6>
 8001c18:	0002      	movs	r2, r0
 8001c1a:	0034      	movs	r4, r6
 8001c1c:	3a08      	subs	r2, #8
 8001c1e:	2000      	movs	r0, #0
 8001c20:	4094      	lsls	r4, r2
 8001c22:	e652      	b.n	80018ca <__aeabi_dmul+0x1ba>
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	e604      	b.n	8001832 <__aeabi_dmul+0x122>
 8001c28:	4b1c      	ldr	r3, [pc, #112]	@ (8001c9c <__aeabi_dmul+0x58c>)
 8001c2a:	0021      	movs	r1, r4
 8001c2c:	469c      	mov	ip, r3
 8001c2e:	0003      	movs	r3, r0
 8001c30:	9d01      	ldr	r5, [sp, #4]
 8001c32:	40d3      	lsrs	r3, r2
 8001c34:	4465      	add	r5, ip
 8001c36:	40a9      	lsls	r1, r5
 8001c38:	4319      	orrs	r1, r3
 8001c3a:	0003      	movs	r3, r0
 8001c3c:	40ab      	lsls	r3, r5
 8001c3e:	1e58      	subs	r0, r3, #1
 8001c40:	4183      	sbcs	r3, r0
 8001c42:	4319      	orrs	r1, r3
 8001c44:	0008      	movs	r0, r1
 8001c46:	40d4      	lsrs	r4, r2
 8001c48:	074b      	lsls	r3, r1, #29
 8001c4a:	d009      	beq.n	8001c60 <__aeabi_dmul+0x550>
 8001c4c:	230f      	movs	r3, #15
 8001c4e:	400b      	ands	r3, r1
 8001c50:	2b04      	cmp	r3, #4
 8001c52:	d005      	beq.n	8001c60 <__aeabi_dmul+0x550>
 8001c54:	1d0b      	adds	r3, r1, #4
 8001c56:	428b      	cmp	r3, r1
 8001c58:	4180      	sbcs	r0, r0
 8001c5a:	4240      	negs	r0, r0
 8001c5c:	1824      	adds	r4, r4, r0
 8001c5e:	0018      	movs	r0, r3
 8001c60:	0223      	lsls	r3, r4, #8
 8001c62:	d400      	bmi.n	8001c66 <__aeabi_dmul+0x556>
 8001c64:	e6d6      	b.n	8001a14 <__aeabi_dmul+0x304>
 8001c66:	2301      	movs	r3, #1
 8001c68:	2400      	movs	r4, #0
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	e5a6      	b.n	80017bc <__aeabi_dmul+0xac>
 8001c6e:	290f      	cmp	r1, #15
 8001c70:	d1aa      	bne.n	8001bc8 <__aeabi_dmul+0x4b8>
 8001c72:	2380      	movs	r3, #128	@ 0x80
 8001c74:	4652      	mov	r2, sl
 8001c76:	031b      	lsls	r3, r3, #12
 8001c78:	421a      	tst	r2, r3
 8001c7a:	d0a9      	beq.n	8001bd0 <__aeabi_dmul+0x4c0>
 8001c7c:	421c      	tst	r4, r3
 8001c7e:	d1a7      	bne.n	8001bd0 <__aeabi_dmul+0x4c0>
 8001c80:	431c      	orrs	r4, r3
 8001c82:	9b00      	ldr	r3, [sp, #0]
 8001c84:	0002      	movs	r2, r0
 8001c86:	469b      	mov	fp, r3
 8001c88:	4b03      	ldr	r3, [pc, #12]	@ (8001c98 <__aeabi_dmul+0x588>)
 8001c8a:	e597      	b.n	80017bc <__aeabi_dmul+0xac>
 8001c8c:	2400      	movs	r4, #0
 8001c8e:	e6c1      	b.n	8001a14 <__aeabi_dmul+0x304>
 8001c90:	2400      	movs	r4, #0
 8001c92:	4b01      	ldr	r3, [pc, #4]	@ (8001c98 <__aeabi_dmul+0x588>)
 8001c94:	0022      	movs	r2, r4
 8001c96:	e591      	b.n	80017bc <__aeabi_dmul+0xac>
 8001c98:	000007ff 	.word	0x000007ff
 8001c9c:	0000041e 	.word	0x0000041e

08001ca0 <__aeabi_i2d>:
 8001ca0:	b570      	push	{r4, r5, r6, lr}
 8001ca2:	2800      	cmp	r0, #0
 8001ca4:	d016      	beq.n	8001cd4 <__aeabi_i2d+0x34>
 8001ca6:	17c3      	asrs	r3, r0, #31
 8001ca8:	18c5      	adds	r5, r0, r3
 8001caa:	405d      	eors	r5, r3
 8001cac:	0fc4      	lsrs	r4, r0, #31
 8001cae:	0028      	movs	r0, r5
 8001cb0:	f000 f8cc 	bl	8001e4c <__clzsi2>
 8001cb4:	4b10      	ldr	r3, [pc, #64]	@ (8001cf8 <__aeabi_i2d+0x58>)
 8001cb6:	1a1b      	subs	r3, r3, r0
 8001cb8:	055b      	lsls	r3, r3, #21
 8001cba:	0d5b      	lsrs	r3, r3, #21
 8001cbc:	280a      	cmp	r0, #10
 8001cbe:	dc14      	bgt.n	8001cea <__aeabi_i2d+0x4a>
 8001cc0:	0002      	movs	r2, r0
 8001cc2:	002e      	movs	r6, r5
 8001cc4:	3215      	adds	r2, #21
 8001cc6:	4096      	lsls	r6, r2
 8001cc8:	220b      	movs	r2, #11
 8001cca:	1a12      	subs	r2, r2, r0
 8001ccc:	40d5      	lsrs	r5, r2
 8001cce:	032d      	lsls	r5, r5, #12
 8001cd0:	0b2d      	lsrs	r5, r5, #12
 8001cd2:	e003      	b.n	8001cdc <__aeabi_i2d+0x3c>
 8001cd4:	2400      	movs	r4, #0
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	2500      	movs	r5, #0
 8001cda:	2600      	movs	r6, #0
 8001cdc:	051b      	lsls	r3, r3, #20
 8001cde:	432b      	orrs	r3, r5
 8001ce0:	07e4      	lsls	r4, r4, #31
 8001ce2:	4323      	orrs	r3, r4
 8001ce4:	0030      	movs	r0, r6
 8001ce6:	0019      	movs	r1, r3
 8001ce8:	bd70      	pop	{r4, r5, r6, pc}
 8001cea:	380b      	subs	r0, #11
 8001cec:	4085      	lsls	r5, r0
 8001cee:	032d      	lsls	r5, r5, #12
 8001cf0:	2600      	movs	r6, #0
 8001cf2:	0b2d      	lsrs	r5, r5, #12
 8001cf4:	e7f2      	b.n	8001cdc <__aeabi_i2d+0x3c>
 8001cf6:	46c0      	nop			@ (mov r8, r8)
 8001cf8:	0000041e 	.word	0x0000041e

08001cfc <__aeabi_ui2d>:
 8001cfc:	b510      	push	{r4, lr}
 8001cfe:	1e04      	subs	r4, r0, #0
 8001d00:	d010      	beq.n	8001d24 <__aeabi_ui2d+0x28>
 8001d02:	f000 f8a3 	bl	8001e4c <__clzsi2>
 8001d06:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <__aeabi_ui2d+0x44>)
 8001d08:	1a1b      	subs	r3, r3, r0
 8001d0a:	055b      	lsls	r3, r3, #21
 8001d0c:	0d5b      	lsrs	r3, r3, #21
 8001d0e:	280a      	cmp	r0, #10
 8001d10:	dc0f      	bgt.n	8001d32 <__aeabi_ui2d+0x36>
 8001d12:	220b      	movs	r2, #11
 8001d14:	0021      	movs	r1, r4
 8001d16:	1a12      	subs	r2, r2, r0
 8001d18:	40d1      	lsrs	r1, r2
 8001d1a:	3015      	adds	r0, #21
 8001d1c:	030a      	lsls	r2, r1, #12
 8001d1e:	4084      	lsls	r4, r0
 8001d20:	0b12      	lsrs	r2, r2, #12
 8001d22:	e001      	b.n	8001d28 <__aeabi_ui2d+0x2c>
 8001d24:	2300      	movs	r3, #0
 8001d26:	2200      	movs	r2, #0
 8001d28:	051b      	lsls	r3, r3, #20
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	0020      	movs	r0, r4
 8001d2e:	0019      	movs	r1, r3
 8001d30:	bd10      	pop	{r4, pc}
 8001d32:	0022      	movs	r2, r4
 8001d34:	380b      	subs	r0, #11
 8001d36:	4082      	lsls	r2, r0
 8001d38:	0312      	lsls	r2, r2, #12
 8001d3a:	2400      	movs	r4, #0
 8001d3c:	0b12      	lsrs	r2, r2, #12
 8001d3e:	e7f3      	b.n	8001d28 <__aeabi_ui2d+0x2c>
 8001d40:	0000041e 	.word	0x0000041e

08001d44 <__aeabi_d2f>:
 8001d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d46:	004b      	lsls	r3, r1, #1
 8001d48:	030f      	lsls	r7, r1, #12
 8001d4a:	0d5b      	lsrs	r3, r3, #21
 8001d4c:	4c3b      	ldr	r4, [pc, #236]	@ (8001e3c <__aeabi_d2f+0xf8>)
 8001d4e:	0f45      	lsrs	r5, r0, #29
 8001d50:	b083      	sub	sp, #12
 8001d52:	0a7f      	lsrs	r7, r7, #9
 8001d54:	1c5e      	adds	r6, r3, #1
 8001d56:	432f      	orrs	r7, r5
 8001d58:	9000      	str	r0, [sp, #0]
 8001d5a:	9101      	str	r1, [sp, #4]
 8001d5c:	0fca      	lsrs	r2, r1, #31
 8001d5e:	00c5      	lsls	r5, r0, #3
 8001d60:	4226      	tst	r6, r4
 8001d62:	d00b      	beq.n	8001d7c <__aeabi_d2f+0x38>
 8001d64:	4936      	ldr	r1, [pc, #216]	@ (8001e40 <__aeabi_d2f+0xfc>)
 8001d66:	185c      	adds	r4, r3, r1
 8001d68:	2cfe      	cmp	r4, #254	@ 0xfe
 8001d6a:	dd13      	ble.n	8001d94 <__aeabi_d2f+0x50>
 8001d6c:	20ff      	movs	r0, #255	@ 0xff
 8001d6e:	2300      	movs	r3, #0
 8001d70:	05c0      	lsls	r0, r0, #23
 8001d72:	4318      	orrs	r0, r3
 8001d74:	07d2      	lsls	r2, r2, #31
 8001d76:	4310      	orrs	r0, r2
 8001d78:	b003      	add	sp, #12
 8001d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <__aeabi_d2f+0x42>
 8001d80:	2000      	movs	r0, #0
 8001d82:	2300      	movs	r3, #0
 8001d84:	e7f4      	b.n	8001d70 <__aeabi_d2f+0x2c>
 8001d86:	433d      	orrs	r5, r7
 8001d88:	d0f0      	beq.n	8001d6c <__aeabi_d2f+0x28>
 8001d8a:	2380      	movs	r3, #128	@ 0x80
 8001d8c:	03db      	lsls	r3, r3, #15
 8001d8e:	20ff      	movs	r0, #255	@ 0xff
 8001d90:	433b      	orrs	r3, r7
 8001d92:	e7ed      	b.n	8001d70 <__aeabi_d2f+0x2c>
 8001d94:	2c00      	cmp	r4, #0
 8001d96:	dd14      	ble.n	8001dc2 <__aeabi_d2f+0x7e>
 8001d98:	9b00      	ldr	r3, [sp, #0]
 8001d9a:	00ff      	lsls	r7, r7, #3
 8001d9c:	019b      	lsls	r3, r3, #6
 8001d9e:	1e58      	subs	r0, r3, #1
 8001da0:	4183      	sbcs	r3, r0
 8001da2:	0f69      	lsrs	r1, r5, #29
 8001da4:	433b      	orrs	r3, r7
 8001da6:	430b      	orrs	r3, r1
 8001da8:	0759      	lsls	r1, r3, #29
 8001daa:	d041      	beq.n	8001e30 <__aeabi_d2f+0xec>
 8001dac:	210f      	movs	r1, #15
 8001dae:	4019      	ands	r1, r3
 8001db0:	2904      	cmp	r1, #4
 8001db2:	d028      	beq.n	8001e06 <__aeabi_d2f+0xc2>
 8001db4:	3304      	adds	r3, #4
 8001db6:	0159      	lsls	r1, r3, #5
 8001db8:	d525      	bpl.n	8001e06 <__aeabi_d2f+0xc2>
 8001dba:	3401      	adds	r4, #1
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	b2e0      	uxtb	r0, r4
 8001dc0:	e7d6      	b.n	8001d70 <__aeabi_d2f+0x2c>
 8001dc2:	0021      	movs	r1, r4
 8001dc4:	3117      	adds	r1, #23
 8001dc6:	dbdb      	blt.n	8001d80 <__aeabi_d2f+0x3c>
 8001dc8:	2180      	movs	r1, #128	@ 0x80
 8001dca:	201e      	movs	r0, #30
 8001dcc:	0409      	lsls	r1, r1, #16
 8001dce:	4339      	orrs	r1, r7
 8001dd0:	1b00      	subs	r0, r0, r4
 8001dd2:	281f      	cmp	r0, #31
 8001dd4:	dd1b      	ble.n	8001e0e <__aeabi_d2f+0xca>
 8001dd6:	2602      	movs	r6, #2
 8001dd8:	4276      	negs	r6, r6
 8001dda:	1b34      	subs	r4, r6, r4
 8001ddc:	000e      	movs	r6, r1
 8001dde:	40e6      	lsrs	r6, r4
 8001de0:	0034      	movs	r4, r6
 8001de2:	2820      	cmp	r0, #32
 8001de4:	d004      	beq.n	8001df0 <__aeabi_d2f+0xac>
 8001de6:	4817      	ldr	r0, [pc, #92]	@ (8001e44 <__aeabi_d2f+0x100>)
 8001de8:	4684      	mov	ip, r0
 8001dea:	4463      	add	r3, ip
 8001dec:	4099      	lsls	r1, r3
 8001dee:	430d      	orrs	r5, r1
 8001df0:	002b      	movs	r3, r5
 8001df2:	1e59      	subs	r1, r3, #1
 8001df4:	418b      	sbcs	r3, r1
 8001df6:	4323      	orrs	r3, r4
 8001df8:	0759      	lsls	r1, r3, #29
 8001dfa:	d015      	beq.n	8001e28 <__aeabi_d2f+0xe4>
 8001dfc:	210f      	movs	r1, #15
 8001dfe:	2400      	movs	r4, #0
 8001e00:	4019      	ands	r1, r3
 8001e02:	2904      	cmp	r1, #4
 8001e04:	d117      	bne.n	8001e36 <__aeabi_d2f+0xf2>
 8001e06:	019b      	lsls	r3, r3, #6
 8001e08:	0a5b      	lsrs	r3, r3, #9
 8001e0a:	b2e0      	uxtb	r0, r4
 8001e0c:	e7b0      	b.n	8001d70 <__aeabi_d2f+0x2c>
 8001e0e:	4c0e      	ldr	r4, [pc, #56]	@ (8001e48 <__aeabi_d2f+0x104>)
 8001e10:	191c      	adds	r4, r3, r4
 8001e12:	002b      	movs	r3, r5
 8001e14:	40a5      	lsls	r5, r4
 8001e16:	40c3      	lsrs	r3, r0
 8001e18:	40a1      	lsls	r1, r4
 8001e1a:	1e68      	subs	r0, r5, #1
 8001e1c:	4185      	sbcs	r5, r0
 8001e1e:	4329      	orrs	r1, r5
 8001e20:	430b      	orrs	r3, r1
 8001e22:	2400      	movs	r4, #0
 8001e24:	0759      	lsls	r1, r3, #29
 8001e26:	d1c1      	bne.n	8001dac <__aeabi_d2f+0x68>
 8001e28:	019b      	lsls	r3, r3, #6
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	0a5b      	lsrs	r3, r3, #9
 8001e2e:	e79f      	b.n	8001d70 <__aeabi_d2f+0x2c>
 8001e30:	08db      	lsrs	r3, r3, #3
 8001e32:	b2e0      	uxtb	r0, r4
 8001e34:	e79c      	b.n	8001d70 <__aeabi_d2f+0x2c>
 8001e36:	3304      	adds	r3, #4
 8001e38:	e7e5      	b.n	8001e06 <__aeabi_d2f+0xc2>
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	000007fe 	.word	0x000007fe
 8001e40:	fffffc80 	.word	0xfffffc80
 8001e44:	fffffca2 	.word	0xfffffca2
 8001e48:	fffffc82 	.word	0xfffffc82

08001e4c <__clzsi2>:
 8001e4c:	211c      	movs	r1, #28
 8001e4e:	2301      	movs	r3, #1
 8001e50:	041b      	lsls	r3, r3, #16
 8001e52:	4298      	cmp	r0, r3
 8001e54:	d301      	bcc.n	8001e5a <__clzsi2+0xe>
 8001e56:	0c00      	lsrs	r0, r0, #16
 8001e58:	3910      	subs	r1, #16
 8001e5a:	0a1b      	lsrs	r3, r3, #8
 8001e5c:	4298      	cmp	r0, r3
 8001e5e:	d301      	bcc.n	8001e64 <__clzsi2+0x18>
 8001e60:	0a00      	lsrs	r0, r0, #8
 8001e62:	3908      	subs	r1, #8
 8001e64:	091b      	lsrs	r3, r3, #4
 8001e66:	4298      	cmp	r0, r3
 8001e68:	d301      	bcc.n	8001e6e <__clzsi2+0x22>
 8001e6a:	0900      	lsrs	r0, r0, #4
 8001e6c:	3904      	subs	r1, #4
 8001e6e:	a202      	add	r2, pc, #8	@ (adr r2, 8001e78 <__clzsi2+0x2c>)
 8001e70:	5c10      	ldrb	r0, [r2, r0]
 8001e72:	1840      	adds	r0, r0, r1
 8001e74:	4770      	bx	lr
 8001e76:	46c0      	nop			@ (mov r8, r8)
 8001e78:	02020304 	.word	0x02020304
 8001e7c:	01010101 	.word	0x01010101
	...

08001e88 <AS5600_Create>:
  */
AS5600Handle_Typedef *AS5600_Create(I2C_HandleTypeDef *hi2c,
									uint8_t i2cAddr,
									float MaxAngle,
									float MinAngle)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	603b      	str	r3, [r7, #0]
 8001e94:	230b      	movs	r3, #11
 8001e96:	18fb      	adds	r3, r7, r3
 8001e98:	1c0a      	adds	r2, r1, #0
 8001e9a:	701a      	strb	r2, [r3, #0]
	if(MaxAngle > 360.0f)
 8001e9c:	492b      	ldr	r1, [pc, #172]	@ (8001f4c <AS5600_Create+0xc4>)
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7fe f9f6 	bl	8000290 <__aeabi_fcmpgt>
 8001ea4:	1e03      	subs	r3, r0, #0
 8001ea6:	d005      	beq.n	8001eb4 <AS5600_Create+0x2c>
	{
		printf("Invalid max angle");
 8001ea8:	4b29      	ldr	r3, [pc, #164]	@ (8001f50 <AS5600_Create+0xc8>)
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f004 facc 	bl	8006448 <iprintf>
		return NULL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	e047      	b.n	8001f44 <AS5600_Create+0xbc>
	}

	if(MaxAngle < 0.0f)
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7fe f9d6 	bl	8000268 <__aeabi_fcmplt>
 8001ebc:	1e03      	subs	r3, r0, #0
 8001ebe:	d005      	beq.n	8001ecc <AS5600_Create+0x44>
	{
		printf("Invalid min angle");
 8001ec0:	4b24      	ldr	r3, [pc, #144]	@ (8001f54 <AS5600_Create+0xcc>)
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	f004 fac0 	bl	8006448 <iprintf>
		return NULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	e03b      	b.n	8001f44 <AS5600_Create+0xbc>
	}

	if(MinAngle > MaxAngle)
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	6838      	ldr	r0, [r7, #0]
 8001ed0:	f7fe f9de 	bl	8000290 <__aeabi_fcmpgt>
 8001ed4:	1e03      	subs	r3, r0, #0
 8001ed6:	d005      	beq.n	8001ee4 <AS5600_Create+0x5c>
	{
		printf("Invalid min/max angle");
 8001ed8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f58 <AS5600_Create+0xd0>)
 8001eda:	0018      	movs	r0, r3
 8001edc:	f004 fab4 	bl	8006448 <iprintf>
		return NULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	e02f      	b.n	8001f44 <AS5600_Create+0xbc>
	}

	AS5600Handle_Typedef *pAS = (AS5600Handle_Typedef *)calloc(1, sizeof(AS5600Handle_Typedef));
 8001ee4:	2138      	movs	r1, #56	@ 0x38
 8001ee6:	2001      	movs	r0, #1
 8001ee8:	f004 f900 	bl	80060ec <calloc>
 8001eec:	0003      	movs	r3, r0
 8001eee:	617b      	str	r3, [r7, #20]

	if (pAS == NULL)
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d105      	bne.n	8001f02 <AS5600_Create+0x7a>
	{
		printf("calloc fail");
 8001ef6:	4b19      	ldr	r3, [pc, #100]	@ (8001f5c <AS5600_Create+0xd4>)
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f004 faa5 	bl	8006448 <iprintf>
		return NULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	e020      	b.n	8001f44 <AS5600_Create+0xbc>
	}

	pAS->htim = (TIM_HandleTypeDef *)calloc(1, sizeof(TIM_HandleTypeDef));
 8001f02:	2148      	movs	r1, #72	@ 0x48
 8001f04:	2001      	movs	r0, #1
 8001f06:	f004 f8f1 	bl	80060ec <calloc>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	001a      	movs	r2, r3
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	605a      	str	r2, [r3, #4]

	if (pAS->htim == NULL)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d105      	bne.n	8001f26 <AS5600_Create+0x9e>
	{
		printf("calloc fail");
 8001f1a:	4b10      	ldr	r3, [pc, #64]	@ (8001f5c <AS5600_Create+0xd4>)
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f004 fa93 	bl	8006448 <iprintf>
		return NULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	e00e      	b.n	8001f44 <AS5600_Create+0xbc>
	}


	pAS->hi2c = hi2c;
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	601a      	str	r2, [r3, #0]
	pAS->I2CAddress = i2cAddr;
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	220b      	movs	r2, #11
 8001f30:	18ba      	adds	r2, r7, r2
 8001f32:	7812      	ldrb	r2, [r2, #0]
 8001f34:	721a      	strb	r2, [r3, #8]
	pAS->MaxAngle = MaxAngle;
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	60da      	str	r2, [r3, #12]
	pAS->MinAngle = MinAngle;
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	611a      	str	r2, [r3, #16]


	return pAS;
 8001f42:	697b      	ldr	r3, [r7, #20]
}
 8001f44:	0018      	movs	r0, r3
 8001f46:	46bd      	mov	sp, r7
 8001f48:	b006      	add	sp, #24
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	43b40000 	.word	0x43b40000
 8001f50:	08007408 	.word	0x08007408
 8001f54:	0800741c 	.word	0x0800741c
 8001f58:	08007430 	.word	0x08007430
 8001f5c:	08007448 	.word	0x08007448

08001f60 <AS5600_Configure>:
							eConf_OutputStage OUTS,
							eConf_PWMFrequency PWMF,
							eConf_SlowFilter SF,
							eConf_FastFilterThreshold FTH,
							eConf_Watchdog WD)
{
 8001f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f62:	b089      	sub	sp, #36	@ 0x24
 8001f64:	af04      	add	r7, sp, #16
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	000c      	movs	r4, r1
 8001f6a:	0010      	movs	r0, r2
 8001f6c:	0019      	movs	r1, r3
 8001f6e:	1cfb      	adds	r3, r7, #3
 8001f70:	1c22      	adds	r2, r4, #0
 8001f72:	701a      	strb	r2, [r3, #0]
 8001f74:	1cbb      	adds	r3, r7, #2
 8001f76:	1c02      	adds	r2, r0, #0
 8001f78:	701a      	strb	r2, [r3, #0]
 8001f7a:	1c7b      	adds	r3, r7, #1
 8001f7c:	1c0a      	adds	r2, r1, #0
 8001f7e:	701a      	strb	r2, [r3, #0]
	if(pAS == NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <AS5600_Configure+0x2a>
	{
		return AS5600_NULL_POINTER;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e0d8      	b.n	800213c <AS5600_Configure+0x1dc>
	}

	pAS->Config.PowerMode = PM;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	1cfa      	adds	r2, r7, #3
 8001f8e:	2130      	movs	r1, #48	@ 0x30
 8001f90:	7812      	ldrb	r2, [r2, #0]
 8001f92:	545a      	strb	r2, [r3, r1]
	pAS->Config.Hysteresis = HYST;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	1cba      	adds	r2, r7, #2
 8001f98:	2131      	movs	r1, #49	@ 0x31
 8001f9a:	7812      	ldrb	r2, [r2, #0]
 8001f9c:	545a      	strb	r2, [r3, r1]
	pAS->Config.OutputStage = OUTS;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	1c7a      	adds	r2, r7, #1
 8001fa2:	2132      	movs	r1, #50	@ 0x32
 8001fa4:	7812      	ldrb	r2, [r2, #0]
 8001fa6:	545a      	strb	r2, [r3, r1]
	pAS->Config.PWMFrequency = PWMF;
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	2320      	movs	r3, #32
 8001fac:	2008      	movs	r0, #8
 8001fae:	181b      	adds	r3, r3, r0
 8001fb0:	19db      	adds	r3, r3, r7
 8001fb2:	2133      	movs	r1, #51	@ 0x33
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	5453      	strb	r3, [r2, r1]
	pAS->Config.SlowFilter = SF;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2224      	movs	r2, #36	@ 0x24
 8001fbc:	1812      	adds	r2, r2, r0
 8001fbe:	19d2      	adds	r2, r2, r7
 8001fc0:	2134      	movs	r1, #52	@ 0x34
 8001fc2:	7812      	ldrb	r2, [r2, #0]
 8001fc4:	545a      	strb	r2, [r3, r1]
	pAS->Config.FastFilterTreshold = FTH;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2228      	movs	r2, #40	@ 0x28
 8001fca:	1812      	adds	r2, r2, r0
 8001fcc:	19d2      	adds	r2, r2, r7
 8001fce:	2135      	movs	r1, #53	@ 0x35
 8001fd0:	7812      	ldrb	r2, [r2, #0]
 8001fd2:	545a      	strb	r2, [r3, r1]
	pAS->Config.Watchdog = WD;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	222c      	movs	r2, #44	@ 0x2c
 8001fd8:	1812      	adds	r2, r2, r0
 8001fda:	19d2      	adds	r2, r2, r7
 8001fdc:	2136      	movs	r1, #54	@ 0x36
 8001fde:	7812      	ldrb	r2, [r2, #0]
 8001fe0:	545a      	strb	r2, [r3, r1]

	if (pAS->Config.OutputStage == PWM)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2232      	movs	r2, #50	@ 0x32
 8001fe6:	5c9b      	ldrb	r3, [r3, r2]
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d10f      	bne.n	800200c <AS5600_Configure+0xac>
	{
		AS5600_TimerInit(pAS);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	0018      	movs	r0, r3
 8001ff0:	f000 fab0 	bl	8002554 <AS5600_TimerInit>
		HAL_TIM_IC_Start(pAS->htim, TIM_CHANNEL_1);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f002 fe5e 	bl	8004cbc <HAL_TIM_IC_Start>
		HAL_TIM_IC_Start(pAS->htim, TIM_CHANNEL_2);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2104      	movs	r1, #4
 8002006:	0018      	movs	r0, r3
 8002008:	f002 fe58 	bl	8004cbc <HAL_TIM_IC_Start>
	}

	uint16_t temp16_t = 0;
 800200c:	210e      	movs	r1, #14
 800200e:	187b      	adds	r3, r7, r1
 8002010:	2200      	movs	r2, #0
 8002012:	801a      	strh	r2, [r3, #0]

	temp16_t |= ((0x0001 & (uint16_t)pAS->Config.Watchdog) << 13);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2236      	movs	r2, #54	@ 0x36
 8002018:	5c9b      	ldrb	r3, [r3, r2]
 800201a:	035b      	lsls	r3, r3, #13
 800201c:	b21a      	sxth	r2, r3
 800201e:	2380      	movs	r3, #128	@ 0x80
 8002020:	019b      	lsls	r3, r3, #6
 8002022:	4013      	ands	r3, r2
 8002024:	b21a      	sxth	r2, r3
 8002026:	187b      	adds	r3, r7, r1
 8002028:	2000      	movs	r0, #0
 800202a:	5e1b      	ldrsh	r3, [r3, r0]
 800202c:	4313      	orrs	r3, r2
 800202e:	b21a      	sxth	r2, r3
 8002030:	187b      	adds	r3, r7, r1
 8002032:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0007 & (uint16_t)pAS->Config.FastFilterTreshold) << 10);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2235      	movs	r2, #53	@ 0x35
 8002038:	5c9b      	ldrb	r3, [r3, r2]
 800203a:	029b      	lsls	r3, r3, #10
 800203c:	b21a      	sxth	r2, r3
 800203e:	23e0      	movs	r3, #224	@ 0xe0
 8002040:	015b      	lsls	r3, r3, #5
 8002042:	4013      	ands	r3, r2
 8002044:	b21a      	sxth	r2, r3
 8002046:	187b      	adds	r3, r7, r1
 8002048:	2000      	movs	r0, #0
 800204a:	5e1b      	ldrsh	r3, [r3, r0]
 800204c:	4313      	orrs	r3, r2
 800204e:	b21a      	sxth	r2, r3
 8002050:	187b      	adds	r3, r7, r1
 8002052:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.SlowFilter) << 8);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2234      	movs	r2, #52	@ 0x34
 8002058:	5c9b      	ldrb	r3, [r3, r2]
 800205a:	021b      	lsls	r3, r3, #8
 800205c:	b21a      	sxth	r2, r3
 800205e:	23c0      	movs	r3, #192	@ 0xc0
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4013      	ands	r3, r2
 8002064:	b21a      	sxth	r2, r3
 8002066:	187b      	adds	r3, r7, r1
 8002068:	2000      	movs	r0, #0
 800206a:	5e1b      	ldrsh	r3, [r3, r0]
 800206c:	4313      	orrs	r3, r2
 800206e:	b21a      	sxth	r2, r3
 8002070:	187b      	adds	r3, r7, r1
 8002072:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.PWMFrequency) << 6);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2233      	movs	r2, #51	@ 0x33
 8002078:	5c9b      	ldrb	r3, [r3, r2]
 800207a:	019b      	lsls	r3, r3, #6
 800207c:	b21b      	sxth	r3, r3
 800207e:	22ff      	movs	r2, #255	@ 0xff
 8002080:	4013      	ands	r3, r2
 8002082:	b21a      	sxth	r2, r3
 8002084:	187b      	adds	r3, r7, r1
 8002086:	2000      	movs	r0, #0
 8002088:	5e1b      	ldrsh	r3, [r3, r0]
 800208a:	4313      	orrs	r3, r2
 800208c:	b21a      	sxth	r2, r3
 800208e:	187b      	adds	r3, r7, r1
 8002090:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.OutputStage) << 4);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2232      	movs	r2, #50	@ 0x32
 8002096:	5c9b      	ldrb	r3, [r3, r2]
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	b21b      	sxth	r3, r3
 800209c:	2230      	movs	r2, #48	@ 0x30
 800209e:	4013      	ands	r3, r2
 80020a0:	b21a      	sxth	r2, r3
 80020a2:	187b      	adds	r3, r7, r1
 80020a4:	2000      	movs	r0, #0
 80020a6:	5e1b      	ldrsh	r3, [r3, r0]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	b21a      	sxth	r2, r3
 80020ac:	187b      	adds	r3, r7, r1
 80020ae:	801a      	strh	r2, [r3, #0]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.Hysteresis) << 2);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2231      	movs	r2, #49	@ 0x31
 80020b4:	5c9b      	ldrb	r3, [r3, r2]
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	220c      	movs	r2, #12
 80020bc:	4013      	ands	r3, r2
 80020be:	b21a      	sxth	r2, r3
 80020c0:	187b      	adds	r3, r7, r1
 80020c2:	2000      	movs	r0, #0
 80020c4:	5e1b      	ldrsh	r3, [r3, r0]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	b21a      	sxth	r2, r3
 80020ca:	187b      	adds	r3, r7, r1
 80020cc:	801a      	strh	r2, [r3, #0]
	temp16_t |= (0x0003 & (uint16_t)pAS->Config.PowerMode);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2230      	movs	r2, #48	@ 0x30
 80020d2:	5c9b      	ldrb	r3, [r3, r2]
 80020d4:	b21b      	sxth	r3, r3
 80020d6:	2203      	movs	r2, #3
 80020d8:	4013      	ands	r3, r2
 80020da:	b21a      	sxth	r2, r3
 80020dc:	187b      	adds	r3, r7, r1
 80020de:	2000      	movs	r0, #0
 80020e0:	5e1b      	ldrsh	r3, [r3, r0]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	b21a      	sxth	r2, r3
 80020e6:	187b      	adds	r3, r7, r1
 80020e8:	801a      	strh	r2, [r3, #0]

	uint8_t temp[2];

	temp[0] = (uint8_t)(0x00FF & (temp16_t >> 8));
 80020ea:	187b      	adds	r3, r7, r1
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	0a1b      	lsrs	r3, r3, #8
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	2508      	movs	r5, #8
 80020f6:	197b      	adds	r3, r7, r5
 80020f8:	701a      	strb	r2, [r3, #0]
	temp[1] = (uint8_t)(0x00FF & temp16_t);
 80020fa:	187b      	adds	r3, r7, r1
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	197b      	adds	r3, r7, r5
 8002102:	705a      	strb	r2, [r3, #1]

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Write(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_CONF_HIGH, I2C_MEMADD_SIZE_8BIT, temp, 2, 1000);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6818      	ldr	r0, [r3, #0]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	7a1b      	ldrb	r3, [r3, #8]
 800210c:	18db      	adds	r3, r3, r3
 800210e:	b299      	uxth	r1, r3
 8002110:	260d      	movs	r6, #13
 8002112:	19bc      	adds	r4, r7, r6
 8002114:	23fa      	movs	r3, #250	@ 0xfa
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	9302      	str	r3, [sp, #8]
 800211a:	2302      	movs	r3, #2
 800211c:	9301      	str	r3, [sp, #4]
 800211e:	197b      	adds	r3, r7, r5
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	2301      	movs	r3, #1
 8002124:	2207      	movs	r2, #7
 8002126:	f001 f9f7 	bl	8003518 <HAL_I2C_Mem_Write>
 800212a:	0003      	movs	r3, r0
 800212c:	7023      	strb	r3, [r4, #0]

	if (status != HAL_OK)
 800212e:	19bb      	adds	r3, r7, r6
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <AS5600_Configure+0x1da>
	{
		return AS5600_I2C_COMM_ERROR;
 8002136:	2302      	movs	r3, #2
 8002138:	e000      	b.n	800213c <AS5600_Configure+0x1dc>
	}

	return AS5600_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	0018      	movs	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	b005      	add	sp, #20
 8002142:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002144 <AS5600_UpdateStatus>:
  * @param
  *
  * @retval
  */
eInfo AS5600_UpdateStatus(AS5600Handle_Typedef *pAS)
{
 8002144:	b5b0      	push	{r4, r5, r7, lr}
 8002146:	b088      	sub	sp, #32
 8002148:	af04      	add	r7, sp, #16
 800214a:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <AS5600_UpdateStatus+0x12>
	{
		return AS5600_NULL_POINTER;
 8002152:	2301      	movs	r3, #1
 8002154:	e03b      	b.n	80021ce <AS5600_UpdateStatus+0x8a>
	}

	uint8_t temp[1];

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_STATUS, I2C_MEMADD_SIZE_8BIT, temp, 1, 1000);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6818      	ldr	r0, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	7a1b      	ldrb	r3, [r3, #8]
 800215e:	18db      	adds	r3, r3, r3
 8002160:	b299      	uxth	r1, r3
 8002162:	250f      	movs	r5, #15
 8002164:	197c      	adds	r4, r7, r5
 8002166:	23fa      	movs	r3, #250	@ 0xfa
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	9302      	str	r3, [sp, #8]
 800216c:	2301      	movs	r3, #1
 800216e:	9301      	str	r3, [sp, #4]
 8002170:	230c      	movs	r3, #12
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	2301      	movs	r3, #1
 8002178:	220b      	movs	r2, #11
 800217a:	f001 fafb 	bl	8003774 <HAL_I2C_Mem_Read>
 800217e:	0003      	movs	r3, r0
 8002180:	7023      	strb	r3, [r4, #0]

	if (status != HAL_OK)
 8002182:	197b      	adds	r3, r7, r5
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <AS5600_UpdateStatus+0x4a>
	{
		return AS5600_I2C_COMM_ERROR;
 800218a:	2302      	movs	r3, #2
 800218c:	e01f      	b.n	80021ce <AS5600_UpdateStatus+0x8a>
	}

	pAS->Status.MagnetTooStrong = 0x0001 & (temp[0] >> AS5600_MH_BITSHIFT);
 800218e:	200c      	movs	r0, #12
 8002190:	183b      	adds	r3, r7, r0
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	08db      	lsrs	r3, r3, #3
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2201      	movs	r2, #1
 800219a:	4013      	ands	r3, r2
 800219c:	b2d9      	uxtb	r1, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	222d      	movs	r2, #45	@ 0x2d
 80021a2:	5499      	strb	r1, [r3, r2]
	pAS->Status.MagnetTooWeak 	= 0x0001 & (temp[0] >> AS5600_ML_BITSHIFT);
 80021a4:	183b      	adds	r3, r7, r0
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	091b      	lsrs	r3, r3, #4
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2201      	movs	r2, #1
 80021ae:	4013      	ands	r3, r2
 80021b0:	b2d9      	uxtb	r1, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	222e      	movs	r2, #46	@ 0x2e
 80021b6:	5499      	strb	r1, [r3, r2]
	pAS->Status.MagnetDetected 	= 0x0001 & (temp[0] >> AS5600_MD_BITSHIFT);
 80021b8:	183b      	adds	r3, r7, r0
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	095b      	lsrs	r3, r3, #5
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	2201      	movs	r2, #1
 80021c2:	4013      	ands	r3, r2
 80021c4:	b2d9      	uxtb	r1, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	222f      	movs	r2, #47	@ 0x2f
 80021ca:	5499      	strb	r1, [r3, r2]

	return AS5600_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	0018      	movs	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b004      	add	sp, #16
 80021d4:	bdb0      	pop	{r4, r5, r7, pc}

080021d6 <AS5600_ReadRawAngle_I2C>:
  * @param
  *
  * @retval
  */
eInfo AS5600_ReadRawAngle_I2C(AS5600Handle_Typedef *pAS)
{
 80021d6:	b5b0      	push	{r4, r5, r7, lr}
 80021d8:	b088      	sub	sp, #32
 80021da:	af04      	add	r7, sp, #16
 80021dc:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <AS5600_ReadRawAngle_I2C+0x12>
	{
		return AS5600_NULL_POINTER;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e02c      	b.n	8002242 <AS5600_ReadRawAngle_I2C+0x6c>
	}

	uint8_t temp[2];

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_RAW_ANGLE_HIGH, I2C_MEMADD_SIZE_8BIT, temp, 2, 1000);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6818      	ldr	r0, [r3, #0]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	7a1b      	ldrb	r3, [r3, #8]
 80021f0:	18db      	adds	r3, r3, r3
 80021f2:	b299      	uxth	r1, r3
 80021f4:	250f      	movs	r5, #15
 80021f6:	197c      	adds	r4, r7, r5
 80021f8:	23fa      	movs	r3, #250	@ 0xfa
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	9302      	str	r3, [sp, #8]
 80021fe:	2302      	movs	r3, #2
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	230c      	movs	r3, #12
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	2301      	movs	r3, #1
 800220a:	220c      	movs	r2, #12
 800220c:	f001 fab2 	bl	8003774 <HAL_I2C_Mem_Read>
 8002210:	0003      	movs	r3, r0
 8002212:	7023      	strb	r3, [r4, #0]

	if (status != HAL_OK)
 8002214:	197b      	adds	r3, r7, r5
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <AS5600_ReadRawAngle_I2C+0x4a>
	{
		return AS5600_I2C_COMM_ERROR;
 800221c:	2302      	movs	r3, #2
 800221e:	e010      	b.n	8002242 <AS5600_ReadRawAngle_I2C+0x6c>
	}

	pAS->RawAngle = 0x0FFF & ((temp[0] << 8) & temp[1]);
 8002220:	220c      	movs	r2, #12
 8002222:	18bb      	adds	r3, r7, r2
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	021b      	lsls	r3, r3, #8
 8002228:	b21b      	sxth	r3, r3
 800222a:	18ba      	adds	r2, r7, r2
 800222c:	7852      	ldrb	r2, [r2, #1]
 800222e:	b212      	sxth	r2, r2
 8002230:	4013      	ands	r3, r2
 8002232:	b21b      	sxth	r3, r3
 8002234:	b29b      	uxth	r3, r3
 8002236:	051b      	lsls	r3, r3, #20
 8002238:	0d1b      	lsrs	r3, r3, #20
 800223a:	b29a      	uxth	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	829a      	strh	r2, [r3, #20]

	return AS5600_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	0018      	movs	r0, r3
 8002244:	46bd      	mov	sp, r7
 8002246:	b004      	add	sp, #16
 8002248:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800224c <AS5600_ReadAngle_PWM>:
  * @param
  *
  * @retval
  */
eInfo AS5600_ReadAngle_PWM(AS5600Handle_Typedef *pAS)
{
 800224c:	b590      	push	{r4, r7, lr}
 800224e:	b087      	sub	sp, #28
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <AS5600_ReadAngle_PWM+0x12>
	{
		return AS5600_NULL_POINTER;
 800225a:	2301      	movs	r3, #1
 800225c:	e083      	b.n	8002366 <AS5600_ReadAngle_PWM+0x11a>
	}

	if(pAS->Config.OutputStage != PWM)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2232      	movs	r2, #50	@ 0x32
 8002262:	5c9b      	ldrb	r3, [r3, r2]
 8002264:	2b02      	cmp	r3, #2
 8002266:	d001      	beq.n	800226c <AS5600_ReadAngle_PWM+0x20>
	{
		return AS5600_PWM_MODE_NOT_INITIALIZED;
 8002268:	2303      	movs	r3, #3
 800226a:	e07c      	b.n	8002366 <AS5600_ReadAngle_PWM+0x11a>
	}

	uint32_t CCR1_Value;
	uint32_t CCR2_Value;

	CCR1_Value = HAL_TIM_ReadCapturedValue(pAS->htim, TIM_CHANNEL_1);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2100      	movs	r1, #0
 8002272:	0018      	movs	r0, r3
 8002274:	f002 fed4 	bl	8005020 <HAL_TIM_ReadCapturedValue>
 8002278:	0003      	movs	r3, r0
 800227a:	617b      	str	r3, [r7, #20]
	CCR2_Value = HAL_TIM_ReadCapturedValue(pAS->htim, TIM_CHANNEL_2);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	2104      	movs	r1, #4
 8002282:	0018      	movs	r0, r3
 8002284:	f002 fecc 	bl	8005020 <HAL_TIM_ReadCapturedValue>
 8002288:	0003      	movs	r3, r0
 800228a:	613b      	str	r3, [r7, #16]

	if(CCR1_Value == 0)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <AS5600_ReadAngle_PWM+0x4a>
	{
		return AS5600_DEVIDE_BY_ZERO;
 8002292:	2306      	movs	r3, #6
 8002294:	e067      	b.n	8002366 <AS5600_ReadAngle_PWM+0x11a>
	}


	uint32_t PWMFreq;
	PWMFreq = 48000000 / (CCR1_Value);
 8002296:	6979      	ldr	r1, [r7, #20]
 8002298:	4835      	ldr	r0, [pc, #212]	@ (8002370 <AS5600_ReadAngle_PWM+0x124>)
 800229a:	f7fd ff47 	bl	800012c <__udivsi3>
 800229e:	0003      	movs	r3, r0
 80022a0:	60fb      	str	r3, [r7, #12]
	switch(pAS->Config.PWMFrequency)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2233      	movs	r2, #51	@ 0x33
 80022a6:	5c9b      	ldrb	r3, [r3, r2]
 80022a8:	2b03      	cmp	r3, #3
 80022aa:	d026      	beq.n	80022fa <AS5600_ReadAngle_PWM+0xae>
 80022ac:	dc38      	bgt.n	8002320 <AS5600_ReadAngle_PWM+0xd4>
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d017      	beq.n	80022e2 <AS5600_ReadAngle_PWM+0x96>
 80022b2:	dc35      	bgt.n	8002320 <AS5600_ReadAngle_PWM+0xd4>
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d002      	beq.n	80022be <AS5600_ReadAngle_PWM+0x72>
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d008      	beq.n	80022ce <AS5600_ReadAngle_PWM+0x82>
 80022bc:	e030      	b.n	8002320 <AS5600_ReadAngle_PWM+0xd4>
	{
	case _115Hz:
		if(PWMFreq > 130 || PWMFreq < 100)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2b82      	cmp	r3, #130	@ 0x82
 80022c2:	d802      	bhi.n	80022ca <AS5600_ReadAngle_PWM+0x7e>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2b63      	cmp	r3, #99	@ 0x63
 80022c8:	d823      	bhi.n	8002312 <AS5600_ReadAngle_PWM+0xc6>
		{
			return AS5600_INPUT_PWM_FREQ_ERROR;
 80022ca:	2304      	movs	r3, #4
 80022cc:	e04b      	b.n	8002366 <AS5600_ReadAngle_PWM+0x11a>
		}
		break;

	case _230Hz:
		if(PWMFreq > 260 || PWMFreq < 200)
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	2382      	movs	r3, #130	@ 0x82
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d802      	bhi.n	80022de <AS5600_ReadAngle_PWM+0x92>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2bc7      	cmp	r3, #199	@ 0xc7
 80022dc:	d81b      	bhi.n	8002316 <AS5600_ReadAngle_PWM+0xca>
		{
			return AS5600_INPUT_PWM_FREQ_ERROR;
 80022de:	2304      	movs	r3, #4
 80022e0:	e041      	b.n	8002366 <AS5600_ReadAngle_PWM+0x11a>
		}
		break;

	case _460Hz:
		if(PWMFreq > 510 || PWMFreq < 410)
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	23ff      	movs	r3, #255	@ 0xff
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d804      	bhi.n	80022f6 <AS5600_ReadAngle_PWM+0xaa>
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	23cd      	movs	r3, #205	@ 0xcd
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d211      	bcs.n	800231a <AS5600_ReadAngle_PWM+0xce>
		{
			return AS5600_INPUT_PWM_FREQ_ERROR;
 80022f6:	2304      	movs	r3, #4
 80022f8:	e035      	b.n	8002366 <AS5600_ReadAngle_PWM+0x11a>
		}
		break;

	case _920Hz:
		if(PWMFreq > 1020 || PWMFreq < 820)
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	23ff      	movs	r3, #255	@ 0xff
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	429a      	cmp	r2, r3
 8002302:	d804      	bhi.n	800230e <AS5600_ReadAngle_PWM+0xc2>
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	23cd      	movs	r3, #205	@ 0xcd
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	429a      	cmp	r2, r3
 800230c:	d207      	bcs.n	800231e <AS5600_ReadAngle_PWM+0xd2>
		{
			return AS5600_INPUT_PWM_FREQ_ERROR;
 800230e:	2304      	movs	r3, #4
 8002310:	e029      	b.n	8002366 <AS5600_ReadAngle_PWM+0x11a>
		break;
 8002312:	46c0      	nop			@ (mov r8, r8)
 8002314:	e004      	b.n	8002320 <AS5600_ReadAngle_PWM+0xd4>
		break;
 8002316:	46c0      	nop			@ (mov r8, r8)
 8002318:	e002      	b.n	8002320 <AS5600_ReadAngle_PWM+0xd4>
		break;
 800231a:	46c0      	nop			@ (mov r8, r8)
 800231c:	e000      	b.n	8002320 <AS5600_ReadAngle_PWM+0xd4>
		}
		break;
 800231e:	46c0      	nop			@ (mov r8, r8)
	}



	float DutyCycle;
	DutyCycle = ((float)CCR2_Value/(float)CCR1_Value) * 100.0f;
 8002320:	6938      	ldr	r0, [r7, #16]
 8002322:	f7fe fe4f 	bl	8000fc4 <__aeabi_ui2f>
 8002326:	1c04      	adds	r4, r0, #0
 8002328:	6978      	ldr	r0, [r7, #20]
 800232a:	f7fe fe4b 	bl	8000fc4 <__aeabi_ui2f>
 800232e:	1c03      	adds	r3, r0, #0
 8002330:	1c19      	adds	r1, r3, #0
 8002332:	1c20      	adds	r0, r4, #0
 8002334:	f7fe f97e 	bl	8000634 <__aeabi_fdiv>
 8002338:	1c03      	adds	r3, r0, #0
 800233a:	490e      	ldr	r1, [pc, #56]	@ (8002374 <AS5600_ReadAngle_PWM+0x128>)
 800233c:	1c18      	adds	r0, r3, #0
 800233e:	f7fe fb5f 	bl	8000a00 <__aeabi_fmul>
 8002342:	1c03      	adds	r3, r0, #0
 8002344:	60bb      	str	r3, [r7, #8]

	pAS->LastAngle = pAS->Angle;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	699a      	ldr	r2, [r3, #24]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	61da      	str	r2, [r3, #28]
	pAS->Angle = MapDutycycle2Angle(DutyCycle, pAS->MinAngle, pAS->MaxAngle);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6919      	ldr	r1, [r3, #16]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	1c18      	adds	r0, r3, #0
 800235a:	f000 f8c7 	bl	80024ec <MapDutycycle2Angle>
 800235e:	1c02      	adds	r2, r0, #0
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	619a      	str	r2, [r3, #24]

	//HAL_RCC_GetSysClockFreq();

	return AS5600_OK;
 8002364:	2300      	movs	r3, #0

}
 8002366:	0018      	movs	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	b007      	add	sp, #28
 800236c:	bd90      	pop	{r4, r7, pc}
 800236e:	46c0      	nop			@ (mov r8, r8)
 8002370:	02dc6c00 	.word	0x02dc6c00
 8002374:	42c80000 	.word	0x42c80000

08002378 <AS5600_UpdateAbsolutePosition>:


eInfo AS5600_UpdateAbsolutePosition(AS5600Handle_Typedef *pAS)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
	float LowLimit = pAS->MinAngle + 60.0f;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	691b      	ldr	r3, [r3, #16]
 8002384:	4958      	ldr	r1, [pc, #352]	@ (80024e8 <AS5600_UpdateAbsolutePosition+0x170>)
 8002386:	1c18      	adds	r0, r3, #0
 8002388:	f7fd ffca 	bl	8000320 <__aeabi_fadd>
 800238c:	1c03      	adds	r3, r0, #0
 800238e:	60fb      	str	r3, [r7, #12]
	float HighLimit = pAS->MaxAngle - 60.0f;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	4954      	ldr	r1, [pc, #336]	@ (80024e8 <AS5600_UpdateAbsolutePosition+0x170>)
 8002396:	1c18      	adds	r0, r3, #0
 8002398:	f7fe fc70 	bl	8000c7c <__aeabi_fsub>
 800239c:	1c03      	adds	r3, r0, #0
 800239e:	60bb      	str	r3, [r7, #8]

	switch(pAS->State)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	222c      	movs	r2, #44	@ 0x2c
 80023a4:	5c9b      	ldrb	r3, [r3, r2]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d04f      	beq.n	800244a <AS5600_UpdateAbsolutePosition+0xd2>
 80023aa:	dd00      	ble.n	80023ae <AS5600_UpdateAbsolutePosition+0x36>
 80023ac:	e07c      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d002      	beq.n	80023b8 <AS5600_UpdateAbsolutePosition+0x40>
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d01b      	beq.n	80023ee <AS5600_UpdateAbsolutePosition+0x76>
 80023b6:	e077      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>
	{
	case Wait:
		if(pAS->Angle > HighLimit)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	1c19      	adds	r1, r3, #0
 80023be:	68b8      	ldr	r0, [r7, #8]
 80023c0:	f7fd ff52 	bl	8000268 <__aeabi_fcmplt>
 80023c4:	1e03      	subs	r3, r0, #0
 80023c6:	d004      	beq.n	80023d2 <AS5600_UpdateAbsolutePosition+0x5a>
		{
			pAS->State = WatchForOverflow;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	222c      	movs	r2, #44	@ 0x2c
 80023cc:	2101      	movs	r1, #1
 80023ce:	5499      	strb	r1, [r3, r2]
		else if(pAS->Angle < LowLimit)
		{
			pAS->State = WatchForUnderflow;
		}

		break;
 80023d0:	e06a      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>
		else if(pAS->Angle < LowLimit)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	1c19      	adds	r1, r3, #0
 80023d8:	68f8      	ldr	r0, [r7, #12]
 80023da:	f7fd ff59 	bl	8000290 <__aeabi_fcmpgt>
 80023de:	1e03      	subs	r3, r0, #0
 80023e0:	d100      	bne.n	80023e4 <AS5600_UpdateAbsolutePosition+0x6c>
		break;
 80023e2:	e061      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>
			pAS->State = WatchForUnderflow;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	222c      	movs	r2, #44	@ 0x2c
 80023e8:	2102      	movs	r1, #2
 80023ea:	5499      	strb	r1, [r3, r2]
		break;
 80023ec:	e05c      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>

	case WatchForOverflow:
		if(pAS->Angle < LowLimit)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	1c19      	adds	r1, r3, #0
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f7fd ff4b 	bl	8000290 <__aeabi_fcmpgt>
 80023fa:	1e03      	subs	r3, r0, #0
 80023fc:	d00e      	beq.n	800241c <AS5600_UpdateAbsolutePosition+0xa4>
		{
			pAS->FullRotationCounter ++;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a1a      	ldr	r2, [r3, #32]
 8002402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002404:	2001      	movs	r0, #1
 8002406:	2100      	movs	r1, #0
 8002408:	1812      	adds	r2, r2, r0
 800240a:	414b      	adcs	r3, r1
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	620a      	str	r2, [r1, #32]
 8002410:	624b      	str	r3, [r1, #36]	@ 0x24
			pAS->State = WatchForUnderflow;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	222c      	movs	r2, #44	@ 0x2c
 8002416:	2102      	movs	r1, #2
 8002418:	5499      	strb	r1, [r3, r2]
		else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
		{
			pAS->State = Wait;
		}

		break;
 800241a:	e045      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>
		else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	1c19      	adds	r1, r3, #0
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f7fd ff20 	bl	8000268 <__aeabi_fcmplt>
 8002428:	1e03      	subs	r3, r0, #0
 800242a:	d100      	bne.n	800242e <AS5600_UpdateAbsolutePosition+0xb6>
		break;
 800242c:	e03c      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>
		else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	1c19      	adds	r1, r3, #0
 8002434:	68b8      	ldr	r0, [r7, #8]
 8002436:	f7fd ff2b 	bl	8000290 <__aeabi_fcmpgt>
 800243a:	1e03      	subs	r3, r0, #0
 800243c:	d100      	bne.n	8002440 <AS5600_UpdateAbsolutePosition+0xc8>
		break;
 800243e:	e033      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>
			pAS->State = Wait;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	222c      	movs	r2, #44	@ 0x2c
 8002444:	2100      	movs	r1, #0
 8002446:	5499      	strb	r1, [r3, r2]
		break;
 8002448:	e02e      	b.n	80024a8 <AS5600_UpdateAbsolutePosition+0x130>

	case WatchForUnderflow:
			if(pAS->Angle > HighLimit)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	1c19      	adds	r1, r3, #0
 8002450:	68b8      	ldr	r0, [r7, #8]
 8002452:	f7fd ff09 	bl	8000268 <__aeabi_fcmplt>
 8002456:	1e03      	subs	r3, r0, #0
 8002458:	d00f      	beq.n	800247a <AS5600_UpdateAbsolutePosition+0x102>
			{
				pAS->FullRotationCounter --;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a1a      	ldr	r2, [r3, #32]
 800245e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002460:	2001      	movs	r0, #1
 8002462:	4240      	negs	r0, r0
 8002464:	17c1      	asrs	r1, r0, #31
 8002466:	1812      	adds	r2, r2, r0
 8002468:	414b      	adcs	r3, r1
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	620a      	str	r2, [r1, #32]
 800246e:	624b      	str	r3, [r1, #36]	@ 0x24
				pAS->State = WatchForOverflow;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	222c      	movs	r2, #44	@ 0x2c
 8002474:	2101      	movs	r1, #1
 8002476:	5499      	strb	r1, [r3, r2]
			else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
			{
				pAS->State = Wait;
			}

			break;
 8002478:	e015      	b.n	80024a6 <AS5600_UpdateAbsolutePosition+0x12e>
			else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	1c19      	adds	r1, r3, #0
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f7fd fef1 	bl	8000268 <__aeabi_fcmplt>
 8002486:	1e03      	subs	r3, r0, #0
 8002488:	d100      	bne.n	800248c <AS5600_UpdateAbsolutePosition+0x114>
			break;
 800248a:	e00c      	b.n	80024a6 <AS5600_UpdateAbsolutePosition+0x12e>
			else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	1c19      	adds	r1, r3, #0
 8002492:	68b8      	ldr	r0, [r7, #8]
 8002494:	f7fd fefc 	bl	8000290 <__aeabi_fcmpgt>
 8002498:	1e03      	subs	r3, r0, #0
 800249a:	d100      	bne.n	800249e <AS5600_UpdateAbsolutePosition+0x126>
			break;
 800249c:	e003      	b.n	80024a6 <AS5600_UpdateAbsolutePosition+0x12e>
				pAS->State = Wait;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	222c      	movs	r2, #44	@ 0x2c
 80024a2:	2100      	movs	r1, #0
 80024a4:	5499      	strb	r1, [r3, r2]
			break;
 80024a6:	46c0      	nop			@ (mov r8, r8)
	}

	pAS->AbsolutePosition = (pAS->FullRotationCounter * pAS->MaxAngle) + pAS->Angle;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a1a      	ldr	r2, [r3, #32]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ae:	0010      	movs	r0, r2
 80024b0:	0019      	movs	r1, r3
 80024b2:	f7fd ff01 	bl	80002b8 <__aeabi_l2f>
 80024b6:	1c02      	adds	r2, r0, #0
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	1c19      	adds	r1, r3, #0
 80024be:	1c10      	adds	r0, r2, #0
 80024c0:	f7fe fa9e 	bl	8000a00 <__aeabi_fmul>
 80024c4:	1c03      	adds	r3, r0, #0
 80024c6:	1c1a      	adds	r2, r3, #0
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	1c19      	adds	r1, r3, #0
 80024ce:	1c10      	adds	r0, r2, #0
 80024d0:	f7fd ff26 	bl	8000320 <__aeabi_fadd>
 80024d4:	1c03      	adds	r3, r0, #0
 80024d6:	1c1a      	adds	r2, r3, #0
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	629a      	str	r2, [r3, #40]	@ 0x28



	return AS5600_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	0018      	movs	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	b004      	add	sp, #16
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	46c0      	nop			@ (mov r8, r8)
 80024e8:	42700000 	.word	0x42700000

080024ec <MapDutycycle2Angle>:
  * @param
  *
  * @retval
  */
float MapDutycycle2Angle(float Duty, float AngleMin, float AngleMax)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
	//float MinVal = 2.9418f;			// 128 high clock/all clock = 128/4351
	//float MaxVal = 97.0519f;		//100.0f - MinVal

	//
	float PosVal = Duty - (DUTYCYCLE_128_CLOCK);			//Offset
 80024f8:	4913      	ldr	r1, [pc, #76]	@ (8002548 <MapDutycycle2Angle+0x5c>)
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f7fe fbbe 	bl	8000c7c <__aeabi_fsub>
 8002500:	1c03      	adds	r3, r0, #0
 8002502:	617b      	str	r3, [r7, #20]
	PosVal = PosVal * (100.0f / DUTYCYCLE_4095_CLOCK);		//Scale
 8002504:	4911      	ldr	r1, [pc, #68]	@ (800254c <MapDutycycle2Angle+0x60>)
 8002506:	6978      	ldr	r0, [r7, #20]
 8002508:	f7fe fa7a 	bl	8000a00 <__aeabi_fmul>
 800250c:	1c03      	adds	r3, r0, #0
 800250e:	617b      	str	r3, [r7, #20]
	PosVal = PosVal / 100.0f;								//Normalize
 8002510:	490f      	ldr	r1, [pc, #60]	@ (8002550 <MapDutycycle2Angle+0x64>)
 8002512:	6978      	ldr	r0, [r7, #20]
 8002514:	f7fe f88e 	bl	8000634 <__aeabi_fdiv>
 8002518:	1c03      	adds	r3, r0, #0
 800251a:	617b      	str	r3, [r7, #20]


	float PosAngle = (PosVal * (AngleMax - AngleMin)) + AngleMin;
 800251c:	68b9      	ldr	r1, [r7, #8]
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f7fe fbac 	bl	8000c7c <__aeabi_fsub>
 8002524:	1c03      	adds	r3, r0, #0
 8002526:	6979      	ldr	r1, [r7, #20]
 8002528:	1c18      	adds	r0, r3, #0
 800252a:	f7fe fa69 	bl	8000a00 <__aeabi_fmul>
 800252e:	1c03      	adds	r3, r0, #0
 8002530:	1c19      	adds	r1, r3, #0
 8002532:	68b8      	ldr	r0, [r7, #8]
 8002534:	f7fd fef4 	bl	8000320 <__aeabi_fadd>
 8002538:	1c03      	adds	r3, r0, #0
 800253a:	613b      	str	r3, [r7, #16]
	return PosAngle;
 800253c:	693b      	ldr	r3, [r7, #16]
}
 800253e:	1c18      	adds	r0, r3, #0
 8002540:	46bd      	mov	sp, r7
 8002542:	b006      	add	sp, #24
 8002544:	bd80      	pop	{r7, pc}
 8002546:	46c0      	nop			@ (mov r8, r8)
 8002548:	403c474f 	.word	0x403c474f
 800254c:	3f880080 	.word	0x3f880080
 8002550:	42c80000 	.word	0x42c80000

08002554 <AS5600_TimerInit>:
#include "AS5600Driver.h"


/* TIM2 init function */
void AS5600_TimerInit(AS5600Handle_Typedef *pAS)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08e      	sub	sp, #56	@ 0x38
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800255c:	2324      	movs	r3, #36	@ 0x24
 800255e:	18fb      	adds	r3, r7, r3
 8002560:	0018      	movs	r0, r3
 8002562:	2314      	movs	r3, #20
 8002564:	001a      	movs	r2, r3
 8002566:	2100      	movs	r1, #0
 8002568:	f004 f802 	bl	8006570 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 800256c:	2314      	movs	r3, #20
 800256e:	18fb      	adds	r3, r7, r3
 8002570:	0018      	movs	r0, r3
 8002572:	2310      	movs	r3, #16
 8002574:	001a      	movs	r2, r3
 8002576:	2100      	movs	r1, #0
 8002578:	f003 fffa 	bl	8006570 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800257c:	230c      	movs	r3, #12
 800257e:	18fb      	adds	r3, r7, r3
 8002580:	0018      	movs	r0, r3
 8002582:	2308      	movs	r3, #8
 8002584:	001a      	movs	r2, r3
 8002586:	2100      	movs	r1, #0
 8002588:	f003 fff2 	bl	8006570 <memset>

  pAS->htim->Instance = TIM2;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2280      	movs	r2, #128	@ 0x80
 8002592:	05d2      	lsls	r2, r2, #23
 8002594:	601a      	str	r2, [r3, #0]
  pAS->htim->Init.Prescaler = 0;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	605a      	str	r2, [r3, #4]
  pAS->htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	609a      	str	r2, [r3, #8]
  pAS->htim->Init.Period = 4294967295;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	4252      	negs	r2, r2
 80025ae:	60da      	str	r2, [r3, #12]
  pAS->htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	611a      	str	r2, [r3, #16]
  pAS->htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(pAS->htim) != HAL_OK)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	0018      	movs	r0, r3
 80025c6:	f002 fb29 	bl	8004c1c <HAL_TIM_IC_Init>
 80025ca:	1e03      	subs	r3, r0, #0
 80025cc:	d001      	beq.n	80025d2 <AS5600_TimerInit+0x7e>
  {
	  AS5600_ErrorHandler();
 80025ce:	f000 f8a5 	bl	800271c <AS5600_ErrorHandler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80025d2:	2124      	movs	r1, #36	@ 0x24
 80025d4:	187b      	adds	r3, r7, r1
 80025d6:	2204      	movs	r2, #4
 80025d8:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80025da:	187b      	adds	r3, r7, r1
 80025dc:	2250      	movs	r2, #80	@ 0x50
 80025de:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80025e0:	187b      	adds	r3, r7, r1
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80025e6:	187b      	adds	r3, r7, r1
 80025e8:	2200      	movs	r2, #0
 80025ea:	60da      	str	r2, [r3, #12]
  sSlaveConfig.TriggerFilter = 0;
 80025ec:	187b      	adds	r3, r7, r1
 80025ee:	2200      	movs	r2, #0
 80025f0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(pAS->htim, &sSlaveConfig) != HAL_OK)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	187a      	adds	r2, r7, r1
 80025f8:	0011      	movs	r1, r2
 80025fa:	0018      	movs	r0, r3
 80025fc:	f002 fcca 	bl	8004f94 <HAL_TIM_SlaveConfigSynchro>
 8002600:	1e03      	subs	r3, r0, #0
 8002602:	d001      	beq.n	8002608 <AS5600_TimerInit+0xb4>
  {
	  AS5600_ErrorHandler();
 8002604:	f000 f88a 	bl	800271c <AS5600_ErrorHandler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002608:	2114      	movs	r1, #20
 800260a:	187b      	adds	r3, r7, r1
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002610:	187b      	adds	r3, r7, r1
 8002612:	2201      	movs	r2, #1
 8002614:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002616:	187b      	adds	r3, r7, r1
 8002618:	2200      	movs	r2, #0
 800261a:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 800261c:	187b      	adds	r3, r7, r1
 800261e:	2200      	movs	r2, #0
 8002620:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(pAS->htim, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	1879      	adds	r1, r7, r1
 8002628:	2200      	movs	r2, #0
 800262a:	0018      	movs	r0, r3
 800262c:	f002 fc0e 	bl	8004e4c <HAL_TIM_IC_ConfigChannel>
 8002630:	1e03      	subs	r3, r0, #0
 8002632:	d001      	beq.n	8002638 <AS5600_TimerInit+0xe4>
  {
	  AS5600_ErrorHandler();
 8002634:	f000 f872 	bl	800271c <AS5600_ErrorHandler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002638:	2114      	movs	r1, #20
 800263a:	187b      	adds	r3, r7, r1
 800263c:	2202      	movs	r2, #2
 800263e:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002640:	187b      	adds	r3, r7, r1
 8002642:	2202      	movs	r2, #2
 8002644:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(pAS->htim, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	1879      	adds	r1, r7, r1
 800264c:	2204      	movs	r2, #4
 800264e:	0018      	movs	r0, r3
 8002650:	f002 fbfc 	bl	8004e4c <HAL_TIM_IC_ConfigChannel>
 8002654:	1e03      	subs	r3, r0, #0
 8002656:	d001      	beq.n	800265c <AS5600_TimerInit+0x108>
  {
	  AS5600_ErrorHandler();
 8002658:	f000 f860 	bl	800271c <AS5600_ErrorHandler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800265c:	210c      	movs	r1, #12
 800265e:	187b      	adds	r3, r7, r1
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002664:	187b      	adds	r3, r7, r1
 8002666:	2200      	movs	r2, #0
 8002668:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(pAS->htim, &sMasterConfig) != HAL_OK)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	187a      	adds	r2, r7, r1
 8002670:	0011      	movs	r1, r2
 8002672:	0018      	movs	r0, r3
 8002674:	f002 fff0 	bl	8005658 <HAL_TIMEx_MasterConfigSynchronization>
 8002678:	1e03      	subs	r3, r0, #0
 800267a:	d001      	beq.n	8002680 <AS5600_TimerInit+0x12c>
  {
	  AS5600_ErrorHandler();
 800267c:	f000 f84e 	bl	800271c <AS5600_ErrorHandler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002680:	46c0      	nop			@ (mov r8, r8)
 8002682:	46bd      	mov	sp, r7
 8002684:	b00e      	add	sp, #56	@ 0x38
 8002686:	bd80      	pop	{r7, pc}

08002688 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002688:	b590      	push	{r4, r7, lr}
 800268a:	b08b      	sub	sp, #44	@ 0x2c
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	2414      	movs	r4, #20
 8002692:	193b      	adds	r3, r7, r4
 8002694:	0018      	movs	r0, r3
 8002696:	2314      	movs	r3, #20
 8002698:	001a      	movs	r2, r3
 800269a:	2100      	movs	r1, #0
 800269c:	f003 ff68 	bl	8006570 <memset>
  if(tim_icHandle->Instance==TIM2)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	2380      	movs	r3, #128	@ 0x80
 80026a6:	05db      	lsls	r3, r3, #23
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d130      	bne.n	800270e <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002718 <HAL_TIM_IC_MspInit+0x90>)
 80026ae:	69da      	ldr	r2, [r3, #28]
 80026b0:	4b19      	ldr	r3, [pc, #100]	@ (8002718 <HAL_TIM_IC_MspInit+0x90>)
 80026b2:	2101      	movs	r1, #1
 80026b4:	430a      	orrs	r2, r1
 80026b6:	61da      	str	r2, [r3, #28]
 80026b8:	4b17      	ldr	r3, [pc, #92]	@ (8002718 <HAL_TIM_IC_MspInit+0x90>)
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	2201      	movs	r2, #1
 80026be:	4013      	ands	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
 80026c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c4:	4b14      	ldr	r3, [pc, #80]	@ (8002718 <HAL_TIM_IC_MspInit+0x90>)
 80026c6:	695a      	ldr	r2, [r3, #20]
 80026c8:	4b13      	ldr	r3, [pc, #76]	@ (8002718 <HAL_TIM_IC_MspInit+0x90>)
 80026ca:	2180      	movs	r1, #128	@ 0x80
 80026cc:	0289      	lsls	r1, r1, #10
 80026ce:	430a      	orrs	r2, r1
 80026d0:	615a      	str	r2, [r3, #20]
 80026d2:	4b11      	ldr	r3, [pc, #68]	@ (8002718 <HAL_TIM_IC_MspInit+0x90>)
 80026d4:	695a      	ldr	r2, [r3, #20]
 80026d6:	2380      	movs	r3, #128	@ 0x80
 80026d8:	029b      	lsls	r3, r3, #10
 80026da:	4013      	ands	r3, r2
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80026e0:	0021      	movs	r1, r4
 80026e2:	187b      	adds	r3, r7, r1
 80026e4:	2220      	movs	r2, #32
 80026e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e8:	187b      	adds	r3, r7, r1
 80026ea:	2202      	movs	r2, #2
 80026ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ee:	187b      	adds	r3, r7, r1
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f4:	187b      	adds	r3, r7, r1
 80026f6:	2200      	movs	r2, #0
 80026f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80026fa:	187b      	adds	r3, r7, r1
 80026fc:	2202      	movs	r2, #2
 80026fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002700:	187a      	adds	r2, r7, r1
 8002702:	2390      	movs	r3, #144	@ 0x90
 8002704:	05db      	lsls	r3, r3, #23
 8002706:	0011      	movs	r1, r2
 8002708:	0018      	movs	r0, r3
 800270a:	f000 fcd1 	bl	80030b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800270e:	46c0      	nop			@ (mov r8, r8)
 8002710:	46bd      	mov	sp, r7
 8002712:	b00b      	add	sp, #44	@ 0x2c
 8002714:	bd90      	pop	{r4, r7, pc}
 8002716:	46c0      	nop			@ (mov r8, r8)
 8002718:	40021000 	.word	0x40021000

0800271c <AS5600_ErrorHandler>:




void AS5600_ErrorHandler()
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
	while(1);
 8002720:	46c0      	nop			@ (mov r8, r8)
 8002722:	e7fd      	b.n	8002720 <AS5600_ErrorHandler+0x4>

08002724 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b089      	sub	sp, #36	@ 0x24
 8002728:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272a:	240c      	movs	r4, #12
 800272c:	193b      	adds	r3, r7, r4
 800272e:	0018      	movs	r0, r3
 8002730:	2314      	movs	r3, #20
 8002732:	001a      	movs	r2, r3
 8002734:	2100      	movs	r1, #0
 8002736:	f003 ff1b 	bl	8006570 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800273a:	4b2d      	ldr	r3, [pc, #180]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 800273c:	695a      	ldr	r2, [r3, #20]
 800273e:	4b2c      	ldr	r3, [pc, #176]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 8002740:	2180      	movs	r1, #128	@ 0x80
 8002742:	0289      	lsls	r1, r1, #10
 8002744:	430a      	orrs	r2, r1
 8002746:	615a      	str	r2, [r3, #20]
 8002748:	4b29      	ldr	r3, [pc, #164]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 800274a:	695a      	ldr	r2, [r3, #20]
 800274c:	2380      	movs	r3, #128	@ 0x80
 800274e:	029b      	lsls	r3, r3, #10
 8002750:	4013      	ands	r3, r2
 8002752:	60bb      	str	r3, [r7, #8]
 8002754:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002756:	4b26      	ldr	r3, [pc, #152]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 8002758:	695a      	ldr	r2, [r3, #20]
 800275a:	4b25      	ldr	r3, [pc, #148]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 800275c:	2180      	movs	r1, #128	@ 0x80
 800275e:	0309      	lsls	r1, r1, #12
 8002760:	430a      	orrs	r2, r1
 8002762:	615a      	str	r2, [r3, #20]
 8002764:	4b22      	ldr	r3, [pc, #136]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 8002766:	695a      	ldr	r2, [r3, #20]
 8002768:	2380      	movs	r3, #128	@ 0x80
 800276a:	031b      	lsls	r3, r3, #12
 800276c:	4013      	ands	r3, r2
 800276e:	607b      	str	r3, [r7, #4]
 8002770:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002772:	4b1f      	ldr	r3, [pc, #124]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 8002774:	695a      	ldr	r2, [r3, #20]
 8002776:	4b1e      	ldr	r3, [pc, #120]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 8002778:	2180      	movs	r1, #128	@ 0x80
 800277a:	02c9      	lsls	r1, r1, #11
 800277c:	430a      	orrs	r2, r1
 800277e:	615a      	str	r2, [r3, #20]
 8002780:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <MX_GPIO_Init+0xcc>)
 8002782:	695a      	ldr	r2, [r3, #20]
 8002784:	2380      	movs	r3, #128	@ 0x80
 8002786:	02db      	lsls	r3, r3, #11
 8002788:	4013      	ands	r3, r2
 800278a:	603b      	str	r3, [r7, #0]
 800278c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800278e:	23c0      	movs	r3, #192	@ 0xc0
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	4818      	ldr	r0, [pc, #96]	@ (80027f4 <MX_GPIO_Init+0xd0>)
 8002794:	2200      	movs	r2, #0
 8002796:	0019      	movs	r1, r3
 8002798:	f000 fdfa 	bl	8003390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800279c:	193b      	adds	r3, r7, r4
 800279e:	2201      	movs	r2, #1
 80027a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80027a2:	193b      	adds	r3, r7, r4
 80027a4:	2290      	movs	r2, #144	@ 0x90
 80027a6:	0352      	lsls	r2, r2, #13
 80027a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027aa:	193b      	adds	r3, r7, r4
 80027ac:	2200      	movs	r2, #0
 80027ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027b0:	193a      	adds	r2, r7, r4
 80027b2:	2390      	movs	r3, #144	@ 0x90
 80027b4:	05db      	lsls	r3, r3, #23
 80027b6:	0011      	movs	r1, r2
 80027b8:	0018      	movs	r0, r3
 80027ba:	f000 fc79 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80027be:	0021      	movs	r1, r4
 80027c0:	187b      	adds	r3, r7, r1
 80027c2:	22c0      	movs	r2, #192	@ 0xc0
 80027c4:	0092      	lsls	r2, r2, #2
 80027c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c8:	187b      	adds	r3, r7, r1
 80027ca:	2201      	movs	r2, #1
 80027cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	187b      	adds	r3, r7, r1
 80027d0:	2200      	movs	r2, #0
 80027d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d4:	187b      	adds	r3, r7, r1
 80027d6:	2200      	movs	r2, #0
 80027d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027da:	187b      	adds	r3, r7, r1
 80027dc:	4a05      	ldr	r2, [pc, #20]	@ (80027f4 <MX_GPIO_Init+0xd0>)
 80027de:	0019      	movs	r1, r3
 80027e0:	0010      	movs	r0, r2
 80027e2:	f000 fc65 	bl	80030b0 <HAL_GPIO_Init>

}
 80027e6:	46c0      	nop			@ (mov r8, r8)
 80027e8:	46bd      	mov	sp, r7
 80027ea:	b009      	add	sp, #36	@ 0x24
 80027ec:	bd90      	pop	{r4, r7, pc}
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	40021000 	.word	0x40021000
 80027f4:	48000800 	.word	0x48000800

080027f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027fc:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <MX_I2C1_Init+0x74>)
 80027fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002870 <MX_I2C1_Init+0x78>)
 8002800:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8002802:	4b1a      	ldr	r3, [pc, #104]	@ (800286c <MX_I2C1_Init+0x74>)
 8002804:	4a1b      	ldr	r2, [pc, #108]	@ (8002874 <MX_I2C1_Init+0x7c>)
 8002806:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002808:	4b18      	ldr	r3, [pc, #96]	@ (800286c <MX_I2C1_Init+0x74>)
 800280a:	2200      	movs	r2, #0
 800280c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800280e:	4b17      	ldr	r3, [pc, #92]	@ (800286c <MX_I2C1_Init+0x74>)
 8002810:	2201      	movs	r2, #1
 8002812:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002814:	4b15      	ldr	r3, [pc, #84]	@ (800286c <MX_I2C1_Init+0x74>)
 8002816:	2200      	movs	r2, #0
 8002818:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800281a:	4b14      	ldr	r3, [pc, #80]	@ (800286c <MX_I2C1_Init+0x74>)
 800281c:	2200      	movs	r2, #0
 800281e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002820:	4b12      	ldr	r3, [pc, #72]	@ (800286c <MX_I2C1_Init+0x74>)
 8002822:	2200      	movs	r2, #0
 8002824:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <MX_I2C1_Init+0x74>)
 8002828:	2200      	movs	r2, #0
 800282a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800282c:	4b0f      	ldr	r3, [pc, #60]	@ (800286c <MX_I2C1_Init+0x74>)
 800282e:	2200      	movs	r2, #0
 8002830:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002832:	4b0e      	ldr	r3, [pc, #56]	@ (800286c <MX_I2C1_Init+0x74>)
 8002834:	0018      	movs	r0, r3
 8002836:	f000 fdc9 	bl	80033cc <HAL_I2C_Init>
 800283a:	1e03      	subs	r3, r0, #0
 800283c:	d001      	beq.n	8002842 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800283e:	f000 f927 	bl	8002a90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002842:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <MX_I2C1_Init+0x74>)
 8002844:	2100      	movs	r1, #0
 8002846:	0018      	movs	r0, r3
 8002848:	f001 fbc4 	bl	8003fd4 <HAL_I2CEx_ConfigAnalogFilter>
 800284c:	1e03      	subs	r3, r0, #0
 800284e:	d001      	beq.n	8002854 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002850:	f000 f91e 	bl	8002a90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002854:	4b05      	ldr	r3, [pc, #20]	@ (800286c <MX_I2C1_Init+0x74>)
 8002856:	2100      	movs	r1, #0
 8002858:	0018      	movs	r0, r3
 800285a:	f001 fc07 	bl	800406c <HAL_I2CEx_ConfigDigitalFilter>
 800285e:	1e03      	subs	r3, r0, #0
 8002860:	d001      	beq.n	8002866 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002862:	f000 f915 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002866:	46c0      	nop			@ (mov r8, r8)
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	20000084 	.word	0x20000084
 8002870:	40005400 	.word	0x40005400
 8002874:	00201d2b 	.word	0x00201d2b

08002878 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002878:	b590      	push	{r4, r7, lr}
 800287a:	b08b      	sub	sp, #44	@ 0x2c
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002880:	2414      	movs	r4, #20
 8002882:	193b      	adds	r3, r7, r4
 8002884:	0018      	movs	r0, r3
 8002886:	2314      	movs	r3, #20
 8002888:	001a      	movs	r2, r3
 800288a:	2100      	movs	r1, #0
 800288c:	f003 fe70 	bl	8006570 <memset>
  if(i2cHandle->Instance==I2C1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a1c      	ldr	r2, [pc, #112]	@ (8002908 <HAL_I2C_MspInit+0x90>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d131      	bne.n	80028fe <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800289a:	4b1c      	ldr	r3, [pc, #112]	@ (800290c <HAL_I2C_MspInit+0x94>)
 800289c:	695a      	ldr	r2, [r3, #20]
 800289e:	4b1b      	ldr	r3, [pc, #108]	@ (800290c <HAL_I2C_MspInit+0x94>)
 80028a0:	2180      	movs	r1, #128	@ 0x80
 80028a2:	02c9      	lsls	r1, r1, #11
 80028a4:	430a      	orrs	r2, r1
 80028a6:	615a      	str	r2, [r3, #20]
 80028a8:	4b18      	ldr	r3, [pc, #96]	@ (800290c <HAL_I2C_MspInit+0x94>)
 80028aa:	695a      	ldr	r2, [r3, #20]
 80028ac:	2380      	movs	r3, #128	@ 0x80
 80028ae:	02db      	lsls	r3, r3, #11
 80028b0:	4013      	ands	r3, r2
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028b6:	0021      	movs	r1, r4
 80028b8:	187b      	adds	r3, r7, r1
 80028ba:	22c0      	movs	r2, #192	@ 0xc0
 80028bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028be:	187b      	adds	r3, r7, r1
 80028c0:	2212      	movs	r2, #18
 80028c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c4:	187b      	adds	r3, r7, r1
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ca:	187b      	adds	r3, r7, r1
 80028cc:	2203      	movs	r2, #3
 80028ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80028d0:	187b      	adds	r3, r7, r1
 80028d2:	2201      	movs	r2, #1
 80028d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d6:	187b      	adds	r3, r7, r1
 80028d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002910 <HAL_I2C_MspInit+0x98>)
 80028da:	0019      	movs	r1, r3
 80028dc:	0010      	movs	r0, r2
 80028de:	f000 fbe7 	bl	80030b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028e2:	4b0a      	ldr	r3, [pc, #40]	@ (800290c <HAL_I2C_MspInit+0x94>)
 80028e4:	69da      	ldr	r2, [r3, #28]
 80028e6:	4b09      	ldr	r3, [pc, #36]	@ (800290c <HAL_I2C_MspInit+0x94>)
 80028e8:	2180      	movs	r1, #128	@ 0x80
 80028ea:	0389      	lsls	r1, r1, #14
 80028ec:	430a      	orrs	r2, r1
 80028ee:	61da      	str	r2, [r3, #28]
 80028f0:	4b06      	ldr	r3, [pc, #24]	@ (800290c <HAL_I2C_MspInit+0x94>)
 80028f2:	69da      	ldr	r2, [r3, #28]
 80028f4:	2380      	movs	r3, #128	@ 0x80
 80028f6:	039b      	lsls	r3, r3, #14
 80028f8:	4013      	ands	r3, r2
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80028fe:	46c0      	nop			@ (mov r8, r8)
 8002900:	46bd      	mov	sp, r7
 8002902:	b00b      	add	sp, #44	@ 0x2c
 8002904:	bd90      	pop	{r4, r7, pc}
 8002906:	46c0      	nop			@ (mov r8, r8)
 8002908:	40005400 	.word	0x40005400
 800290c:	40021000 	.word	0x40021000
 8002910:	48000400 	.word	0x48000400

08002914 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002914:	b590      	push	{r4, r7, lr}
 8002916:	b085      	sub	sp, #20
 8002918:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800291a:	f000 fab1 	bl	8002e80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800291e:	f000 f853 	bl	80029c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002922:	f7ff feff 	bl	8002724 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002926:	f7ff ff67 	bl	80027f8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800292a:	f000 fa01 	bl	8002d30 <MX_USART1_UART_Init>
  MX_TIM17_Init();
 800292e:	f000 f993 	bl	8002c58 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */


  Encoder1 = AS5600_Create(&hi2c1, 0x36, 360.0f, 0.0f);
 8002932:	2300      	movs	r3, #0
 8002934:	4a1f      	ldr	r2, [pc, #124]	@ (80029b4 <main+0xa0>)
 8002936:	4820      	ldr	r0, [pc, #128]	@ (80029b8 <main+0xa4>)
 8002938:	2136      	movs	r1, #54	@ 0x36
 800293a:	f7ff faa5 	bl	8001e88 <AS5600_Create>
 800293e:	0002      	movs	r2, r0
 8002940:	4b1e      	ldr	r3, [pc, #120]	@ (80029bc <main+0xa8>)
 8002942:	601a      	str	r2, [r3, #0]
  if (Encoder1 == NULL)
 8002944:	4b1d      	ldr	r3, [pc, #116]	@ (80029bc <main+0xa8>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d101      	bne.n	8002950 <main+0x3c>
  {
	  while(1);
 800294c:	46c0      	nop			@ (mov r8, r8)
 800294e:	e7fd      	b.n	800294c <main+0x38>
  }

  AS5600_Configure(Encoder1,
 8002950:	4b1a      	ldr	r3, [pc, #104]	@ (80029bc <main+0xa8>)
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	2300      	movs	r3, #0
 8002956:	9303      	str	r3, [sp, #12]
 8002958:	2300      	movs	r3, #0
 800295a:	9302      	str	r3, [sp, #8]
 800295c:	2300      	movs	r3, #0
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	2300      	movs	r3, #0
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2302      	movs	r3, #2
 8002966:	2200      	movs	r2, #0
 8002968:	2100      	movs	r1, #0
 800296a:	f7ff faf9 	bl	8001f60 <AS5600_Configure>
  					  _115Hz,
  					  _16x,
  					  SlowFilterOnly,
  					  Off);

  AS5600_ReadRawAngle_I2C(Encoder1);
 800296e:	4b13      	ldr	r3, [pc, #76]	@ (80029bc <main+0xa8>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	0018      	movs	r0, r3
 8002974:	f7ff fc2f 	bl	80021d6 <AS5600_ReadRawAngle_I2C>

  AS5600_UpdateStatus(Encoder1);
 8002978:	4b10      	ldr	r3, [pc, #64]	@ (80029bc <main+0xa8>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	0018      	movs	r0, r3
 800297e:	f7ff fbe1 	bl	8002144 <AS5600_UpdateStatus>


  uart_printf(&huart1, "%d , %d", (uint16_t)Encoder1->RawAngle, (uint8_t)Encoder1->Status.MagnetDetected);
 8002982:	4b0e      	ldr	r3, [pc, #56]	@ (80029bc <main+0xa8>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	8a9b      	ldrh	r3, [r3, #20]
 8002988:	001c      	movs	r4, r3
 800298a:	4b0c      	ldr	r3, [pc, #48]	@ (80029bc <main+0xa8>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	222f      	movs	r2, #47	@ 0x2f
 8002990:	5c9b      	ldrb	r3, [r3, r2]
 8002992:	490b      	ldr	r1, [pc, #44]	@ (80029c0 <main+0xac>)
 8002994:	480b      	ldr	r0, [pc, #44]	@ (80029c4 <main+0xb0>)
 8002996:	0022      	movs	r2, r4
 8002998:	f000 f9a6 	bl	8002ce8 <uart_printf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  AS5600_ReadAngle_PWM(Encoder1);
 800299c:	4b07      	ldr	r3, [pc, #28]	@ (80029bc <main+0xa8>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f7ff fc53 	bl	800224c <AS5600_ReadAngle_PWM>
	  AS5600_UpdateAbsolutePosition(Encoder1);
 80029a6:	4b05      	ldr	r3, [pc, #20]	@ (80029bc <main+0xa8>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	0018      	movs	r0, r3
 80029ac:	f7ff fce4 	bl	8002378 <AS5600_UpdateAbsolutePosition>
	  AS5600_ReadAngle_PWM(Encoder1);
 80029b0:	46c0      	nop			@ (mov r8, r8)
 80029b2:	e7f3      	b.n	800299c <main+0x88>
 80029b4:	43b40000 	.word	0x43b40000
 80029b8:	20000084 	.word	0x20000084
 80029bc:	200000d8 	.word	0x200000d8
 80029c0:	08007454 	.word	0x08007454
 80029c4:	20000128 	.word	0x20000128

080029c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029c8:	b590      	push	{r4, r7, lr}
 80029ca:	b097      	sub	sp, #92	@ 0x5c
 80029cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029ce:	2428      	movs	r4, #40	@ 0x28
 80029d0:	193b      	adds	r3, r7, r4
 80029d2:	0018      	movs	r0, r3
 80029d4:	2330      	movs	r3, #48	@ 0x30
 80029d6:	001a      	movs	r2, r3
 80029d8:	2100      	movs	r1, #0
 80029da:	f003 fdc9 	bl	8006570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029de:	2318      	movs	r3, #24
 80029e0:	18fb      	adds	r3, r7, r3
 80029e2:	0018      	movs	r0, r3
 80029e4:	2310      	movs	r3, #16
 80029e6:	001a      	movs	r2, r3
 80029e8:	2100      	movs	r1, #0
 80029ea:	f003 fdc1 	bl	8006570 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029ee:	1d3b      	adds	r3, r7, #4
 80029f0:	0018      	movs	r0, r3
 80029f2:	2314      	movs	r3, #20
 80029f4:	001a      	movs	r2, r3
 80029f6:	2100      	movs	r1, #0
 80029f8:	f003 fdba 	bl	8006570 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029fc:	0021      	movs	r1, r4
 80029fe:	187b      	adds	r3, r7, r1
 8002a00:	2202      	movs	r2, #2
 8002a02:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a04:	187b      	adds	r3, r7, r1
 8002a06:	2201      	movs	r2, #1
 8002a08:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a0a:	187b      	adds	r3, r7, r1
 8002a0c:	2210      	movs	r2, #16
 8002a0e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a10:	187b      	adds	r3, r7, r1
 8002a12:	2202      	movs	r2, #2
 8002a14:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a16:	187b      	adds	r3, r7, r1
 8002a18:	2200      	movs	r2, #0
 8002a1a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002a1c:	187b      	adds	r3, r7, r1
 8002a1e:	22a0      	movs	r2, #160	@ 0xa0
 8002a20:	0392      	lsls	r2, r2, #14
 8002a22:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002a24:	187b      	adds	r3, r7, r1
 8002a26:	2200      	movs	r2, #0
 8002a28:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a2a:	187b      	adds	r3, r7, r1
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f001 fb69 	bl	8004104 <HAL_RCC_OscConfig>
 8002a32:	1e03      	subs	r3, r0, #0
 8002a34:	d001      	beq.n	8002a3a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002a36:	f000 f82b 	bl	8002a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a3a:	2118      	movs	r1, #24
 8002a3c:	187b      	adds	r3, r7, r1
 8002a3e:	2207      	movs	r2, #7
 8002a40:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a42:	187b      	adds	r3, r7, r1
 8002a44:	2202      	movs	r2, #2
 8002a46:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a48:	187b      	adds	r3, r7, r1
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a4e:	187b      	adds	r3, r7, r1
 8002a50:	2200      	movs	r2, #0
 8002a52:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002a54:	187b      	adds	r3, r7, r1
 8002a56:	2101      	movs	r1, #1
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f001 fe6d 	bl	8004738 <HAL_RCC_ClockConfig>
 8002a5e:	1e03      	subs	r3, r0, #0
 8002a60:	d001      	beq.n	8002a66 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002a62:	f000 f815 	bl	8002a90 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	2221      	movs	r2, #33	@ 0x21
 8002a6a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002a6c:	1d3b      	adds	r3, r7, #4
 8002a6e:	2200      	movs	r2, #0
 8002a70:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002a72:	1d3b      	adds	r3, r7, #4
 8002a74:	2200      	movs	r2, #0
 8002a76:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	f001 ffa0 	bl	80049c0 <HAL_RCCEx_PeriphCLKConfig>
 8002a80:	1e03      	subs	r3, r0, #0
 8002a82:	d001      	beq.n	8002a88 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002a84:	f000 f804 	bl	8002a90 <Error_Handler>
  }
}
 8002a88:	46c0      	nop			@ (mov r8, r8)
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	b017      	add	sp, #92	@ 0x5c
 8002a8e:	bd90      	pop	{r4, r7, pc}

08002a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a94:	b672      	cpsid	i
}
 8002a96:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a98:	46c0      	nop			@ (mov r8, r8)
 8002a9a:	e7fd      	b.n	8002a98 <Error_Handler+0x8>

08002a9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002aa4:	699a      	ldr	r2, [r3, #24]
 8002aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	619a      	str	r2, [r3, #24]
 8002aae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	607b      	str	r3, [r7, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aba:	4b09      	ldr	r3, [pc, #36]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002abc:	69da      	ldr	r2, [r3, #28]
 8002abe:	4b08      	ldr	r3, [pc, #32]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002ac0:	2180      	movs	r1, #128	@ 0x80
 8002ac2:	0549      	lsls	r1, r1, #21
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	61da      	str	r2, [r3, #28]
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <HAL_MspInit+0x44>)
 8002aca:	69da      	ldr	r2, [r3, #28]
 8002acc:	2380      	movs	r3, #128	@ 0x80
 8002ace:	055b      	lsls	r3, r3, #21
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	603b      	str	r3, [r7, #0]
 8002ad4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ad6:	46c0      	nop			@ (mov r8, r8)
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	b002      	add	sp, #8
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	46c0      	nop			@ (mov r8, r8)
 8002ae0:	40021000 	.word	0x40021000

08002ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ae8:	46c0      	nop			@ (mov r8, r8)
 8002aea:	e7fd      	b.n	8002ae8 <NMI_Handler+0x4>

08002aec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002af0:	46c0      	nop			@ (mov r8, r8)
 8002af2:	e7fd      	b.n	8002af0 <HardFault_Handler+0x4>

08002af4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002af8:	46c0      	nop			@ (mov r8, r8)
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b02:	46c0      	nop			@ (mov r8, r8)
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b0c:	f000 fa00 	bl	8002f10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b10:	46c0      	nop			@ (mov r8, r8)
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b086      	sub	sp, #24
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	60f8      	str	r0, [r7, #12]
 8002b1e:	60b9      	str	r1, [r7, #8]
 8002b20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	e00a      	b.n	8002b3e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b28:	e000      	b.n	8002b2c <_read+0x16>
 8002b2a:	bf00      	nop
 8002b2c:	0001      	movs	r1, r0
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	1c5a      	adds	r2, r3, #1
 8002b32:	60ba      	str	r2, [r7, #8]
 8002b34:	b2ca      	uxtb	r2, r1
 8002b36:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	dbf0      	blt.n	8002b28 <_read+0x12>
  }

  return len;
 8002b46:	687b      	ldr	r3, [r7, #4]
}
 8002b48:	0018      	movs	r0, r3
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	b006      	add	sp, #24
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	e009      	b.n	8002b76 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	1c5a      	adds	r2, r3, #1
 8002b66:	60ba      	str	r2, [r7, #8]
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	e000      	b.n	8002b70 <_write+0x20>
 8002b6e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	3301      	adds	r3, #1
 8002b74:	617b      	str	r3, [r7, #20]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	dbf1      	blt.n	8002b62 <_write+0x12>
  }
  return len;
 8002b7e:	687b      	ldr	r3, [r7, #4]
}
 8002b80:	0018      	movs	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	b006      	add	sp, #24
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <_close>:

int _close(int file)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b90:	2301      	movs	r3, #1
 8002b92:	425b      	negs	r3, r3
}
 8002b94:	0018      	movs	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	b002      	add	sp, #8
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	2280      	movs	r2, #128	@ 0x80
 8002baa:	0192      	lsls	r2, r2, #6
 8002bac:	605a      	str	r2, [r3, #4]
  return 0;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	b002      	add	sp, #8
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <_isatty>:

int _isatty(int file)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002bc0:	2301      	movs	r3, #1
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b002      	add	sp, #8
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	60f8      	str	r0, [r7, #12]
 8002bd2:	60b9      	str	r1, [r7, #8]
 8002bd4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	0018      	movs	r0, r3
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b004      	add	sp, #16
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002be8:	4a14      	ldr	r2, [pc, #80]	@ (8002c3c <_sbrk+0x5c>)
 8002bea:	4b15      	ldr	r3, [pc, #84]	@ (8002c40 <_sbrk+0x60>)
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bf4:	4b13      	ldr	r3, [pc, #76]	@ (8002c44 <_sbrk+0x64>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d102      	bne.n	8002c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bfc:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <_sbrk+0x64>)
 8002bfe:	4a12      	ldr	r2, [pc, #72]	@ (8002c48 <_sbrk+0x68>)
 8002c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c02:	4b10      	ldr	r3, [pc, #64]	@ (8002c44 <_sbrk+0x64>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	18d3      	adds	r3, r2, r3
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d207      	bcs.n	8002c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c10:	f003 fd16 	bl	8006640 <__errno>
 8002c14:	0003      	movs	r3, r0
 8002c16:	220c      	movs	r2, #12
 8002c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	425b      	negs	r3, r3
 8002c1e:	e009      	b.n	8002c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c20:	4b08      	ldr	r3, [pc, #32]	@ (8002c44 <_sbrk+0x64>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c26:	4b07      	ldr	r3, [pc, #28]	@ (8002c44 <_sbrk+0x64>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	18d2      	adds	r2, r2, r3
 8002c2e:	4b05      	ldr	r3, [pc, #20]	@ (8002c44 <_sbrk+0x64>)
 8002c30:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002c32:	68fb      	ldr	r3, [r7, #12]
}
 8002c34:	0018      	movs	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b006      	add	sp, #24
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	20002000 	.word	0x20002000
 8002c40:	00000400 	.word	0x00000400
 8002c44:	200000dc 	.word	0x200000dc
 8002c48:	20000300 	.word	0x20000300

08002c4c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002c50:	46c0      	nop			@ (mov r8, r8)
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <MX_TIM17_Init>:

TIM_HandleTypeDef htim17;

/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c9c <MX_TIM17_Init+0x44>)
 8002c5e:	4a10      	ldr	r2, [pc, #64]	@ (8002ca0 <MX_TIM17_Init+0x48>)
 8002c60:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8002c62:	4b0e      	ldr	r3, [pc, #56]	@ (8002c9c <MX_TIM17_Init+0x44>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c68:	4b0c      	ldr	r3, [pc, #48]	@ (8002c9c <MX_TIM17_Init+0x44>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8002c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c9c <MX_TIM17_Init+0x44>)
 8002c70:	4a0c      	ldr	r2, [pc, #48]	@ (8002ca4 <MX_TIM17_Init+0x4c>)
 8002c72:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c74:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <MX_TIM17_Init+0x44>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002c7a:	4b08      	ldr	r3, [pc, #32]	@ (8002c9c <MX_TIM17_Init+0x44>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c80:	4b06      	ldr	r3, [pc, #24]	@ (8002c9c <MX_TIM17_Init+0x44>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002c86:	4b05      	ldr	r3, [pc, #20]	@ (8002c9c <MX_TIM17_Init+0x44>)
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f001 ff77 	bl	8004b7c <HAL_TIM_Base_Init>
 8002c8e:	1e03      	subs	r3, r0, #0
 8002c90:	d001      	beq.n	8002c96 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8002c92:	f7ff fefd 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8002c96:	46c0      	nop			@ (mov r8, r8)
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	200000e0 	.word	0x200000e0
 8002ca0:	40014800 	.word	0x40014800
 8002ca4:	0000ffff 	.word	0x0000ffff

08002ca8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM17)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce0 <HAL_TIM_Base_MspInit+0x38>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d10d      	bne.n	8002cd6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* TIM17 clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002cba:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce4 <HAL_TIM_Base_MspInit+0x3c>)
 8002cbc:	699a      	ldr	r2, [r3, #24]
 8002cbe:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <HAL_TIM_Base_MspInit+0x3c>)
 8002cc0:	2180      	movs	r1, #128	@ 0x80
 8002cc2:	02c9      	lsls	r1, r1, #11
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	619a      	str	r2, [r3, #24]
 8002cc8:	4b06      	ldr	r3, [pc, #24]	@ (8002ce4 <HAL_TIM_Base_MspInit+0x3c>)
 8002cca:	699a      	ldr	r2, [r3, #24]
 8002ccc:	2380      	movs	r3, #128	@ 0x80
 8002cce:	02db      	lsls	r3, r3, #11
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8002cd6:	46c0      	nop			@ (mov r8, r8)
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	b004      	add	sp, #16
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	46c0      	nop			@ (mov r8, r8)
 8002ce0:	40014800 	.word	0x40014800
 8002ce4:	40021000 	.word	0x40021000

08002ce8 <uart_printf>:
 */

#include "uartcomm.h"


void uart_printf(UART_HandleTypeDef *huart, const char *format, ...) {
 8002ce8:	b40e      	push	{r1, r2, r3}
 8002cea:	b590      	push	{r4, r7, lr}
 8002cec:	b0a4      	sub	sp, #144	@ 0x90
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
    char buffer[128];
    va_list args;
    va_start(args, format);
 8002cf2:	23a0      	movs	r3, #160	@ 0xa0
 8002cf4:	18fb      	adds	r3, r7, r3
 8002cf6:	60fb      	str	r3, [r7, #12]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	229c      	movs	r2, #156	@ 0x9c
 8002cfc:	18ba      	adds	r2, r7, r2
 8002cfe:	6812      	ldr	r2, [r2, #0]
 8002d00:	2410      	movs	r4, #16
 8002d02:	1938      	adds	r0, r7, r4
 8002d04:	2180      	movs	r1, #128	@ 0x80
 8002d06:	f003 fc27 	bl	8006558 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit_IT(huart, (uint8_t*)buffer, strlen(buffer));
 8002d0a:	193b      	adds	r3, r7, r4
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	f7fd f9fb 	bl	8000108 <strlen>
 8002d12:	0003      	movs	r3, r0
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	1939      	adds	r1, r7, r4
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	f002 fd4e 	bl	80057bc <HAL_UART_Transmit_IT>
}
 8002d20:	46c0      	nop			@ (mov r8, r8)
 8002d22:	46bd      	mov	sp, r7
 8002d24:	b024      	add	sp, #144	@ 0x90
 8002d26:	bc90      	pop	{r4, r7}
 8002d28:	bc08      	pop	{r3}
 8002d2a:	b003      	add	sp, #12
 8002d2c:	4718      	bx	r3
	...

08002d30 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d34:	4b14      	ldr	r3, [pc, #80]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d36:	4a15      	ldr	r2, [pc, #84]	@ (8002d8c <MX_USART1_UART_Init+0x5c>)
 8002d38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d3a:	4b13      	ldr	r3, [pc, #76]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d3c:	22e1      	movs	r2, #225	@ 0xe1
 8002d3e:	0252      	lsls	r2, r2, #9
 8002d40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d42:	4b11      	ldr	r3, [pc, #68]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d48:	4b0f      	ldr	r3, [pc, #60]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d54:	4b0c      	ldr	r3, [pc, #48]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d56:	220c      	movs	r2, #12
 8002d58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d60:	4b09      	ldr	r3, [pc, #36]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d66:	4b08      	ldr	r3, [pc, #32]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d6c:	4b06      	ldr	r3, [pc, #24]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d72:	4b05      	ldr	r3, [pc, #20]	@ (8002d88 <MX_USART1_UART_Init+0x58>)
 8002d74:	0018      	movs	r0, r3
 8002d76:	f002 fccd 	bl	8005714 <HAL_UART_Init>
 8002d7a:	1e03      	subs	r3, r0, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002d7e:	f7ff fe87 	bl	8002a90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d82:	46c0      	nop			@ (mov r8, r8)
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20000128 	.word	0x20000128
 8002d8c:	40013800 	.word	0x40013800

08002d90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d90:	b590      	push	{r4, r7, lr}
 8002d92:	b08b      	sub	sp, #44	@ 0x2c
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d98:	2414      	movs	r4, #20
 8002d9a:	193b      	adds	r3, r7, r4
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	2314      	movs	r3, #20
 8002da0:	001a      	movs	r2, r3
 8002da2:	2100      	movs	r1, #0
 8002da4:	f003 fbe4 	bl	8006570 <memset>
  if(uartHandle->Instance==USART1)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a1d      	ldr	r2, [pc, #116]	@ (8002e24 <HAL_UART_MspInit+0x94>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d133      	bne.n	8002e1a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002db2:	4b1d      	ldr	r3, [pc, #116]	@ (8002e28 <HAL_UART_MspInit+0x98>)
 8002db4:	699a      	ldr	r2, [r3, #24]
 8002db6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e28 <HAL_UART_MspInit+0x98>)
 8002db8:	2180      	movs	r1, #128	@ 0x80
 8002dba:	01c9      	lsls	r1, r1, #7
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	619a      	str	r2, [r3, #24]
 8002dc0:	4b19      	ldr	r3, [pc, #100]	@ (8002e28 <HAL_UART_MspInit+0x98>)
 8002dc2:	699a      	ldr	r2, [r3, #24]
 8002dc4:	2380      	movs	r3, #128	@ 0x80
 8002dc6:	01db      	lsls	r3, r3, #7
 8002dc8:	4013      	ands	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dce:	4b16      	ldr	r3, [pc, #88]	@ (8002e28 <HAL_UART_MspInit+0x98>)
 8002dd0:	695a      	ldr	r2, [r3, #20]
 8002dd2:	4b15      	ldr	r3, [pc, #84]	@ (8002e28 <HAL_UART_MspInit+0x98>)
 8002dd4:	2180      	movs	r1, #128	@ 0x80
 8002dd6:	0289      	lsls	r1, r1, #10
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	615a      	str	r2, [r3, #20]
 8002ddc:	4b12      	ldr	r3, [pc, #72]	@ (8002e28 <HAL_UART_MspInit+0x98>)
 8002dde:	695a      	ldr	r2, [r3, #20]
 8002de0:	2380      	movs	r3, #128	@ 0x80
 8002de2:	029b      	lsls	r3, r3, #10
 8002de4:	4013      	ands	r3, r2
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002dea:	193b      	adds	r3, r7, r4
 8002dec:	22c0      	movs	r2, #192	@ 0xc0
 8002dee:	00d2      	lsls	r2, r2, #3
 8002df0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df2:	0021      	movs	r1, r4
 8002df4:	187b      	adds	r3, r7, r1
 8002df6:	2202      	movs	r2, #2
 8002df8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfa:	187b      	adds	r3, r7, r1
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e00:	187b      	adds	r3, r7, r1
 8002e02:	2203      	movs	r2, #3
 8002e04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002e06:	187b      	adds	r3, r7, r1
 8002e08:	2201      	movs	r2, #1
 8002e0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e0c:	187a      	adds	r2, r7, r1
 8002e0e:	2390      	movs	r3, #144	@ 0x90
 8002e10:	05db      	lsls	r3, r3, #23
 8002e12:	0011      	movs	r1, r2
 8002e14:	0018      	movs	r0, r3
 8002e16:	f000 f94b 	bl	80030b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002e1a:	46c0      	nop			@ (mov r8, r8)
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	b00b      	add	sp, #44	@ 0x2c
 8002e20:	bd90      	pop	{r4, r7, pc}
 8002e22:	46c0      	nop			@ (mov r8, r8)
 8002e24:	40013800 	.word	0x40013800
 8002e28:	40021000 	.word	0x40021000

08002e2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e2c:	480d      	ldr	r0, [pc, #52]	@ (8002e64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e2e:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8002e30:	f7ff ff0c 	bl	8002c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e34:	480c      	ldr	r0, [pc, #48]	@ (8002e68 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e36:	490d      	ldr	r1, [pc, #52]	@ (8002e6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e38:	4a0d      	ldr	r2, [pc, #52]	@ (8002e70 <LoopForever+0xe>)
  movs r3, #0
 8002e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e3c:	e002      	b.n	8002e44 <LoopCopyDataInit>

08002e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e42:	3304      	adds	r3, #4

08002e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e48:	d3f9      	bcc.n	8002e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e78 <LoopForever+0x16>)
  movs r3, #0
 8002e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e50:	e001      	b.n	8002e56 <LoopFillZerobss>

08002e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e54:	3204      	adds	r2, #4

08002e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e58:	d3fb      	bcc.n	8002e52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002e5a:	f003 fbf7 	bl	800664c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e5e:	f7ff fd59 	bl	8002914 <main>

08002e62 <LoopForever>:

LoopForever:
    b LoopForever
 8002e62:	e7fe      	b.n	8002e62 <LoopForever>
  ldr   r0, =_estack
 8002e64:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002e68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e6c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002e70:	0800754c 	.word	0x0800754c
  ldr r2, =_sbss
 8002e74:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002e78:	20000300 	.word	0x20000300

08002e7c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e7c:	e7fe      	b.n	8002e7c <ADC1_COMP_IRQHandler>
	...

08002e80 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e84:	4b07      	ldr	r3, [pc, #28]	@ (8002ea4 <HAL_Init+0x24>)
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	4b06      	ldr	r3, [pc, #24]	@ (8002ea4 <HAL_Init+0x24>)
 8002e8a:	2110      	movs	r1, #16
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002e90:	2000      	movs	r0, #0
 8002e92:	f000 f809 	bl	8002ea8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e96:	f7ff fe01 	bl	8002a9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	46c0      	nop			@ (mov r8, r8)
 8002ea4:	40022000 	.word	0x40022000

08002ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ea8:	b590      	push	{r4, r7, lr}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002eb0:	4b14      	ldr	r3, [pc, #80]	@ (8002f04 <HAL_InitTick+0x5c>)
 8002eb2:	681c      	ldr	r4, [r3, #0]
 8002eb4:	4b14      	ldr	r3, [pc, #80]	@ (8002f08 <HAL_InitTick+0x60>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	0019      	movs	r1, r3
 8002eba:	23fa      	movs	r3, #250	@ 0xfa
 8002ebc:	0098      	lsls	r0, r3, #2
 8002ebe:	f7fd f935 	bl	800012c <__udivsi3>
 8002ec2:	0003      	movs	r3, r0
 8002ec4:	0019      	movs	r1, r3
 8002ec6:	0020      	movs	r0, r4
 8002ec8:	f7fd f930 	bl	800012c <__udivsi3>
 8002ecc:	0003      	movs	r3, r0
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f000 f8e1 	bl	8003096 <HAL_SYSTICK_Config>
 8002ed4:	1e03      	subs	r3, r0, #0
 8002ed6:	d001      	beq.n	8002edc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e00f      	b.n	8002efc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2b03      	cmp	r3, #3
 8002ee0:	d80b      	bhi.n	8002efa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	425b      	negs	r3, r3
 8002ee8:	2200      	movs	r2, #0
 8002eea:	0018      	movs	r0, r3
 8002eec:	f000 f8be 	bl	800306c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ef0:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <HAL_InitTick+0x64>)
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	e000      	b.n	8002efc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
}
 8002efc:	0018      	movs	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	b003      	add	sp, #12
 8002f02:	bd90      	pop	{r4, r7, pc}
 8002f04:	20000000 	.word	0x20000000
 8002f08:	20000008 	.word	0x20000008
 8002f0c:	20000004 	.word	0x20000004

08002f10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f14:	4b05      	ldr	r3, [pc, #20]	@ (8002f2c <HAL_IncTick+0x1c>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	001a      	movs	r2, r3
 8002f1a:	4b05      	ldr	r3, [pc, #20]	@ (8002f30 <HAL_IncTick+0x20>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	18d2      	adds	r2, r2, r3
 8002f20:	4b03      	ldr	r3, [pc, #12]	@ (8002f30 <HAL_IncTick+0x20>)
 8002f22:	601a      	str	r2, [r3, #0]
}
 8002f24:	46c0      	nop			@ (mov r8, r8)
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	46c0      	nop			@ (mov r8, r8)
 8002f2c:	20000008 	.word	0x20000008
 8002f30:	200001b0 	.word	0x200001b0

08002f34 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  return uwTick;
 8002f38:	4b02      	ldr	r3, [pc, #8]	@ (8002f44 <HAL_GetTick+0x10>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
}
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	46c0      	nop			@ (mov r8, r8)
 8002f44:	200001b0 	.word	0x200001b0

08002f48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f48:	b590      	push	{r4, r7, lr}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	0002      	movs	r2, r0
 8002f50:	6039      	str	r1, [r7, #0]
 8002f52:	1dfb      	adds	r3, r7, #7
 8002f54:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002f56:	1dfb      	adds	r3, r7, #7
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f5c:	d828      	bhi.n	8002fb0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f5e:	4a2f      	ldr	r2, [pc, #188]	@ (800301c <__NVIC_SetPriority+0xd4>)
 8002f60:	1dfb      	adds	r3, r7, #7
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	b25b      	sxtb	r3, r3
 8002f66:	089b      	lsrs	r3, r3, #2
 8002f68:	33c0      	adds	r3, #192	@ 0xc0
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	589b      	ldr	r3, [r3, r2]
 8002f6e:	1dfa      	adds	r2, r7, #7
 8002f70:	7812      	ldrb	r2, [r2, #0]
 8002f72:	0011      	movs	r1, r2
 8002f74:	2203      	movs	r2, #3
 8002f76:	400a      	ands	r2, r1
 8002f78:	00d2      	lsls	r2, r2, #3
 8002f7a:	21ff      	movs	r1, #255	@ 0xff
 8002f7c:	4091      	lsls	r1, r2
 8002f7e:	000a      	movs	r2, r1
 8002f80:	43d2      	mvns	r2, r2
 8002f82:	401a      	ands	r2, r3
 8002f84:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	019b      	lsls	r3, r3, #6
 8002f8a:	22ff      	movs	r2, #255	@ 0xff
 8002f8c:	401a      	ands	r2, r3
 8002f8e:	1dfb      	adds	r3, r7, #7
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	0018      	movs	r0, r3
 8002f94:	2303      	movs	r3, #3
 8002f96:	4003      	ands	r3, r0
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f9c:	481f      	ldr	r0, [pc, #124]	@ (800301c <__NVIC_SetPriority+0xd4>)
 8002f9e:	1dfb      	adds	r3, r7, #7
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	b25b      	sxtb	r3, r3
 8002fa4:	089b      	lsrs	r3, r3, #2
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	33c0      	adds	r3, #192	@ 0xc0
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002fae:	e031      	b.n	8003014 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fb0:	4a1b      	ldr	r2, [pc, #108]	@ (8003020 <__NVIC_SetPriority+0xd8>)
 8002fb2:	1dfb      	adds	r3, r7, #7
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	0019      	movs	r1, r3
 8002fb8:	230f      	movs	r3, #15
 8002fba:	400b      	ands	r3, r1
 8002fbc:	3b08      	subs	r3, #8
 8002fbe:	089b      	lsrs	r3, r3, #2
 8002fc0:	3306      	adds	r3, #6
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	18d3      	adds	r3, r2, r3
 8002fc6:	3304      	adds	r3, #4
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	1dfa      	adds	r2, r7, #7
 8002fcc:	7812      	ldrb	r2, [r2, #0]
 8002fce:	0011      	movs	r1, r2
 8002fd0:	2203      	movs	r2, #3
 8002fd2:	400a      	ands	r2, r1
 8002fd4:	00d2      	lsls	r2, r2, #3
 8002fd6:	21ff      	movs	r1, #255	@ 0xff
 8002fd8:	4091      	lsls	r1, r2
 8002fda:	000a      	movs	r2, r1
 8002fdc:	43d2      	mvns	r2, r2
 8002fde:	401a      	ands	r2, r3
 8002fe0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	019b      	lsls	r3, r3, #6
 8002fe6:	22ff      	movs	r2, #255	@ 0xff
 8002fe8:	401a      	ands	r2, r3
 8002fea:	1dfb      	adds	r3, r7, #7
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	0018      	movs	r0, r3
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	4003      	ands	r3, r0
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ff8:	4809      	ldr	r0, [pc, #36]	@ (8003020 <__NVIC_SetPriority+0xd8>)
 8002ffa:	1dfb      	adds	r3, r7, #7
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	001c      	movs	r4, r3
 8003000:	230f      	movs	r3, #15
 8003002:	4023      	ands	r3, r4
 8003004:	3b08      	subs	r3, #8
 8003006:	089b      	lsrs	r3, r3, #2
 8003008:	430a      	orrs	r2, r1
 800300a:	3306      	adds	r3, #6
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	18c3      	adds	r3, r0, r3
 8003010:	3304      	adds	r3, #4
 8003012:	601a      	str	r2, [r3, #0]
}
 8003014:	46c0      	nop			@ (mov r8, r8)
 8003016:	46bd      	mov	sp, r7
 8003018:	b003      	add	sp, #12
 800301a:	bd90      	pop	{r4, r7, pc}
 800301c:	e000e100 	.word	0xe000e100
 8003020:	e000ed00 	.word	0xe000ed00

08003024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	1e5a      	subs	r2, r3, #1
 8003030:	2380      	movs	r3, #128	@ 0x80
 8003032:	045b      	lsls	r3, r3, #17
 8003034:	429a      	cmp	r2, r3
 8003036:	d301      	bcc.n	800303c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003038:	2301      	movs	r3, #1
 800303a:	e010      	b.n	800305e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800303c:	4b0a      	ldr	r3, [pc, #40]	@ (8003068 <SysTick_Config+0x44>)
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	3a01      	subs	r2, #1
 8003042:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003044:	2301      	movs	r3, #1
 8003046:	425b      	negs	r3, r3
 8003048:	2103      	movs	r1, #3
 800304a:	0018      	movs	r0, r3
 800304c:	f7ff ff7c 	bl	8002f48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003050:	4b05      	ldr	r3, [pc, #20]	@ (8003068 <SysTick_Config+0x44>)
 8003052:	2200      	movs	r2, #0
 8003054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003056:	4b04      	ldr	r3, [pc, #16]	@ (8003068 <SysTick_Config+0x44>)
 8003058:	2207      	movs	r2, #7
 800305a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800305c:	2300      	movs	r3, #0
}
 800305e:	0018      	movs	r0, r3
 8003060:	46bd      	mov	sp, r7
 8003062:	b002      	add	sp, #8
 8003064:	bd80      	pop	{r7, pc}
 8003066:	46c0      	nop			@ (mov r8, r8)
 8003068:	e000e010 	.word	0xe000e010

0800306c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	60b9      	str	r1, [r7, #8]
 8003074:	607a      	str	r2, [r7, #4]
 8003076:	210f      	movs	r1, #15
 8003078:	187b      	adds	r3, r7, r1
 800307a:	1c02      	adds	r2, r0, #0
 800307c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800307e:	68ba      	ldr	r2, [r7, #8]
 8003080:	187b      	adds	r3, r7, r1
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	b25b      	sxtb	r3, r3
 8003086:	0011      	movs	r1, r2
 8003088:	0018      	movs	r0, r3
 800308a:	f7ff ff5d 	bl	8002f48 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800308e:	46c0      	nop			@ (mov r8, r8)
 8003090:	46bd      	mov	sp, r7
 8003092:	b004      	add	sp, #16
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b082      	sub	sp, #8
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	0018      	movs	r0, r3
 80030a2:	f7ff ffbf 	bl	8003024 <SysTick_Config>
 80030a6:	0003      	movs	r3, r0
}
 80030a8:	0018      	movs	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b002      	add	sp, #8
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030ba:	2300      	movs	r3, #0
 80030bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030be:	e14f      	b.n	8003360 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2101      	movs	r1, #1
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	4091      	lsls	r1, r2
 80030ca:	000a      	movs	r2, r1
 80030cc:	4013      	ands	r3, r2
 80030ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d100      	bne.n	80030d8 <HAL_GPIO_Init+0x28>
 80030d6:	e140      	b.n	800335a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	2203      	movs	r2, #3
 80030de:	4013      	ands	r3, r2
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d005      	beq.n	80030f0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	2203      	movs	r2, #3
 80030ea:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d130      	bne.n	8003152 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	2203      	movs	r2, #3
 80030fc:	409a      	lsls	r2, r3
 80030fe:	0013      	movs	r3, r2
 8003100:	43da      	mvns	r2, r3
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	4013      	ands	r3, r2
 8003106:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	409a      	lsls	r2, r3
 8003112:	0013      	movs	r3, r2
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	4313      	orrs	r3, r2
 8003118:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003126:	2201      	movs	r2, #1
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	409a      	lsls	r2, r3
 800312c:	0013      	movs	r3, r2
 800312e:	43da      	mvns	r2, r3
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	4013      	ands	r3, r2
 8003134:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	091b      	lsrs	r3, r3, #4
 800313c:	2201      	movs	r2, #1
 800313e:	401a      	ands	r2, r3
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	409a      	lsls	r2, r3
 8003144:	0013      	movs	r3, r2
 8003146:	693a      	ldr	r2, [r7, #16]
 8003148:	4313      	orrs	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	2203      	movs	r2, #3
 8003158:	4013      	ands	r3, r2
 800315a:	2b03      	cmp	r3, #3
 800315c:	d017      	beq.n	800318e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	2203      	movs	r2, #3
 800316a:	409a      	lsls	r2, r3
 800316c:	0013      	movs	r3, r2
 800316e:	43da      	mvns	r2, r3
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4013      	ands	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	689a      	ldr	r2, [r3, #8]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	409a      	lsls	r2, r3
 8003180:	0013      	movs	r3, r2
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2203      	movs	r2, #3
 8003194:	4013      	ands	r3, r2
 8003196:	2b02      	cmp	r3, #2
 8003198:	d123      	bne.n	80031e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	08da      	lsrs	r2, r3, #3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3208      	adds	r2, #8
 80031a2:	0092      	lsls	r2, r2, #2
 80031a4:	58d3      	ldr	r3, [r2, r3]
 80031a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	2207      	movs	r2, #7
 80031ac:	4013      	ands	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	220f      	movs	r2, #15
 80031b2:	409a      	lsls	r2, r3
 80031b4:	0013      	movs	r3, r2
 80031b6:	43da      	mvns	r2, r3
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	4013      	ands	r3, r2
 80031bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	2107      	movs	r1, #7
 80031c6:	400b      	ands	r3, r1
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	409a      	lsls	r2, r3
 80031cc:	0013      	movs	r3, r2
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	08da      	lsrs	r2, r3, #3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3208      	adds	r2, #8
 80031dc:	0092      	lsls	r2, r2, #2
 80031de:	6939      	ldr	r1, [r7, #16]
 80031e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	2203      	movs	r2, #3
 80031ee:	409a      	lsls	r2, r3
 80031f0:	0013      	movs	r3, r2
 80031f2:	43da      	mvns	r2, r3
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	4013      	ands	r3, r2
 80031f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2203      	movs	r2, #3
 8003200:	401a      	ands	r2, r3
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	409a      	lsls	r2, r3
 8003208:	0013      	movs	r3, r2
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	4313      	orrs	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	23c0      	movs	r3, #192	@ 0xc0
 800321c:	029b      	lsls	r3, r3, #10
 800321e:	4013      	ands	r3, r2
 8003220:	d100      	bne.n	8003224 <HAL_GPIO_Init+0x174>
 8003222:	e09a      	b.n	800335a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003224:	4b54      	ldr	r3, [pc, #336]	@ (8003378 <HAL_GPIO_Init+0x2c8>)
 8003226:	699a      	ldr	r2, [r3, #24]
 8003228:	4b53      	ldr	r3, [pc, #332]	@ (8003378 <HAL_GPIO_Init+0x2c8>)
 800322a:	2101      	movs	r1, #1
 800322c:	430a      	orrs	r2, r1
 800322e:	619a      	str	r2, [r3, #24]
 8003230:	4b51      	ldr	r3, [pc, #324]	@ (8003378 <HAL_GPIO_Init+0x2c8>)
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	2201      	movs	r2, #1
 8003236:	4013      	ands	r3, r2
 8003238:	60bb      	str	r3, [r7, #8]
 800323a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800323c:	4a4f      	ldr	r2, [pc, #316]	@ (800337c <HAL_GPIO_Init+0x2cc>)
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	089b      	lsrs	r3, r3, #2
 8003242:	3302      	adds	r3, #2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	589b      	ldr	r3, [r3, r2]
 8003248:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	2203      	movs	r2, #3
 800324e:	4013      	ands	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	220f      	movs	r2, #15
 8003254:	409a      	lsls	r2, r3
 8003256:	0013      	movs	r3, r2
 8003258:	43da      	mvns	r2, r3
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	4013      	ands	r3, r2
 800325e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	2390      	movs	r3, #144	@ 0x90
 8003264:	05db      	lsls	r3, r3, #23
 8003266:	429a      	cmp	r2, r3
 8003268:	d013      	beq.n	8003292 <HAL_GPIO_Init+0x1e2>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a44      	ldr	r2, [pc, #272]	@ (8003380 <HAL_GPIO_Init+0x2d0>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d00d      	beq.n	800328e <HAL_GPIO_Init+0x1de>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a43      	ldr	r2, [pc, #268]	@ (8003384 <HAL_GPIO_Init+0x2d4>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d007      	beq.n	800328a <HAL_GPIO_Init+0x1da>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a42      	ldr	r2, [pc, #264]	@ (8003388 <HAL_GPIO_Init+0x2d8>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d101      	bne.n	8003286 <HAL_GPIO_Init+0x1d6>
 8003282:	2303      	movs	r3, #3
 8003284:	e006      	b.n	8003294 <HAL_GPIO_Init+0x1e4>
 8003286:	2305      	movs	r3, #5
 8003288:	e004      	b.n	8003294 <HAL_GPIO_Init+0x1e4>
 800328a:	2302      	movs	r3, #2
 800328c:	e002      	b.n	8003294 <HAL_GPIO_Init+0x1e4>
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <HAL_GPIO_Init+0x1e4>
 8003292:	2300      	movs	r3, #0
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	2103      	movs	r1, #3
 8003298:	400a      	ands	r2, r1
 800329a:	0092      	lsls	r2, r2, #2
 800329c:	4093      	lsls	r3, r2
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032a4:	4935      	ldr	r1, [pc, #212]	@ (800337c <HAL_GPIO_Init+0x2cc>)
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	089b      	lsrs	r3, r3, #2
 80032aa:	3302      	adds	r3, #2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032b2:	4b36      	ldr	r3, [pc, #216]	@ (800338c <HAL_GPIO_Init+0x2dc>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	43da      	mvns	r2, r3
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	4013      	ands	r3, r2
 80032c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	2380      	movs	r3, #128	@ 0x80
 80032c8:	035b      	lsls	r3, r3, #13
 80032ca:	4013      	ands	r3, r2
 80032cc:	d003      	beq.n	80032d6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80032d6:	4b2d      	ldr	r3, [pc, #180]	@ (800338c <HAL_GPIO_Init+0x2dc>)
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80032dc:	4b2b      	ldr	r3, [pc, #172]	@ (800338c <HAL_GPIO_Init+0x2dc>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	43da      	mvns	r2, r3
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	4013      	ands	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	2380      	movs	r3, #128	@ 0x80
 80032f2:	039b      	lsls	r3, r3, #14
 80032f4:	4013      	ands	r3, r2
 80032f6:	d003      	beq.n	8003300 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003300:	4b22      	ldr	r3, [pc, #136]	@ (800338c <HAL_GPIO_Init+0x2dc>)
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003306:	4b21      	ldr	r3, [pc, #132]	@ (800338c <HAL_GPIO_Init+0x2dc>)
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	43da      	mvns	r2, r3
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	4013      	ands	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	2380      	movs	r3, #128	@ 0x80
 800331c:	029b      	lsls	r3, r3, #10
 800331e:	4013      	ands	r3, r2
 8003320:	d003      	beq.n	800332a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	4313      	orrs	r3, r2
 8003328:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800332a:	4b18      	ldr	r3, [pc, #96]	@ (800338c <HAL_GPIO_Init+0x2dc>)
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003330:	4b16      	ldr	r3, [pc, #88]	@ (800338c <HAL_GPIO_Init+0x2dc>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	43da      	mvns	r2, r3
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	4013      	ands	r3, r2
 800333e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	2380      	movs	r3, #128	@ 0x80
 8003346:	025b      	lsls	r3, r3, #9
 8003348:	4013      	ands	r3, r2
 800334a:	d003      	beq.n	8003354 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	4313      	orrs	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003354:	4b0d      	ldr	r3, [pc, #52]	@ (800338c <HAL_GPIO_Init+0x2dc>)
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	3301      	adds	r3, #1
 800335e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	40da      	lsrs	r2, r3
 8003368:	1e13      	subs	r3, r2, #0
 800336a:	d000      	beq.n	800336e <HAL_GPIO_Init+0x2be>
 800336c:	e6a8      	b.n	80030c0 <HAL_GPIO_Init+0x10>
  } 
}
 800336e:	46c0      	nop			@ (mov r8, r8)
 8003370:	46c0      	nop			@ (mov r8, r8)
 8003372:	46bd      	mov	sp, r7
 8003374:	b006      	add	sp, #24
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	40010000 	.word	0x40010000
 8003380:	48000400 	.word	0x48000400
 8003384:	48000800 	.word	0x48000800
 8003388:	48000c00 	.word	0x48000c00
 800338c:	40010400 	.word	0x40010400

08003390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	0008      	movs	r0, r1
 800339a:	0011      	movs	r1, r2
 800339c:	1cbb      	adds	r3, r7, #2
 800339e:	1c02      	adds	r2, r0, #0
 80033a0:	801a      	strh	r2, [r3, #0]
 80033a2:	1c7b      	adds	r3, r7, #1
 80033a4:	1c0a      	adds	r2, r1, #0
 80033a6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033a8:	1c7b      	adds	r3, r7, #1
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d004      	beq.n	80033ba <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033b0:	1cbb      	adds	r3, r7, #2
 80033b2:	881a      	ldrh	r2, [r3, #0]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033b8:	e003      	b.n	80033c2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033ba:	1cbb      	adds	r3, r7, #2
 80033bc:	881a      	ldrh	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033c2:	46c0      	nop			@ (mov r8, r8)
 80033c4:	46bd      	mov	sp, r7
 80033c6:	b002      	add	sp, #8
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e08f      	b.n	80034fe <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2241      	movs	r2, #65	@ 0x41
 80033e2:	5c9b      	ldrb	r3, [r3, r2]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d107      	bne.n	80033fa <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2240      	movs	r2, #64	@ 0x40
 80033ee:	2100      	movs	r1, #0
 80033f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	0018      	movs	r0, r3
 80033f6:	f7ff fa3f 	bl	8002878 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2241      	movs	r2, #65	@ 0x41
 80033fe:	2124      	movs	r1, #36	@ 0x24
 8003400:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2101      	movs	r1, #1
 800340e:	438a      	bics	r2, r1
 8003410:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	493b      	ldr	r1, [pc, #236]	@ (8003508 <HAL_I2C_Init+0x13c>)
 800341c:	400a      	ands	r2, r1
 800341e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689a      	ldr	r2, [r3, #8]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4938      	ldr	r1, [pc, #224]	@ (800350c <HAL_I2C_Init+0x140>)
 800342c:	400a      	ands	r2, r1
 800342e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d108      	bne.n	800344a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2180      	movs	r1, #128	@ 0x80
 8003442:	0209      	lsls	r1, r1, #8
 8003444:	430a      	orrs	r2, r1
 8003446:	609a      	str	r2, [r3, #8]
 8003448:	e007      	b.n	800345a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2184      	movs	r1, #132	@ 0x84
 8003454:	0209      	lsls	r1, r1, #8
 8003456:	430a      	orrs	r2, r1
 8003458:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d109      	bne.n	8003476 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2180      	movs	r1, #128	@ 0x80
 800346e:	0109      	lsls	r1, r1, #4
 8003470:	430a      	orrs	r2, r1
 8003472:	605a      	str	r2, [r3, #4]
 8003474:	e007      	b.n	8003486 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4923      	ldr	r1, [pc, #140]	@ (8003510 <HAL_I2C_Init+0x144>)
 8003482:	400a      	ands	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4920      	ldr	r1, [pc, #128]	@ (8003514 <HAL_I2C_Init+0x148>)
 8003492:	430a      	orrs	r2, r1
 8003494:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68da      	ldr	r2, [r3, #12]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	491a      	ldr	r1, [pc, #104]	@ (800350c <HAL_I2C_Init+0x140>)
 80034a2:	400a      	ands	r2, r1
 80034a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691a      	ldr	r2, [r3, #16]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	431a      	orrs	r2, r3
 80034b0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	69d9      	ldr	r1, [r3, #28]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a1a      	ldr	r2, [r3, #32]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2101      	movs	r1, #1
 80034dc:	430a      	orrs	r2, r1
 80034de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2241      	movs	r2, #65	@ 0x41
 80034ea:	2120      	movs	r1, #32
 80034ec:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2242      	movs	r2, #66	@ 0x42
 80034f8:	2100      	movs	r1, #0
 80034fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	0018      	movs	r0, r3
 8003500:	46bd      	mov	sp, r7
 8003502:	b002      	add	sp, #8
 8003504:	bd80      	pop	{r7, pc}
 8003506:	46c0      	nop			@ (mov r8, r8)
 8003508:	f0ffffff 	.word	0xf0ffffff
 800350c:	ffff7fff 	.word	0xffff7fff
 8003510:	fffff7ff 	.word	0xfffff7ff
 8003514:	02008000 	.word	0x02008000

08003518 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003518:	b590      	push	{r4, r7, lr}
 800351a:	b089      	sub	sp, #36	@ 0x24
 800351c:	af02      	add	r7, sp, #8
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	000c      	movs	r4, r1
 8003522:	0010      	movs	r0, r2
 8003524:	0019      	movs	r1, r3
 8003526:	230a      	movs	r3, #10
 8003528:	18fb      	adds	r3, r7, r3
 800352a:	1c22      	adds	r2, r4, #0
 800352c:	801a      	strh	r2, [r3, #0]
 800352e:	2308      	movs	r3, #8
 8003530:	18fb      	adds	r3, r7, r3
 8003532:	1c02      	adds	r2, r0, #0
 8003534:	801a      	strh	r2, [r3, #0]
 8003536:	1dbb      	adds	r3, r7, #6
 8003538:	1c0a      	adds	r2, r1, #0
 800353a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2241      	movs	r2, #65	@ 0x41
 8003540:	5c9b      	ldrb	r3, [r3, r2]
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b20      	cmp	r3, #32
 8003546:	d000      	beq.n	800354a <HAL_I2C_Mem_Write+0x32>
 8003548:	e10c      	b.n	8003764 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800354a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800354c:	2b00      	cmp	r3, #0
 800354e:	d004      	beq.n	800355a <HAL_I2C_Mem_Write+0x42>
 8003550:	232c      	movs	r3, #44	@ 0x2c
 8003552:	18fb      	adds	r3, r7, r3
 8003554:	881b      	ldrh	r3, [r3, #0]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d105      	bne.n	8003566 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2280      	movs	r2, #128	@ 0x80
 800355e:	0092      	lsls	r2, r2, #2
 8003560:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e0ff      	b.n	8003766 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2240      	movs	r2, #64	@ 0x40
 800356a:	5c9b      	ldrb	r3, [r3, r2]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d101      	bne.n	8003574 <HAL_I2C_Mem_Write+0x5c>
 8003570:	2302      	movs	r3, #2
 8003572:	e0f8      	b.n	8003766 <HAL_I2C_Mem_Write+0x24e>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2240      	movs	r2, #64	@ 0x40
 8003578:	2101      	movs	r1, #1
 800357a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800357c:	f7ff fcda 	bl	8002f34 <HAL_GetTick>
 8003580:	0003      	movs	r3, r0
 8003582:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003584:	2380      	movs	r3, #128	@ 0x80
 8003586:	0219      	lsls	r1, r3, #8
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	2319      	movs	r3, #25
 8003590:	2201      	movs	r2, #1
 8003592:	f000 fb0b 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003596:	1e03      	subs	r3, r0, #0
 8003598:	d001      	beq.n	800359e <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e0e3      	b.n	8003766 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2241      	movs	r2, #65	@ 0x41
 80035a2:	2121      	movs	r1, #33	@ 0x21
 80035a4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2242      	movs	r2, #66	@ 0x42
 80035aa:	2140      	movs	r1, #64	@ 0x40
 80035ac:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	222c      	movs	r2, #44	@ 0x2c
 80035be:	18ba      	adds	r2, r7, r2
 80035c0:	8812      	ldrh	r2, [r2, #0]
 80035c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035ca:	1dbb      	adds	r3, r7, #6
 80035cc:	881c      	ldrh	r4, [r3, #0]
 80035ce:	2308      	movs	r3, #8
 80035d0:	18fb      	adds	r3, r7, r3
 80035d2:	881a      	ldrh	r2, [r3, #0]
 80035d4:	230a      	movs	r3, #10
 80035d6:	18fb      	adds	r3, r7, r3
 80035d8:	8819      	ldrh	r1, [r3, #0]
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	9301      	str	r3, [sp, #4]
 80035e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	0023      	movs	r3, r4
 80035e6:	f000 f9f9 	bl	80039dc <I2C_RequestMemoryWrite>
 80035ea:	1e03      	subs	r3, r0, #0
 80035ec:	d005      	beq.n	80035fa <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2240      	movs	r2, #64	@ 0x40
 80035f2:	2100      	movs	r1, #0
 80035f4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e0b5      	b.n	8003766 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2bff      	cmp	r3, #255	@ 0xff
 8003602:	d911      	bls.n	8003628 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	22ff      	movs	r2, #255	@ 0xff
 8003608:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800360e:	b2da      	uxtb	r2, r3
 8003610:	2380      	movs	r3, #128	@ 0x80
 8003612:	045c      	lsls	r4, r3, #17
 8003614:	230a      	movs	r3, #10
 8003616:	18fb      	adds	r3, r7, r3
 8003618:	8819      	ldrh	r1, [r3, #0]
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	2300      	movs	r3, #0
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	0023      	movs	r3, r4
 8003622:	f000 fc9d 	bl	8003f60 <I2C_TransferConfig>
 8003626:	e012      	b.n	800364e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003636:	b2da      	uxtb	r2, r3
 8003638:	2380      	movs	r3, #128	@ 0x80
 800363a:	049c      	lsls	r4, r3, #18
 800363c:	230a      	movs	r3, #10
 800363e:	18fb      	adds	r3, r7, r3
 8003640:	8819      	ldrh	r1, [r3, #0]
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	2300      	movs	r3, #0
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	0023      	movs	r3, r4
 800364a:	f000 fc89 	bl	8003f60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	0018      	movs	r0, r3
 8003656:	f000 fb01 	bl	8003c5c <I2C_WaitOnTXISFlagUntilTimeout>
 800365a:	1e03      	subs	r3, r0, #0
 800365c:	d001      	beq.n	8003662 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e081      	b.n	8003766 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	781a      	ldrb	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003696:	b29b      	uxth	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	d03a      	beq.n	8003712 <HAL_I2C_Mem_Write+0x1fa>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d136      	bne.n	8003712 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	9300      	str	r3, [sp, #0]
 80036ac:	0013      	movs	r3, r2
 80036ae:	2200      	movs	r2, #0
 80036b0:	2180      	movs	r1, #128	@ 0x80
 80036b2:	f000 fa7b 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 80036b6:	1e03      	subs	r3, r0, #0
 80036b8:	d001      	beq.n	80036be <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e053      	b.n	8003766 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	2bff      	cmp	r3, #255	@ 0xff
 80036c6:	d911      	bls.n	80036ec <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	22ff      	movs	r2, #255	@ 0xff
 80036cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	2380      	movs	r3, #128	@ 0x80
 80036d6:	045c      	lsls	r4, r3, #17
 80036d8:	230a      	movs	r3, #10
 80036da:	18fb      	adds	r3, r7, r3
 80036dc:	8819      	ldrh	r1, [r3, #0]
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	2300      	movs	r3, #0
 80036e2:	9300      	str	r3, [sp, #0]
 80036e4:	0023      	movs	r3, r4
 80036e6:	f000 fc3b 	bl	8003f60 <I2C_TransferConfig>
 80036ea:	e012      	b.n	8003712 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	2380      	movs	r3, #128	@ 0x80
 80036fe:	049c      	lsls	r4, r3, #18
 8003700:	230a      	movs	r3, #10
 8003702:	18fb      	adds	r3, r7, r3
 8003704:	8819      	ldrh	r1, [r3, #0]
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	2300      	movs	r3, #0
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	0023      	movs	r3, r4
 800370e:	f000 fc27 	bl	8003f60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003716:	b29b      	uxth	r3, r3
 8003718:	2b00      	cmp	r3, #0
 800371a:	d198      	bne.n	800364e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	0018      	movs	r0, r3
 8003724:	f000 fae0 	bl	8003ce8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003728:	1e03      	subs	r3, r0, #0
 800372a:	d001      	beq.n	8003730 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e01a      	b.n	8003766 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2220      	movs	r2, #32
 8003736:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	490b      	ldr	r1, [pc, #44]	@ (8003770 <HAL_I2C_Mem_Write+0x258>)
 8003744:	400a      	ands	r2, r1
 8003746:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2241      	movs	r2, #65	@ 0x41
 800374c:	2120      	movs	r1, #32
 800374e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2242      	movs	r2, #66	@ 0x42
 8003754:	2100      	movs	r1, #0
 8003756:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2240      	movs	r2, #64	@ 0x40
 800375c:	2100      	movs	r1, #0
 800375e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	e000      	b.n	8003766 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8003764:	2302      	movs	r3, #2
  }
}
 8003766:	0018      	movs	r0, r3
 8003768:	46bd      	mov	sp, r7
 800376a:	b007      	add	sp, #28
 800376c:	bd90      	pop	{r4, r7, pc}
 800376e:	46c0      	nop			@ (mov r8, r8)
 8003770:	fe00e800 	.word	0xfe00e800

08003774 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003774:	b590      	push	{r4, r7, lr}
 8003776:	b089      	sub	sp, #36	@ 0x24
 8003778:	af02      	add	r7, sp, #8
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	000c      	movs	r4, r1
 800377e:	0010      	movs	r0, r2
 8003780:	0019      	movs	r1, r3
 8003782:	230a      	movs	r3, #10
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	1c22      	adds	r2, r4, #0
 8003788:	801a      	strh	r2, [r3, #0]
 800378a:	2308      	movs	r3, #8
 800378c:	18fb      	adds	r3, r7, r3
 800378e:	1c02      	adds	r2, r0, #0
 8003790:	801a      	strh	r2, [r3, #0]
 8003792:	1dbb      	adds	r3, r7, #6
 8003794:	1c0a      	adds	r2, r1, #0
 8003796:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2241      	movs	r2, #65	@ 0x41
 800379c:	5c9b      	ldrb	r3, [r3, r2]
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b20      	cmp	r3, #32
 80037a2:	d000      	beq.n	80037a6 <HAL_I2C_Mem_Read+0x32>
 80037a4:	e110      	b.n	80039c8 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80037a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d004      	beq.n	80037b6 <HAL_I2C_Mem_Read+0x42>
 80037ac:	232c      	movs	r3, #44	@ 0x2c
 80037ae:	18fb      	adds	r3, r7, r3
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d105      	bne.n	80037c2 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2280      	movs	r2, #128	@ 0x80
 80037ba:	0092      	lsls	r2, r2, #2
 80037bc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e103      	b.n	80039ca <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2240      	movs	r2, #64	@ 0x40
 80037c6:	5c9b      	ldrb	r3, [r3, r2]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d101      	bne.n	80037d0 <HAL_I2C_Mem_Read+0x5c>
 80037cc:	2302      	movs	r3, #2
 80037ce:	e0fc      	b.n	80039ca <HAL_I2C_Mem_Read+0x256>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2240      	movs	r2, #64	@ 0x40
 80037d4:	2101      	movs	r1, #1
 80037d6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80037d8:	f7ff fbac 	bl	8002f34 <HAL_GetTick>
 80037dc:	0003      	movs	r3, r0
 80037de:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80037e0:	2380      	movs	r3, #128	@ 0x80
 80037e2:	0219      	lsls	r1, r3, #8
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	2319      	movs	r3, #25
 80037ec:	2201      	movs	r2, #1
 80037ee:	f000 f9dd 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 80037f2:	1e03      	subs	r3, r0, #0
 80037f4:	d001      	beq.n	80037fa <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e0e7      	b.n	80039ca <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2241      	movs	r2, #65	@ 0x41
 80037fe:	2122      	movs	r1, #34	@ 0x22
 8003800:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2242      	movs	r2, #66	@ 0x42
 8003806:	2140      	movs	r1, #64	@ 0x40
 8003808:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003814:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	222c      	movs	r2, #44	@ 0x2c
 800381a:	18ba      	adds	r2, r7, r2
 800381c:	8812      	ldrh	r2, [r2, #0]
 800381e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003826:	1dbb      	adds	r3, r7, #6
 8003828:	881c      	ldrh	r4, [r3, #0]
 800382a:	2308      	movs	r3, #8
 800382c:	18fb      	adds	r3, r7, r3
 800382e:	881a      	ldrh	r2, [r3, #0]
 8003830:	230a      	movs	r3, #10
 8003832:	18fb      	adds	r3, r7, r3
 8003834:	8819      	ldrh	r1, [r3, #0]
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	9301      	str	r3, [sp, #4]
 800383c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	0023      	movs	r3, r4
 8003842:	f000 f92f 	bl	8003aa4 <I2C_RequestMemoryRead>
 8003846:	1e03      	subs	r3, r0, #0
 8003848:	d005      	beq.n	8003856 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2240      	movs	r2, #64	@ 0x40
 800384e:	2100      	movs	r1, #0
 8003850:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e0b9      	b.n	80039ca <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800385a:	b29b      	uxth	r3, r3
 800385c:	2bff      	cmp	r3, #255	@ 0xff
 800385e:	d911      	bls.n	8003884 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2201      	movs	r2, #1
 8003864:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800386a:	b2da      	uxtb	r2, r3
 800386c:	2380      	movs	r3, #128	@ 0x80
 800386e:	045c      	lsls	r4, r3, #17
 8003870:	230a      	movs	r3, #10
 8003872:	18fb      	adds	r3, r7, r3
 8003874:	8819      	ldrh	r1, [r3, #0]
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	4b56      	ldr	r3, [pc, #344]	@ (80039d4 <HAL_I2C_Mem_Read+0x260>)
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	0023      	movs	r3, r4
 800387e:	f000 fb6f 	bl	8003f60 <I2C_TransferConfig>
 8003882:	e012      	b.n	80038aa <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003888:	b29a      	uxth	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003892:	b2da      	uxtb	r2, r3
 8003894:	2380      	movs	r3, #128	@ 0x80
 8003896:	049c      	lsls	r4, r3, #18
 8003898:	230a      	movs	r3, #10
 800389a:	18fb      	adds	r3, r7, r3
 800389c:	8819      	ldrh	r1, [r3, #0]
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	4b4c      	ldr	r3, [pc, #304]	@ (80039d4 <HAL_I2C_Mem_Read+0x260>)
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	0023      	movs	r3, r4
 80038a6:	f000 fb5b 	bl	8003f60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80038aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	0013      	movs	r3, r2
 80038b4:	2200      	movs	r2, #0
 80038b6:	2104      	movs	r1, #4
 80038b8:	f000 f978 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 80038bc:	1e03      	subs	r3, r0, #0
 80038be:	d001      	beq.n	80038c4 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e082      	b.n	80039ca <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d6:	1c5a      	adds	r2, r3, #1
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e0:	3b01      	subs	r3, #1
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	3b01      	subs	r3, #1
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d03a      	beq.n	8003976 <HAL_I2C_Mem_Read+0x202>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003904:	2b00      	cmp	r3, #0
 8003906:	d136      	bne.n	8003976 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003908:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	0013      	movs	r3, r2
 8003912:	2200      	movs	r2, #0
 8003914:	2180      	movs	r1, #128	@ 0x80
 8003916:	f000 f949 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 800391a:	1e03      	subs	r3, r0, #0
 800391c:	d001      	beq.n	8003922 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e053      	b.n	80039ca <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003926:	b29b      	uxth	r3, r3
 8003928:	2bff      	cmp	r3, #255	@ 0xff
 800392a:	d911      	bls.n	8003950 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2201      	movs	r2, #1
 8003930:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003936:	b2da      	uxtb	r2, r3
 8003938:	2380      	movs	r3, #128	@ 0x80
 800393a:	045c      	lsls	r4, r3, #17
 800393c:	230a      	movs	r3, #10
 800393e:	18fb      	adds	r3, r7, r3
 8003940:	8819      	ldrh	r1, [r3, #0]
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	2300      	movs	r3, #0
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	0023      	movs	r3, r4
 800394a:	f000 fb09 	bl	8003f60 <I2C_TransferConfig>
 800394e:	e012      	b.n	8003976 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003954:	b29a      	uxth	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800395e:	b2da      	uxtb	r2, r3
 8003960:	2380      	movs	r3, #128	@ 0x80
 8003962:	049c      	lsls	r4, r3, #18
 8003964:	230a      	movs	r3, #10
 8003966:	18fb      	adds	r3, r7, r3
 8003968:	8819      	ldrh	r1, [r3, #0]
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	2300      	movs	r3, #0
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	0023      	movs	r3, r4
 8003972:	f000 faf5 	bl	8003f60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800397a:	b29b      	uxth	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d194      	bne.n	80038aa <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003980:	697a      	ldr	r2, [r7, #20]
 8003982:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	0018      	movs	r0, r3
 8003988:	f000 f9ae 	bl	8003ce8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800398c:	1e03      	subs	r3, r0, #0
 800398e:	d001      	beq.n	8003994 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e01a      	b.n	80039ca <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2220      	movs	r2, #32
 800399a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	490c      	ldr	r1, [pc, #48]	@ (80039d8 <HAL_I2C_Mem_Read+0x264>)
 80039a8:	400a      	ands	r2, r1
 80039aa:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2241      	movs	r2, #65	@ 0x41
 80039b0:	2120      	movs	r1, #32
 80039b2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2242      	movs	r2, #66	@ 0x42
 80039b8:	2100      	movs	r1, #0
 80039ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2240      	movs	r2, #64	@ 0x40
 80039c0:	2100      	movs	r1, #0
 80039c2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80039c4:	2300      	movs	r3, #0
 80039c6:	e000      	b.n	80039ca <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80039c8:	2302      	movs	r3, #2
  }
}
 80039ca:	0018      	movs	r0, r3
 80039cc:	46bd      	mov	sp, r7
 80039ce:	b007      	add	sp, #28
 80039d0:	bd90      	pop	{r4, r7, pc}
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	80002400 	.word	0x80002400
 80039d8:	fe00e800 	.word	0xfe00e800

080039dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80039dc:	b5b0      	push	{r4, r5, r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af02      	add	r7, sp, #8
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	000c      	movs	r4, r1
 80039e6:	0010      	movs	r0, r2
 80039e8:	0019      	movs	r1, r3
 80039ea:	250a      	movs	r5, #10
 80039ec:	197b      	adds	r3, r7, r5
 80039ee:	1c22      	adds	r2, r4, #0
 80039f0:	801a      	strh	r2, [r3, #0]
 80039f2:	2308      	movs	r3, #8
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	1c02      	adds	r2, r0, #0
 80039f8:	801a      	strh	r2, [r3, #0]
 80039fa:	1dbb      	adds	r3, r7, #6
 80039fc:	1c0a      	adds	r2, r1, #0
 80039fe:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003a00:	1dbb      	adds	r3, r7, #6
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	b2da      	uxtb	r2, r3
 8003a06:	2380      	movs	r3, #128	@ 0x80
 8003a08:	045c      	lsls	r4, r3, #17
 8003a0a:	197b      	adds	r3, r7, r5
 8003a0c:	8819      	ldrh	r1, [r3, #0]
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	4b23      	ldr	r3, [pc, #140]	@ (8003aa0 <I2C_RequestMemoryWrite+0xc4>)
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	0023      	movs	r3, r4
 8003a16:	f000 faa3 	bl	8003f60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a1c:	6a39      	ldr	r1, [r7, #32]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	0018      	movs	r0, r3
 8003a22:	f000 f91b 	bl	8003c5c <I2C_WaitOnTXISFlagUntilTimeout>
 8003a26:	1e03      	subs	r3, r0, #0
 8003a28:	d001      	beq.n	8003a2e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e033      	b.n	8003a96 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a2e:	1dbb      	adds	r3, r7, #6
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d107      	bne.n	8003a46 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a36:	2308      	movs	r3, #8
 8003a38:	18fb      	adds	r3, r7, r3
 8003a3a:	881b      	ldrh	r3, [r3, #0]
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a44:	e019      	b.n	8003a7a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a46:	2308      	movs	r3, #8
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	881b      	ldrh	r3, [r3, #0]
 8003a4c:	0a1b      	lsrs	r3, r3, #8
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a5a:	6a39      	ldr	r1, [r7, #32]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	0018      	movs	r0, r3
 8003a60:	f000 f8fc 	bl	8003c5c <I2C_WaitOnTXISFlagUntilTimeout>
 8003a64:	1e03      	subs	r3, r0, #0
 8003a66:	d001      	beq.n	8003a6c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e014      	b.n	8003a96 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a6c:	2308      	movs	r3, #8
 8003a6e:	18fb      	adds	r3, r7, r3
 8003a70:	881b      	ldrh	r3, [r3, #0]
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003a7a:	6a3a      	ldr	r2, [r7, #32]
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	0013      	movs	r3, r2
 8003a84:	2200      	movs	r2, #0
 8003a86:	2180      	movs	r1, #128	@ 0x80
 8003a88:	f000 f890 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003a8c:	1e03      	subs	r3, r0, #0
 8003a8e:	d001      	beq.n	8003a94 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	0018      	movs	r0, r3
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	b004      	add	sp, #16
 8003a9c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a9e:	46c0      	nop			@ (mov r8, r8)
 8003aa0:	80002000 	.word	0x80002000

08003aa4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003aa4:	b5b0      	push	{r4, r5, r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af02      	add	r7, sp, #8
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	000c      	movs	r4, r1
 8003aae:	0010      	movs	r0, r2
 8003ab0:	0019      	movs	r1, r3
 8003ab2:	250a      	movs	r5, #10
 8003ab4:	197b      	adds	r3, r7, r5
 8003ab6:	1c22      	adds	r2, r4, #0
 8003ab8:	801a      	strh	r2, [r3, #0]
 8003aba:	2308      	movs	r3, #8
 8003abc:	18fb      	adds	r3, r7, r3
 8003abe:	1c02      	adds	r2, r0, #0
 8003ac0:	801a      	strh	r2, [r3, #0]
 8003ac2:	1dbb      	adds	r3, r7, #6
 8003ac4:	1c0a      	adds	r2, r1, #0
 8003ac6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003ac8:	1dbb      	adds	r3, r7, #6
 8003aca:	881b      	ldrh	r3, [r3, #0]
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	197b      	adds	r3, r7, r5
 8003ad0:	8819      	ldrh	r1, [r3, #0]
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	4b23      	ldr	r3, [pc, #140]	@ (8003b64 <I2C_RequestMemoryRead+0xc0>)
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	2300      	movs	r3, #0
 8003ada:	f000 fa41 	bl	8003f60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ae0:	6a39      	ldr	r1, [r7, #32]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f000 f8b9 	bl	8003c5c <I2C_WaitOnTXISFlagUntilTimeout>
 8003aea:	1e03      	subs	r3, r0, #0
 8003aec:	d001      	beq.n	8003af2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e033      	b.n	8003b5a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003af2:	1dbb      	adds	r3, r7, #6
 8003af4:	881b      	ldrh	r3, [r3, #0]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d107      	bne.n	8003b0a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003afa:	2308      	movs	r3, #8
 8003afc:	18fb      	adds	r3, r7, r3
 8003afe:	881b      	ldrh	r3, [r3, #0]
 8003b00:	b2da      	uxtb	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b08:	e019      	b.n	8003b3e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b0a:	2308      	movs	r3, #8
 8003b0c:	18fb      	adds	r3, r7, r3
 8003b0e:	881b      	ldrh	r3, [r3, #0]
 8003b10:	0a1b      	lsrs	r3, r3, #8
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b1e:	6a39      	ldr	r1, [r7, #32]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	0018      	movs	r0, r3
 8003b24:	f000 f89a 	bl	8003c5c <I2C_WaitOnTXISFlagUntilTimeout>
 8003b28:	1e03      	subs	r3, r0, #0
 8003b2a:	d001      	beq.n	8003b30 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e014      	b.n	8003b5a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b30:	2308      	movs	r3, #8
 8003b32:	18fb      	adds	r3, r7, r3
 8003b34:	881b      	ldrh	r3, [r3, #0]
 8003b36:	b2da      	uxtb	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003b3e:	6a3a      	ldr	r2, [r7, #32]
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	0013      	movs	r3, r2
 8003b48:	2200      	movs	r2, #0
 8003b4a:	2140      	movs	r1, #64	@ 0x40
 8003b4c:	f000 f82e 	bl	8003bac <I2C_WaitOnFlagUntilTimeout>
 8003b50:	1e03      	subs	r3, r0, #0
 8003b52:	d001      	beq.n	8003b58 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e000      	b.n	8003b5a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	b004      	add	sp, #16
 8003b60:	bdb0      	pop	{r4, r5, r7, pc}
 8003b62:	46c0      	nop			@ (mov r8, r8)
 8003b64:	80002000 	.word	0x80002000

08003b68 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	2202      	movs	r2, #2
 8003b78:	4013      	ands	r3, r2
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d103      	bne.n	8003b86 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2200      	movs	r2, #0
 8003b84:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	4013      	ands	r3, r2
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d007      	beq.n	8003ba4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	699a      	ldr	r2, [r3, #24]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	619a      	str	r2, [r3, #24]
  }
}
 8003ba4:	46c0      	nop			@ (mov r8, r8)
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	b002      	add	sp, #8
 8003baa:	bd80      	pop	{r7, pc}

08003bac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	603b      	str	r3, [r7, #0]
 8003bb8:	1dfb      	adds	r3, r7, #7
 8003bba:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bbc:	e03a      	b.n	8003c34 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	6839      	ldr	r1, [r7, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f000 f8d3 	bl	8003d70 <I2C_IsErrorOccurred>
 8003bca:	1e03      	subs	r3, r0, #0
 8003bcc:	d001      	beq.n	8003bd2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e040      	b.n	8003c54 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	d02d      	beq.n	8003c34 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd8:	f7ff f9ac 	bl	8002f34 <HAL_GetTick>
 8003bdc:	0002      	movs	r2, r0
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d302      	bcc.n	8003bee <I2C_WaitOnFlagUntilTimeout+0x42>
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d122      	bne.n	8003c34 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	425a      	negs	r2, r3
 8003bfe:	4153      	adcs	r3, r2
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	001a      	movs	r2, r3
 8003c04:	1dfb      	adds	r3, r7, #7
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d113      	bne.n	8003c34 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c10:	2220      	movs	r2, #32
 8003c12:	431a      	orrs	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2241      	movs	r2, #65	@ 0x41
 8003c1c:	2120      	movs	r1, #32
 8003c1e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2242      	movs	r2, #66	@ 0x42
 8003c24:	2100      	movs	r1, #0
 8003c26:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2240      	movs	r2, #64	@ 0x40
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e00f      	b.n	8003c54 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	68ba      	ldr	r2, [r7, #8]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	425a      	negs	r2, r3
 8003c44:	4153      	adcs	r3, r2
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	001a      	movs	r2, r3
 8003c4a:	1dfb      	adds	r3, r7, #7
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d0b5      	beq.n	8003bbe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	0018      	movs	r0, r3
 8003c56:	46bd      	mov	sp, r7
 8003c58:	b004      	add	sp, #16
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c68:	e032      	b.n	8003cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	0018      	movs	r0, r3
 8003c72:	f000 f87d 	bl	8003d70 <I2C_IsErrorOccurred>
 8003c76:	1e03      	subs	r3, r0, #0
 8003c78:	d001      	beq.n	8003c7e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e030      	b.n	8003ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	3301      	adds	r3, #1
 8003c82:	d025      	beq.n	8003cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c84:	f7ff f956 	bl	8002f34 <HAL_GetTick>
 8003c88:	0002      	movs	r2, r0
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d302      	bcc.n	8003c9a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d11a      	bne.n	8003cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d013      	beq.n	8003cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cac:	2220      	movs	r2, #32
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2241      	movs	r2, #65	@ 0x41
 8003cb8:	2120      	movs	r1, #32
 8003cba:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2242      	movs	r2, #66	@ 0x42
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2240      	movs	r2, #64	@ 0x40
 8003cc8:	2100      	movs	r1, #0
 8003cca:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e007      	b.n	8003ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	4013      	ands	r3, r2
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d1c5      	bne.n	8003c6a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b004      	add	sp, #16
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003cf4:	e02f      	b.n	8003d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	68b9      	ldr	r1, [r7, #8]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f000 f837 	bl	8003d70 <I2C_IsErrorOccurred>
 8003d02:	1e03      	subs	r3, r0, #0
 8003d04:	d001      	beq.n	8003d0a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e02d      	b.n	8003d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d0a:	f7ff f913 	bl	8002f34 <HAL_GetTick>
 8003d0e:	0002      	movs	r2, r0
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d302      	bcc.n	8003d20 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d11a      	bne.n	8003d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	2220      	movs	r2, #32
 8003d28:	4013      	ands	r3, r2
 8003d2a:	2b20      	cmp	r3, #32
 8003d2c:	d013      	beq.n	8003d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d32:	2220      	movs	r2, #32
 8003d34:	431a      	orrs	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2241      	movs	r2, #65	@ 0x41
 8003d3e:	2120      	movs	r1, #32
 8003d40:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2242      	movs	r2, #66	@ 0x42
 8003d46:	2100      	movs	r1, #0
 8003d48:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2240      	movs	r2, #64	@ 0x40
 8003d4e:	2100      	movs	r1, #0
 8003d50:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e007      	b.n	8003d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	4013      	ands	r3, r2
 8003d60:	2b20      	cmp	r3, #32
 8003d62:	d1c8      	bne.n	8003cf6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	0018      	movs	r0, r3
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	b004      	add	sp, #16
 8003d6c:	bd80      	pop	{r7, pc}
	...

08003d70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b08a      	sub	sp, #40	@ 0x28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d7c:	2327      	movs	r3, #39	@ 0x27
 8003d7e:	18fb      	adds	r3, r7, r3
 8003d80:	2200      	movs	r2, #0
 8003d82:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003d94:	69bb      	ldr	r3, [r7, #24]
 8003d96:	2210      	movs	r2, #16
 8003d98:	4013      	ands	r3, r2
 8003d9a:	d100      	bne.n	8003d9e <I2C_IsErrorOccurred+0x2e>
 8003d9c:	e079      	b.n	8003e92 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2210      	movs	r2, #16
 8003da4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003da6:	e057      	b.n	8003e58 <I2C_IsErrorOccurred+0xe8>
 8003da8:	2227      	movs	r2, #39	@ 0x27
 8003daa:	18bb      	adds	r3, r7, r2
 8003dac:	18ba      	adds	r2, r7, r2
 8003dae:	7812      	ldrb	r2, [r2, #0]
 8003db0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	3301      	adds	r3, #1
 8003db6:	d04f      	beq.n	8003e58 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003db8:	f7ff f8bc 	bl	8002f34 <HAL_GetTick>
 8003dbc:	0002      	movs	r2, r0
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d302      	bcc.n	8003dce <I2C_IsErrorOccurred+0x5e>
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d144      	bne.n	8003e58 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	2380      	movs	r3, #128	@ 0x80
 8003dd6:	01db      	lsls	r3, r3, #7
 8003dd8:	4013      	ands	r3, r2
 8003dda:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ddc:	2013      	movs	r0, #19
 8003dde:	183b      	adds	r3, r7, r0
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	2142      	movs	r1, #66	@ 0x42
 8003de4:	5c52      	ldrb	r2, [r2, r1]
 8003de6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699a      	ldr	r2, [r3, #24]
 8003dee:	2380      	movs	r3, #128	@ 0x80
 8003df0:	021b      	lsls	r3, r3, #8
 8003df2:	401a      	ands	r2, r3
 8003df4:	2380      	movs	r3, #128	@ 0x80
 8003df6:	021b      	lsls	r3, r3, #8
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d126      	bne.n	8003e4a <I2C_IsErrorOccurred+0xda>
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	2380      	movs	r3, #128	@ 0x80
 8003e00:	01db      	lsls	r3, r3, #7
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d021      	beq.n	8003e4a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003e06:	183b      	adds	r3, r7, r0
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	2b20      	cmp	r3, #32
 8003e0c:	d01d      	beq.n	8003e4a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2180      	movs	r1, #128	@ 0x80
 8003e1a:	01c9      	lsls	r1, r1, #7
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003e20:	f7ff f888 	bl	8002f34 <HAL_GetTick>
 8003e24:	0003      	movs	r3, r0
 8003e26:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e28:	e00f      	b.n	8003e4a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003e2a:	f7ff f883 	bl	8002f34 <HAL_GetTick>
 8003e2e:	0002      	movs	r2, r0
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b19      	cmp	r3, #25
 8003e36:	d908      	bls.n	8003e4a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003e40:	2327      	movs	r3, #39	@ 0x27
 8003e42:	18fb      	adds	r3, r7, r3
 8003e44:	2201      	movs	r2, #1
 8003e46:	701a      	strb	r2, [r3, #0]

              break;
 8003e48:	e006      	b.n	8003e58 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	2220      	movs	r2, #32
 8003e52:	4013      	ands	r3, r2
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	d1e8      	bne.n	8003e2a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b20      	cmp	r3, #32
 8003e64:	d004      	beq.n	8003e70 <I2C_IsErrorOccurred+0x100>
 8003e66:	2327      	movs	r3, #39	@ 0x27
 8003e68:	18fb      	adds	r3, r7, r3
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d09b      	beq.n	8003da8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003e70:	2327      	movs	r3, #39	@ 0x27
 8003e72:	18fb      	adds	r3, r7, r3
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d103      	bne.n	8003e82 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2220      	movs	r2, #32
 8003e80:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003e82:	6a3b      	ldr	r3, [r7, #32]
 8003e84:	2204      	movs	r2, #4
 8003e86:	4313      	orrs	r3, r2
 8003e88:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003e8a:	2327      	movs	r3, #39	@ 0x27
 8003e8c:	18fb      	adds	r3, r7, r3
 8003e8e:	2201      	movs	r2, #1
 8003e90:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	2380      	movs	r3, #128	@ 0x80
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	d00c      	beq.n	8003ebe <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003ea4:	6a3b      	ldr	r3, [r7, #32]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2280      	movs	r2, #128	@ 0x80
 8003eb2:	0052      	lsls	r2, r2, #1
 8003eb4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003eb6:	2327      	movs	r3, #39	@ 0x27
 8003eb8:	18fb      	adds	r3, r7, r3
 8003eba:	2201      	movs	r2, #1
 8003ebc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	2380      	movs	r3, #128	@ 0x80
 8003ec2:	00db      	lsls	r3, r3, #3
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	d00c      	beq.n	8003ee2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	2208      	movs	r2, #8
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2280      	movs	r2, #128	@ 0x80
 8003ed6:	00d2      	lsls	r2, r2, #3
 8003ed8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003eda:	2327      	movs	r3, #39	@ 0x27
 8003edc:	18fb      	adds	r3, r7, r3
 8003ede:	2201      	movs	r2, #1
 8003ee0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	2380      	movs	r3, #128	@ 0x80
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	4013      	ands	r3, r2
 8003eea:	d00c      	beq.n	8003f06 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2280      	movs	r2, #128	@ 0x80
 8003efa:	0092      	lsls	r2, r2, #2
 8003efc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003efe:	2327      	movs	r3, #39	@ 0x27
 8003f00:	18fb      	adds	r3, r7, r3
 8003f02:	2201      	movs	r2, #1
 8003f04:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003f06:	2327      	movs	r3, #39	@ 0x27
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d01d      	beq.n	8003f4c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	0018      	movs	r0, r3
 8003f14:	f7ff fe28 	bl	8003b68 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	490e      	ldr	r1, [pc, #56]	@ (8003f5c <I2C_IsErrorOccurred+0x1ec>)
 8003f24:	400a      	ands	r2, r1
 8003f26:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f2c:	6a3b      	ldr	r3, [r7, #32]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2241      	movs	r2, #65	@ 0x41
 8003f38:	2120      	movs	r1, #32
 8003f3a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2242      	movs	r2, #66	@ 0x42
 8003f40:	2100      	movs	r1, #0
 8003f42:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2240      	movs	r2, #64	@ 0x40
 8003f48:	2100      	movs	r1, #0
 8003f4a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003f4c:	2327      	movs	r3, #39	@ 0x27
 8003f4e:	18fb      	adds	r3, r7, r3
 8003f50:	781b      	ldrb	r3, [r3, #0]
}
 8003f52:	0018      	movs	r0, r3
 8003f54:	46bd      	mov	sp, r7
 8003f56:	b00a      	add	sp, #40	@ 0x28
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	46c0      	nop			@ (mov r8, r8)
 8003f5c:	fe00e800 	.word	0xfe00e800

08003f60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003f60:	b590      	push	{r4, r7, lr}
 8003f62:	b087      	sub	sp, #28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	0008      	movs	r0, r1
 8003f6a:	0011      	movs	r1, r2
 8003f6c:	607b      	str	r3, [r7, #4]
 8003f6e:	240a      	movs	r4, #10
 8003f70:	193b      	adds	r3, r7, r4
 8003f72:	1c02      	adds	r2, r0, #0
 8003f74:	801a      	strh	r2, [r3, #0]
 8003f76:	2009      	movs	r0, #9
 8003f78:	183b      	adds	r3, r7, r0
 8003f7a:	1c0a      	adds	r2, r1, #0
 8003f7c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f7e:	193b      	adds	r3, r7, r4
 8003f80:	881b      	ldrh	r3, [r3, #0]
 8003f82:	059b      	lsls	r3, r3, #22
 8003f84:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f86:	183b      	adds	r3, r7, r0
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	0419      	lsls	r1, r3, #16
 8003f8c:	23ff      	movs	r3, #255	@ 0xff
 8003f8e:	041b      	lsls	r3, r3, #16
 8003f90:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f92:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	085b      	lsrs	r3, r3, #1
 8003fa0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003faa:	0d51      	lsrs	r1, r2, #21
 8003fac:	2280      	movs	r2, #128	@ 0x80
 8003fae:	00d2      	lsls	r2, r2, #3
 8003fb0:	400a      	ands	r2, r1
 8003fb2:	4907      	ldr	r1, [pc, #28]	@ (8003fd0 <I2C_TransferConfig+0x70>)
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	43d2      	mvns	r2, r2
 8003fb8:	401a      	ands	r2, r3
 8003fba:	0011      	movs	r1, r2
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003fc6:	46c0      	nop			@ (mov r8, r8)
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	b007      	add	sp, #28
 8003fcc:	bd90      	pop	{r4, r7, pc}
 8003fce:	46c0      	nop			@ (mov r8, r8)
 8003fd0:	03ff63ff 	.word	0x03ff63ff

08003fd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2241      	movs	r2, #65	@ 0x41
 8003fe2:	5c9b      	ldrb	r3, [r3, r2]
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b20      	cmp	r3, #32
 8003fe8:	d138      	bne.n	800405c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2240      	movs	r2, #64	@ 0x40
 8003fee:	5c9b      	ldrb	r3, [r3, r2]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d101      	bne.n	8003ff8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	e032      	b.n	800405e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2240      	movs	r2, #64	@ 0x40
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2241      	movs	r2, #65	@ 0x41
 8004004:	2124      	movs	r1, #36	@ 0x24
 8004006:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2101      	movs	r1, #1
 8004014:	438a      	bics	r2, r1
 8004016:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4911      	ldr	r1, [pc, #68]	@ (8004068 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004024:	400a      	ands	r2, r1
 8004026:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6819      	ldr	r1, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	430a      	orrs	r2, r1
 8004036:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2101      	movs	r1, #1
 8004044:	430a      	orrs	r2, r1
 8004046:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2241      	movs	r2, #65	@ 0x41
 800404c:	2120      	movs	r1, #32
 800404e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2240      	movs	r2, #64	@ 0x40
 8004054:	2100      	movs	r1, #0
 8004056:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	e000      	b.n	800405e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800405c:	2302      	movs	r3, #2
  }
}
 800405e:	0018      	movs	r0, r3
 8004060:	46bd      	mov	sp, r7
 8004062:	b002      	add	sp, #8
 8004064:	bd80      	pop	{r7, pc}
 8004066:	46c0      	nop			@ (mov r8, r8)
 8004068:	ffffefff 	.word	0xffffefff

0800406c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2241      	movs	r2, #65	@ 0x41
 800407a:	5c9b      	ldrb	r3, [r3, r2]
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b20      	cmp	r3, #32
 8004080:	d139      	bne.n	80040f6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2240      	movs	r2, #64	@ 0x40
 8004086:	5c9b      	ldrb	r3, [r3, r2]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d101      	bne.n	8004090 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800408c:	2302      	movs	r3, #2
 800408e:	e033      	b.n	80040f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2240      	movs	r2, #64	@ 0x40
 8004094:	2101      	movs	r1, #1
 8004096:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2241      	movs	r2, #65	@ 0x41
 800409c:	2124      	movs	r1, #36	@ 0x24
 800409e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2101      	movs	r1, #1
 80040ac:	438a      	bics	r2, r1
 80040ae:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	4a11      	ldr	r2, [pc, #68]	@ (8004100 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80040bc:	4013      	ands	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	021b      	lsls	r3, r3, #8
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2101      	movs	r1, #1
 80040de:	430a      	orrs	r2, r1
 80040e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2241      	movs	r2, #65	@ 0x41
 80040e6:	2120      	movs	r1, #32
 80040e8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2240      	movs	r2, #64	@ 0x40
 80040ee:	2100      	movs	r1, #0
 80040f0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80040f2:	2300      	movs	r3, #0
 80040f4:	e000      	b.n	80040f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80040f6:	2302      	movs	r3, #2
  }
}
 80040f8:	0018      	movs	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	b004      	add	sp, #16
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	fffff0ff 	.word	0xfffff0ff

08004104 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b088      	sub	sp, #32
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e301      	b.n	800471a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2201      	movs	r2, #1
 800411c:	4013      	ands	r3, r2
 800411e:	d100      	bne.n	8004122 <HAL_RCC_OscConfig+0x1e>
 8004120:	e08d      	b.n	800423e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004122:	4bc3      	ldr	r3, [pc, #780]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	220c      	movs	r2, #12
 8004128:	4013      	ands	r3, r2
 800412a:	2b04      	cmp	r3, #4
 800412c:	d00e      	beq.n	800414c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800412e:	4bc0      	ldr	r3, [pc, #768]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	220c      	movs	r2, #12
 8004134:	4013      	ands	r3, r2
 8004136:	2b08      	cmp	r3, #8
 8004138:	d116      	bne.n	8004168 <HAL_RCC_OscConfig+0x64>
 800413a:	4bbd      	ldr	r3, [pc, #756]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	2380      	movs	r3, #128	@ 0x80
 8004140:	025b      	lsls	r3, r3, #9
 8004142:	401a      	ands	r2, r3
 8004144:	2380      	movs	r3, #128	@ 0x80
 8004146:	025b      	lsls	r3, r3, #9
 8004148:	429a      	cmp	r2, r3
 800414a:	d10d      	bne.n	8004168 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800414c:	4bb8      	ldr	r3, [pc, #736]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	2380      	movs	r3, #128	@ 0x80
 8004152:	029b      	lsls	r3, r3, #10
 8004154:	4013      	ands	r3, r2
 8004156:	d100      	bne.n	800415a <HAL_RCC_OscConfig+0x56>
 8004158:	e070      	b.n	800423c <HAL_RCC_OscConfig+0x138>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d000      	beq.n	8004164 <HAL_RCC_OscConfig+0x60>
 8004162:	e06b      	b.n	800423c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e2d8      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d107      	bne.n	8004180 <HAL_RCC_OscConfig+0x7c>
 8004170:	4baf      	ldr	r3, [pc, #700]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	4bae      	ldr	r3, [pc, #696]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004176:	2180      	movs	r1, #128	@ 0x80
 8004178:	0249      	lsls	r1, r1, #9
 800417a:	430a      	orrs	r2, r1
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	e02f      	b.n	80041e0 <HAL_RCC_OscConfig+0xdc>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d10c      	bne.n	80041a2 <HAL_RCC_OscConfig+0x9e>
 8004188:	4ba9      	ldr	r3, [pc, #676]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	4ba8      	ldr	r3, [pc, #672]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800418e:	49a9      	ldr	r1, [pc, #676]	@ (8004434 <HAL_RCC_OscConfig+0x330>)
 8004190:	400a      	ands	r2, r1
 8004192:	601a      	str	r2, [r3, #0]
 8004194:	4ba6      	ldr	r3, [pc, #664]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	4ba5      	ldr	r3, [pc, #660]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800419a:	49a7      	ldr	r1, [pc, #668]	@ (8004438 <HAL_RCC_OscConfig+0x334>)
 800419c:	400a      	ands	r2, r1
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	e01e      	b.n	80041e0 <HAL_RCC_OscConfig+0xdc>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b05      	cmp	r3, #5
 80041a8:	d10e      	bne.n	80041c8 <HAL_RCC_OscConfig+0xc4>
 80041aa:	4ba1      	ldr	r3, [pc, #644]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	4ba0      	ldr	r3, [pc, #640]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80041b0:	2180      	movs	r1, #128	@ 0x80
 80041b2:	02c9      	lsls	r1, r1, #11
 80041b4:	430a      	orrs	r2, r1
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	4b9d      	ldr	r3, [pc, #628]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	4b9c      	ldr	r3, [pc, #624]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80041be:	2180      	movs	r1, #128	@ 0x80
 80041c0:	0249      	lsls	r1, r1, #9
 80041c2:	430a      	orrs	r2, r1
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	e00b      	b.n	80041e0 <HAL_RCC_OscConfig+0xdc>
 80041c8:	4b99      	ldr	r3, [pc, #612]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	4b98      	ldr	r3, [pc, #608]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80041ce:	4999      	ldr	r1, [pc, #612]	@ (8004434 <HAL_RCC_OscConfig+0x330>)
 80041d0:	400a      	ands	r2, r1
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	4b96      	ldr	r3, [pc, #600]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	4b95      	ldr	r3, [pc, #596]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80041da:	4997      	ldr	r1, [pc, #604]	@ (8004438 <HAL_RCC_OscConfig+0x334>)
 80041dc:	400a      	ands	r2, r1
 80041de:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d014      	beq.n	8004212 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e8:	f7fe fea4 	bl	8002f34 <HAL_GetTick>
 80041ec:	0003      	movs	r3, r0
 80041ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041f2:	f7fe fe9f 	bl	8002f34 <HAL_GetTick>
 80041f6:	0002      	movs	r2, r0
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b64      	cmp	r3, #100	@ 0x64
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e28a      	b.n	800471a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004204:	4b8a      	ldr	r3, [pc, #552]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	2380      	movs	r3, #128	@ 0x80
 800420a:	029b      	lsls	r3, r3, #10
 800420c:	4013      	ands	r3, r2
 800420e:	d0f0      	beq.n	80041f2 <HAL_RCC_OscConfig+0xee>
 8004210:	e015      	b.n	800423e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004212:	f7fe fe8f 	bl	8002f34 <HAL_GetTick>
 8004216:	0003      	movs	r3, r0
 8004218:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800421c:	f7fe fe8a 	bl	8002f34 <HAL_GetTick>
 8004220:	0002      	movs	r2, r0
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b64      	cmp	r3, #100	@ 0x64
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e275      	b.n	800471a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800422e:	4b80      	ldr	r3, [pc, #512]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	2380      	movs	r3, #128	@ 0x80
 8004234:	029b      	lsls	r3, r3, #10
 8004236:	4013      	ands	r3, r2
 8004238:	d1f0      	bne.n	800421c <HAL_RCC_OscConfig+0x118>
 800423a:	e000      	b.n	800423e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800423c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2202      	movs	r2, #2
 8004244:	4013      	ands	r3, r2
 8004246:	d100      	bne.n	800424a <HAL_RCC_OscConfig+0x146>
 8004248:	e069      	b.n	800431e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800424a:	4b79      	ldr	r3, [pc, #484]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	220c      	movs	r2, #12
 8004250:	4013      	ands	r3, r2
 8004252:	d00b      	beq.n	800426c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004254:	4b76      	ldr	r3, [pc, #472]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	220c      	movs	r2, #12
 800425a:	4013      	ands	r3, r2
 800425c:	2b08      	cmp	r3, #8
 800425e:	d11c      	bne.n	800429a <HAL_RCC_OscConfig+0x196>
 8004260:	4b73      	ldr	r3, [pc, #460]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004262:	685a      	ldr	r2, [r3, #4]
 8004264:	2380      	movs	r3, #128	@ 0x80
 8004266:	025b      	lsls	r3, r3, #9
 8004268:	4013      	ands	r3, r2
 800426a:	d116      	bne.n	800429a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800426c:	4b70      	ldr	r3, [pc, #448]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2202      	movs	r2, #2
 8004272:	4013      	ands	r3, r2
 8004274:	d005      	beq.n	8004282 <HAL_RCC_OscConfig+0x17e>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d001      	beq.n	8004282 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e24b      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004282:	4b6b      	ldr	r3, [pc, #428]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	22f8      	movs	r2, #248	@ 0xf8
 8004288:	4393      	bics	r3, r2
 800428a:	0019      	movs	r1, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	00da      	lsls	r2, r3, #3
 8004292:	4b67      	ldr	r3, [pc, #412]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004294:	430a      	orrs	r2, r1
 8004296:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004298:	e041      	b.n	800431e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d024      	beq.n	80042ec <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042a2:	4b63      	ldr	r3, [pc, #396]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	4b62      	ldr	r3, [pc, #392]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80042a8:	2101      	movs	r1, #1
 80042aa:	430a      	orrs	r2, r1
 80042ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ae:	f7fe fe41 	bl	8002f34 <HAL_GetTick>
 80042b2:	0003      	movs	r3, r0
 80042b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042b8:	f7fe fe3c 	bl	8002f34 <HAL_GetTick>
 80042bc:	0002      	movs	r2, r0
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e227      	b.n	800471a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ca:	4b59      	ldr	r3, [pc, #356]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2202      	movs	r2, #2
 80042d0:	4013      	ands	r3, r2
 80042d2:	d0f1      	beq.n	80042b8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d4:	4b56      	ldr	r3, [pc, #344]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	22f8      	movs	r2, #248	@ 0xf8
 80042da:	4393      	bics	r3, r2
 80042dc:	0019      	movs	r1, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	00da      	lsls	r2, r3, #3
 80042e4:	4b52      	ldr	r3, [pc, #328]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80042e6:	430a      	orrs	r2, r1
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	e018      	b.n	800431e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042ec:	4b50      	ldr	r3, [pc, #320]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80042f2:	2101      	movs	r1, #1
 80042f4:	438a      	bics	r2, r1
 80042f6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f8:	f7fe fe1c 	bl	8002f34 <HAL_GetTick>
 80042fc:	0003      	movs	r3, r0
 80042fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004302:	f7fe fe17 	bl	8002f34 <HAL_GetTick>
 8004306:	0002      	movs	r2, r0
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e202      	b.n	800471a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004314:	4b46      	ldr	r3, [pc, #280]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2202      	movs	r2, #2
 800431a:	4013      	ands	r3, r2
 800431c:	d1f1      	bne.n	8004302 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2208      	movs	r2, #8
 8004324:	4013      	ands	r3, r2
 8004326:	d036      	beq.n	8004396 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d019      	beq.n	8004364 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004330:	4b3f      	ldr	r3, [pc, #252]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004332:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004334:	4b3e      	ldr	r3, [pc, #248]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004336:	2101      	movs	r1, #1
 8004338:	430a      	orrs	r2, r1
 800433a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433c:	f7fe fdfa 	bl	8002f34 <HAL_GetTick>
 8004340:	0003      	movs	r3, r0
 8004342:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004344:	e008      	b.n	8004358 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004346:	f7fe fdf5 	bl	8002f34 <HAL_GetTick>
 800434a:	0002      	movs	r2, r0
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e1e0      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004358:	4b35      	ldr	r3, [pc, #212]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800435a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435c:	2202      	movs	r2, #2
 800435e:	4013      	ands	r3, r2
 8004360:	d0f1      	beq.n	8004346 <HAL_RCC_OscConfig+0x242>
 8004362:	e018      	b.n	8004396 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004364:	4b32      	ldr	r3, [pc, #200]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004366:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004368:	4b31      	ldr	r3, [pc, #196]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800436a:	2101      	movs	r1, #1
 800436c:	438a      	bics	r2, r1
 800436e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004370:	f7fe fde0 	bl	8002f34 <HAL_GetTick>
 8004374:	0003      	movs	r3, r0
 8004376:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800437a:	f7fe fddb 	bl	8002f34 <HAL_GetTick>
 800437e:	0002      	movs	r2, r0
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e1c6      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800438c:	4b28      	ldr	r3, [pc, #160]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	2202      	movs	r2, #2
 8004392:	4013      	ands	r3, r2
 8004394:	d1f1      	bne.n	800437a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2204      	movs	r2, #4
 800439c:	4013      	ands	r3, r2
 800439e:	d100      	bne.n	80043a2 <HAL_RCC_OscConfig+0x29e>
 80043a0:	e0b4      	b.n	800450c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043a2:	201f      	movs	r0, #31
 80043a4:	183b      	adds	r3, r7, r0
 80043a6:	2200      	movs	r2, #0
 80043a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043aa:	4b21      	ldr	r3, [pc, #132]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80043ac:	69da      	ldr	r2, [r3, #28]
 80043ae:	2380      	movs	r3, #128	@ 0x80
 80043b0:	055b      	lsls	r3, r3, #21
 80043b2:	4013      	ands	r3, r2
 80043b4:	d110      	bne.n	80043d8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80043b8:	69da      	ldr	r2, [r3, #28]
 80043ba:	4b1d      	ldr	r3, [pc, #116]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80043bc:	2180      	movs	r1, #128	@ 0x80
 80043be:	0549      	lsls	r1, r1, #21
 80043c0:	430a      	orrs	r2, r1
 80043c2:	61da      	str	r2, [r3, #28]
 80043c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 80043c6:	69da      	ldr	r2, [r3, #28]
 80043c8:	2380      	movs	r3, #128	@ 0x80
 80043ca:	055b      	lsls	r3, r3, #21
 80043cc:	4013      	ands	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]
 80043d0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80043d2:	183b      	adds	r3, r7, r0
 80043d4:	2201      	movs	r2, #1
 80043d6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d8:	4b18      	ldr	r3, [pc, #96]	@ (800443c <HAL_RCC_OscConfig+0x338>)
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	2380      	movs	r3, #128	@ 0x80
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	4013      	ands	r3, r2
 80043e2:	d11a      	bne.n	800441a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043e4:	4b15      	ldr	r3, [pc, #84]	@ (800443c <HAL_RCC_OscConfig+0x338>)
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	4b14      	ldr	r3, [pc, #80]	@ (800443c <HAL_RCC_OscConfig+0x338>)
 80043ea:	2180      	movs	r1, #128	@ 0x80
 80043ec:	0049      	lsls	r1, r1, #1
 80043ee:	430a      	orrs	r2, r1
 80043f0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043f2:	f7fe fd9f 	bl	8002f34 <HAL_GetTick>
 80043f6:	0003      	movs	r3, r0
 80043f8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043fa:	e008      	b.n	800440e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043fc:	f7fe fd9a 	bl	8002f34 <HAL_GetTick>
 8004400:	0002      	movs	r2, r0
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b64      	cmp	r3, #100	@ 0x64
 8004408:	d901      	bls.n	800440e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e185      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800440e:	4b0b      	ldr	r3, [pc, #44]	@ (800443c <HAL_RCC_OscConfig+0x338>)
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	2380      	movs	r3, #128	@ 0x80
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	4013      	ands	r3, r2
 8004418:	d0f0      	beq.n	80043fc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d10e      	bne.n	8004440 <HAL_RCC_OscConfig+0x33c>
 8004422:	4b03      	ldr	r3, [pc, #12]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004424:	6a1a      	ldr	r2, [r3, #32]
 8004426:	4b02      	ldr	r3, [pc, #8]	@ (8004430 <HAL_RCC_OscConfig+0x32c>)
 8004428:	2101      	movs	r1, #1
 800442a:	430a      	orrs	r2, r1
 800442c:	621a      	str	r2, [r3, #32]
 800442e:	e035      	b.n	800449c <HAL_RCC_OscConfig+0x398>
 8004430:	40021000 	.word	0x40021000
 8004434:	fffeffff 	.word	0xfffeffff
 8004438:	fffbffff 	.word	0xfffbffff
 800443c:	40007000 	.word	0x40007000
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10c      	bne.n	8004462 <HAL_RCC_OscConfig+0x35e>
 8004448:	4bb6      	ldr	r3, [pc, #728]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800444a:	6a1a      	ldr	r2, [r3, #32]
 800444c:	4bb5      	ldr	r3, [pc, #724]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800444e:	2101      	movs	r1, #1
 8004450:	438a      	bics	r2, r1
 8004452:	621a      	str	r2, [r3, #32]
 8004454:	4bb3      	ldr	r3, [pc, #716]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004456:	6a1a      	ldr	r2, [r3, #32]
 8004458:	4bb2      	ldr	r3, [pc, #712]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800445a:	2104      	movs	r1, #4
 800445c:	438a      	bics	r2, r1
 800445e:	621a      	str	r2, [r3, #32]
 8004460:	e01c      	b.n	800449c <HAL_RCC_OscConfig+0x398>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	2b05      	cmp	r3, #5
 8004468:	d10c      	bne.n	8004484 <HAL_RCC_OscConfig+0x380>
 800446a:	4bae      	ldr	r3, [pc, #696]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800446c:	6a1a      	ldr	r2, [r3, #32]
 800446e:	4bad      	ldr	r3, [pc, #692]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004470:	2104      	movs	r1, #4
 8004472:	430a      	orrs	r2, r1
 8004474:	621a      	str	r2, [r3, #32]
 8004476:	4bab      	ldr	r3, [pc, #684]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004478:	6a1a      	ldr	r2, [r3, #32]
 800447a:	4baa      	ldr	r3, [pc, #680]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800447c:	2101      	movs	r1, #1
 800447e:	430a      	orrs	r2, r1
 8004480:	621a      	str	r2, [r3, #32]
 8004482:	e00b      	b.n	800449c <HAL_RCC_OscConfig+0x398>
 8004484:	4ba7      	ldr	r3, [pc, #668]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004486:	6a1a      	ldr	r2, [r3, #32]
 8004488:	4ba6      	ldr	r3, [pc, #664]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800448a:	2101      	movs	r1, #1
 800448c:	438a      	bics	r2, r1
 800448e:	621a      	str	r2, [r3, #32]
 8004490:	4ba4      	ldr	r3, [pc, #656]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004492:	6a1a      	ldr	r2, [r3, #32]
 8004494:	4ba3      	ldr	r3, [pc, #652]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004496:	2104      	movs	r1, #4
 8004498:	438a      	bics	r2, r1
 800449a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d014      	beq.n	80044ce <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a4:	f7fe fd46 	bl	8002f34 <HAL_GetTick>
 80044a8:	0003      	movs	r3, r0
 80044aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ac:	e009      	b.n	80044c2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044ae:	f7fe fd41 	bl	8002f34 <HAL_GetTick>
 80044b2:	0002      	movs	r2, r0
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	4a9b      	ldr	r2, [pc, #620]	@ (8004728 <HAL_RCC_OscConfig+0x624>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e12b      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044c2:	4b98      	ldr	r3, [pc, #608]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	2202      	movs	r2, #2
 80044c8:	4013      	ands	r3, r2
 80044ca:	d0f0      	beq.n	80044ae <HAL_RCC_OscConfig+0x3aa>
 80044cc:	e013      	b.n	80044f6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ce:	f7fe fd31 	bl	8002f34 <HAL_GetTick>
 80044d2:	0003      	movs	r3, r0
 80044d4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044d6:	e009      	b.n	80044ec <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044d8:	f7fe fd2c 	bl	8002f34 <HAL_GetTick>
 80044dc:	0002      	movs	r2, r0
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	4a91      	ldr	r2, [pc, #580]	@ (8004728 <HAL_RCC_OscConfig+0x624>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d901      	bls.n	80044ec <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e116      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ec:	4b8d      	ldr	r3, [pc, #564]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	2202      	movs	r2, #2
 80044f2:	4013      	ands	r3, r2
 80044f4:	d1f0      	bne.n	80044d8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044f6:	231f      	movs	r3, #31
 80044f8:	18fb      	adds	r3, r7, r3
 80044fa:	781b      	ldrb	r3, [r3, #0]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d105      	bne.n	800450c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004500:	4b88      	ldr	r3, [pc, #544]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004502:	69da      	ldr	r2, [r3, #28]
 8004504:	4b87      	ldr	r3, [pc, #540]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004506:	4989      	ldr	r1, [pc, #548]	@ (800472c <HAL_RCC_OscConfig+0x628>)
 8004508:	400a      	ands	r2, r1
 800450a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2210      	movs	r2, #16
 8004512:	4013      	ands	r3, r2
 8004514:	d063      	beq.n	80045de <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	2b01      	cmp	r3, #1
 800451c:	d12a      	bne.n	8004574 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800451e:	4b81      	ldr	r3, [pc, #516]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004520:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004522:	4b80      	ldr	r3, [pc, #512]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004524:	2104      	movs	r1, #4
 8004526:	430a      	orrs	r2, r1
 8004528:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800452a:	4b7e      	ldr	r3, [pc, #504]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800452c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800452e:	4b7d      	ldr	r3, [pc, #500]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004530:	2101      	movs	r1, #1
 8004532:	430a      	orrs	r2, r1
 8004534:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004536:	f7fe fcfd 	bl	8002f34 <HAL_GetTick>
 800453a:	0003      	movs	r3, r0
 800453c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004540:	f7fe fcf8 	bl	8002f34 <HAL_GetTick>
 8004544:	0002      	movs	r2, r0
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e0e3      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004552:	4b74      	ldr	r3, [pc, #464]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004556:	2202      	movs	r2, #2
 8004558:	4013      	ands	r3, r2
 800455a:	d0f1      	beq.n	8004540 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800455c:	4b71      	ldr	r3, [pc, #452]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800455e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004560:	22f8      	movs	r2, #248	@ 0xf8
 8004562:	4393      	bics	r3, r2
 8004564:	0019      	movs	r1, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	00da      	lsls	r2, r3, #3
 800456c:	4b6d      	ldr	r3, [pc, #436]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800456e:	430a      	orrs	r2, r1
 8004570:	635a      	str	r2, [r3, #52]	@ 0x34
 8004572:	e034      	b.n	80045de <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	3305      	adds	r3, #5
 800457a:	d111      	bne.n	80045a0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800457c:	4b69      	ldr	r3, [pc, #420]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800457e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004580:	4b68      	ldr	r3, [pc, #416]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004582:	2104      	movs	r1, #4
 8004584:	438a      	bics	r2, r1
 8004586:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004588:	4b66      	ldr	r3, [pc, #408]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800458a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800458c:	22f8      	movs	r2, #248	@ 0xf8
 800458e:	4393      	bics	r3, r2
 8004590:	0019      	movs	r1, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	00da      	lsls	r2, r3, #3
 8004598:	4b62      	ldr	r3, [pc, #392]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800459a:	430a      	orrs	r2, r1
 800459c:	635a      	str	r2, [r3, #52]	@ 0x34
 800459e:	e01e      	b.n	80045de <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80045a0:	4b60      	ldr	r3, [pc, #384]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80045a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045a4:	4b5f      	ldr	r3, [pc, #380]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80045a6:	2104      	movs	r1, #4
 80045a8:	430a      	orrs	r2, r1
 80045aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80045ac:	4b5d      	ldr	r3, [pc, #372]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80045ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045b0:	4b5c      	ldr	r3, [pc, #368]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80045b2:	2101      	movs	r1, #1
 80045b4:	438a      	bics	r2, r1
 80045b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045b8:	f7fe fcbc 	bl	8002f34 <HAL_GetTick>
 80045bc:	0003      	movs	r3, r0
 80045be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80045c2:	f7fe fcb7 	bl	8002f34 <HAL_GetTick>
 80045c6:	0002      	movs	r2, r0
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e0a2      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80045d4:	4b53      	ldr	r3, [pc, #332]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80045d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045d8:	2202      	movs	r2, #2
 80045da:	4013      	ands	r3, r2
 80045dc:	d1f1      	bne.n	80045c2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d100      	bne.n	80045e8 <HAL_RCC_OscConfig+0x4e4>
 80045e6:	e097      	b.n	8004718 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045e8:	4b4e      	ldr	r3, [pc, #312]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	220c      	movs	r2, #12
 80045ee:	4013      	ands	r3, r2
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d100      	bne.n	80045f6 <HAL_RCC_OscConfig+0x4f2>
 80045f4:	e06b      	b.n	80046ce <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d14c      	bne.n	8004698 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045fe:	4b49      	ldr	r3, [pc, #292]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	4b48      	ldr	r3, [pc, #288]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004604:	494a      	ldr	r1, [pc, #296]	@ (8004730 <HAL_RCC_OscConfig+0x62c>)
 8004606:	400a      	ands	r2, r1
 8004608:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460a:	f7fe fc93 	bl	8002f34 <HAL_GetTick>
 800460e:	0003      	movs	r3, r0
 8004610:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004614:	f7fe fc8e 	bl	8002f34 <HAL_GetTick>
 8004618:	0002      	movs	r2, r0
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b02      	cmp	r3, #2
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e079      	b.n	800471a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004626:	4b3f      	ldr	r3, [pc, #252]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	2380      	movs	r3, #128	@ 0x80
 800462c:	049b      	lsls	r3, r3, #18
 800462e:	4013      	ands	r3, r2
 8004630:	d1f0      	bne.n	8004614 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004632:	4b3c      	ldr	r3, [pc, #240]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004636:	220f      	movs	r2, #15
 8004638:	4393      	bics	r3, r2
 800463a:	0019      	movs	r1, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004640:	4b38      	ldr	r3, [pc, #224]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004642:	430a      	orrs	r2, r1
 8004644:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004646:	4b37      	ldr	r3, [pc, #220]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	4a3a      	ldr	r2, [pc, #232]	@ (8004734 <HAL_RCC_OscConfig+0x630>)
 800464c:	4013      	ands	r3, r2
 800464e:	0019      	movs	r1, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004658:	431a      	orrs	r2, r3
 800465a:	4b32      	ldr	r3, [pc, #200]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800465c:	430a      	orrs	r2, r1
 800465e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004660:	4b30      	ldr	r3, [pc, #192]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	4b2f      	ldr	r3, [pc, #188]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 8004666:	2180      	movs	r1, #128	@ 0x80
 8004668:	0449      	lsls	r1, r1, #17
 800466a:	430a      	orrs	r2, r1
 800466c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800466e:	f7fe fc61 	bl	8002f34 <HAL_GetTick>
 8004672:	0003      	movs	r3, r0
 8004674:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004678:	f7fe fc5c 	bl	8002f34 <HAL_GetTick>
 800467c:	0002      	movs	r2, r0
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b02      	cmp	r3, #2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e047      	b.n	800471a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800468a:	4b26      	ldr	r3, [pc, #152]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	2380      	movs	r3, #128	@ 0x80
 8004690:	049b      	lsls	r3, r3, #18
 8004692:	4013      	ands	r3, r2
 8004694:	d0f0      	beq.n	8004678 <HAL_RCC_OscConfig+0x574>
 8004696:	e03f      	b.n	8004718 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004698:	4b22      	ldr	r3, [pc, #136]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	4b21      	ldr	r3, [pc, #132]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 800469e:	4924      	ldr	r1, [pc, #144]	@ (8004730 <HAL_RCC_OscConfig+0x62c>)
 80046a0:	400a      	ands	r2, r1
 80046a2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a4:	f7fe fc46 	bl	8002f34 <HAL_GetTick>
 80046a8:	0003      	movs	r3, r0
 80046aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046ac:	e008      	b.n	80046c0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046ae:	f7fe fc41 	bl	8002f34 <HAL_GetTick>
 80046b2:	0002      	movs	r2, r0
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e02c      	b.n	800471a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046c0:	4b18      	ldr	r3, [pc, #96]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	2380      	movs	r3, #128	@ 0x80
 80046c6:	049b      	lsls	r3, r3, #18
 80046c8:	4013      	ands	r3, r2
 80046ca:	d1f0      	bne.n	80046ae <HAL_RCC_OscConfig+0x5aa>
 80046cc:	e024      	b.n	8004718 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d101      	bne.n	80046da <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e01f      	b.n	800471a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80046da:	4b12      	ldr	r3, [pc, #72]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80046e0:	4b10      	ldr	r3, [pc, #64]	@ (8004724 <HAL_RCC_OscConfig+0x620>)
 80046e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	2380      	movs	r3, #128	@ 0x80
 80046ea:	025b      	lsls	r3, r3, #9
 80046ec:	401a      	ands	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d10e      	bne.n	8004714 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	220f      	movs	r2, #15
 80046fa:	401a      	ands	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004700:	429a      	cmp	r2, r3
 8004702:	d107      	bne.n	8004714 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	23f0      	movs	r3, #240	@ 0xf0
 8004708:	039b      	lsls	r3, r3, #14
 800470a:	401a      	ands	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004710:	429a      	cmp	r2, r3
 8004712:	d001      	beq.n	8004718 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e000      	b.n	800471a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	0018      	movs	r0, r3
 800471c:	46bd      	mov	sp, r7
 800471e:	b008      	add	sp, #32
 8004720:	bd80      	pop	{r7, pc}
 8004722:	46c0      	nop			@ (mov r8, r8)
 8004724:	40021000 	.word	0x40021000
 8004728:	00001388 	.word	0x00001388
 800472c:	efffffff 	.word	0xefffffff
 8004730:	feffffff 	.word	0xfeffffff
 8004734:	ffc2ffff 	.word	0xffc2ffff

08004738 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e0b3      	b.n	80048b4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800474c:	4b5b      	ldr	r3, [pc, #364]	@ (80048bc <HAL_RCC_ClockConfig+0x184>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2201      	movs	r2, #1
 8004752:	4013      	ands	r3, r2
 8004754:	683a      	ldr	r2, [r7, #0]
 8004756:	429a      	cmp	r2, r3
 8004758:	d911      	bls.n	800477e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800475a:	4b58      	ldr	r3, [pc, #352]	@ (80048bc <HAL_RCC_ClockConfig+0x184>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2201      	movs	r2, #1
 8004760:	4393      	bics	r3, r2
 8004762:	0019      	movs	r1, r3
 8004764:	4b55      	ldr	r3, [pc, #340]	@ (80048bc <HAL_RCC_ClockConfig+0x184>)
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800476c:	4b53      	ldr	r3, [pc, #332]	@ (80048bc <HAL_RCC_ClockConfig+0x184>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2201      	movs	r2, #1
 8004772:	4013      	ands	r3, r2
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	429a      	cmp	r2, r3
 8004778:	d001      	beq.n	800477e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e09a      	b.n	80048b4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2202      	movs	r2, #2
 8004784:	4013      	ands	r3, r2
 8004786:	d015      	beq.n	80047b4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2204      	movs	r2, #4
 800478e:	4013      	ands	r3, r2
 8004790:	d006      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004792:	4b4b      	ldr	r3, [pc, #300]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	4b4a      	ldr	r3, [pc, #296]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 8004798:	21e0      	movs	r1, #224	@ 0xe0
 800479a:	00c9      	lsls	r1, r1, #3
 800479c:	430a      	orrs	r2, r1
 800479e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047a0:	4b47      	ldr	r3, [pc, #284]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	22f0      	movs	r2, #240	@ 0xf0
 80047a6:	4393      	bics	r3, r2
 80047a8:	0019      	movs	r1, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	689a      	ldr	r2, [r3, #8]
 80047ae:	4b44      	ldr	r3, [pc, #272]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 80047b0:	430a      	orrs	r2, r1
 80047b2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2201      	movs	r2, #1
 80047ba:	4013      	ands	r3, r2
 80047bc:	d040      	beq.n	8004840 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d107      	bne.n	80047d6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047c6:	4b3e      	ldr	r3, [pc, #248]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	2380      	movs	r3, #128	@ 0x80
 80047cc:	029b      	lsls	r3, r3, #10
 80047ce:	4013      	ands	r3, r2
 80047d0:	d114      	bne.n	80047fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e06e      	b.n	80048b4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d107      	bne.n	80047ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047de:	4b38      	ldr	r3, [pc, #224]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	2380      	movs	r3, #128	@ 0x80
 80047e4:	049b      	lsls	r3, r3, #18
 80047e6:	4013      	ands	r3, r2
 80047e8:	d108      	bne.n	80047fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e062      	b.n	80048b4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ee:	4b34      	ldr	r3, [pc, #208]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2202      	movs	r2, #2
 80047f4:	4013      	ands	r3, r2
 80047f6:	d101      	bne.n	80047fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e05b      	b.n	80048b4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047fc:	4b30      	ldr	r3, [pc, #192]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2203      	movs	r2, #3
 8004802:	4393      	bics	r3, r2
 8004804:	0019      	movs	r1, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	4b2d      	ldr	r3, [pc, #180]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 800480c:	430a      	orrs	r2, r1
 800480e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004810:	f7fe fb90 	bl	8002f34 <HAL_GetTick>
 8004814:	0003      	movs	r3, r0
 8004816:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004818:	e009      	b.n	800482e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800481a:	f7fe fb8b 	bl	8002f34 <HAL_GetTick>
 800481e:	0002      	movs	r2, r0
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	4a27      	ldr	r2, [pc, #156]	@ (80048c4 <HAL_RCC_ClockConfig+0x18c>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d901      	bls.n	800482e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e042      	b.n	80048b4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800482e:	4b24      	ldr	r3, [pc, #144]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	220c      	movs	r2, #12
 8004834:	401a      	ands	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	429a      	cmp	r2, r3
 800483e:	d1ec      	bne.n	800481a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004840:	4b1e      	ldr	r3, [pc, #120]	@ (80048bc <HAL_RCC_ClockConfig+0x184>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2201      	movs	r2, #1
 8004846:	4013      	ands	r3, r2
 8004848:	683a      	ldr	r2, [r7, #0]
 800484a:	429a      	cmp	r2, r3
 800484c:	d211      	bcs.n	8004872 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800484e:	4b1b      	ldr	r3, [pc, #108]	@ (80048bc <HAL_RCC_ClockConfig+0x184>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2201      	movs	r2, #1
 8004854:	4393      	bics	r3, r2
 8004856:	0019      	movs	r1, r3
 8004858:	4b18      	ldr	r3, [pc, #96]	@ (80048bc <HAL_RCC_ClockConfig+0x184>)
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	430a      	orrs	r2, r1
 800485e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004860:	4b16      	ldr	r3, [pc, #88]	@ (80048bc <HAL_RCC_ClockConfig+0x184>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2201      	movs	r2, #1
 8004866:	4013      	ands	r3, r2
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	429a      	cmp	r2, r3
 800486c:	d001      	beq.n	8004872 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e020      	b.n	80048b4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2204      	movs	r2, #4
 8004878:	4013      	ands	r3, r2
 800487a:	d009      	beq.n	8004890 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800487c:	4b10      	ldr	r3, [pc, #64]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	4a11      	ldr	r2, [pc, #68]	@ (80048c8 <HAL_RCC_ClockConfig+0x190>)
 8004882:	4013      	ands	r3, r2
 8004884:	0019      	movs	r1, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68da      	ldr	r2, [r3, #12]
 800488a:	4b0d      	ldr	r3, [pc, #52]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 800488c:	430a      	orrs	r2, r1
 800488e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004890:	f000 f820 	bl	80048d4 <HAL_RCC_GetSysClockFreq>
 8004894:	0001      	movs	r1, r0
 8004896:	4b0a      	ldr	r3, [pc, #40]	@ (80048c0 <HAL_RCC_ClockConfig+0x188>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	091b      	lsrs	r3, r3, #4
 800489c:	220f      	movs	r2, #15
 800489e:	4013      	ands	r3, r2
 80048a0:	4a0a      	ldr	r2, [pc, #40]	@ (80048cc <HAL_RCC_ClockConfig+0x194>)
 80048a2:	5cd3      	ldrb	r3, [r2, r3]
 80048a4:	000a      	movs	r2, r1
 80048a6:	40da      	lsrs	r2, r3
 80048a8:	4b09      	ldr	r3, [pc, #36]	@ (80048d0 <HAL_RCC_ClockConfig+0x198>)
 80048aa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80048ac:	2000      	movs	r0, #0
 80048ae:	f7fe fafb 	bl	8002ea8 <HAL_InitTick>
  
  return HAL_OK;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	0018      	movs	r0, r3
 80048b6:	46bd      	mov	sp, r7
 80048b8:	b004      	add	sp, #16
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40022000 	.word	0x40022000
 80048c0:	40021000 	.word	0x40021000
 80048c4:	00001388 	.word	0x00001388
 80048c8:	fffff8ff 	.word	0xfffff8ff
 80048cc:	080074d8 	.word	0x080074d8
 80048d0:	20000000 	.word	0x20000000

080048d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048da:	2300      	movs	r3, #0
 80048dc:	60fb      	str	r3, [r7, #12]
 80048de:	2300      	movs	r3, #0
 80048e0:	60bb      	str	r3, [r7, #8]
 80048e2:	2300      	movs	r3, #0
 80048e4:	617b      	str	r3, [r7, #20]
 80048e6:	2300      	movs	r3, #0
 80048e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048ea:	2300      	movs	r3, #0
 80048ec:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80048ee:	4b20      	ldr	r3, [pc, #128]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x9c>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	220c      	movs	r2, #12
 80048f8:	4013      	ands	r3, r2
 80048fa:	2b04      	cmp	r3, #4
 80048fc:	d002      	beq.n	8004904 <HAL_RCC_GetSysClockFreq+0x30>
 80048fe:	2b08      	cmp	r3, #8
 8004900:	d003      	beq.n	800490a <HAL_RCC_GetSysClockFreq+0x36>
 8004902:	e02c      	b.n	800495e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004904:	4b1b      	ldr	r3, [pc, #108]	@ (8004974 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004906:	613b      	str	r3, [r7, #16]
      break;
 8004908:	e02c      	b.n	8004964 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	0c9b      	lsrs	r3, r3, #18
 800490e:	220f      	movs	r2, #15
 8004910:	4013      	ands	r3, r2
 8004912:	4a19      	ldr	r2, [pc, #100]	@ (8004978 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004914:	5cd3      	ldrb	r3, [r2, r3]
 8004916:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004918:	4b15      	ldr	r3, [pc, #84]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x9c>)
 800491a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491c:	220f      	movs	r2, #15
 800491e:	4013      	ands	r3, r2
 8004920:	4a16      	ldr	r2, [pc, #88]	@ (800497c <HAL_RCC_GetSysClockFreq+0xa8>)
 8004922:	5cd3      	ldrb	r3, [r2, r3]
 8004924:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	2380      	movs	r3, #128	@ 0x80
 800492a:	025b      	lsls	r3, r3, #9
 800492c:	4013      	ands	r3, r2
 800492e:	d009      	beq.n	8004944 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004930:	68b9      	ldr	r1, [r7, #8]
 8004932:	4810      	ldr	r0, [pc, #64]	@ (8004974 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004934:	f7fb fbfa 	bl	800012c <__udivsi3>
 8004938:	0003      	movs	r3, r0
 800493a:	001a      	movs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4353      	muls	r3, r2
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	e009      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	000a      	movs	r2, r1
 8004948:	0152      	lsls	r2, r2, #5
 800494a:	1a52      	subs	r2, r2, r1
 800494c:	0193      	lsls	r3, r2, #6
 800494e:	1a9b      	subs	r3, r3, r2
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	185b      	adds	r3, r3, r1
 8004954:	021b      	lsls	r3, r3, #8
 8004956:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	613b      	str	r3, [r7, #16]
      break;
 800495c:	e002      	b.n	8004964 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800495e:	4b05      	ldr	r3, [pc, #20]	@ (8004974 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004960:	613b      	str	r3, [r7, #16]
      break;
 8004962:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004964:	693b      	ldr	r3, [r7, #16]
}
 8004966:	0018      	movs	r0, r3
 8004968:	46bd      	mov	sp, r7
 800496a:	b006      	add	sp, #24
 800496c:	bd80      	pop	{r7, pc}
 800496e:	46c0      	nop			@ (mov r8, r8)
 8004970:	40021000 	.word	0x40021000
 8004974:	007a1200 	.word	0x007a1200
 8004978:	080074f0 	.word	0x080074f0
 800497c:	08007500 	.word	0x08007500

08004980 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004984:	4b02      	ldr	r3, [pc, #8]	@ (8004990 <HAL_RCC_GetHCLKFreq+0x10>)
 8004986:	681b      	ldr	r3, [r3, #0]
}
 8004988:	0018      	movs	r0, r3
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	46c0      	nop			@ (mov r8, r8)
 8004990:	20000000 	.word	0x20000000

08004994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004998:	f7ff fff2 	bl	8004980 <HAL_RCC_GetHCLKFreq>
 800499c:	0001      	movs	r1, r0
 800499e:	4b06      	ldr	r3, [pc, #24]	@ (80049b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	0a1b      	lsrs	r3, r3, #8
 80049a4:	2207      	movs	r2, #7
 80049a6:	4013      	ands	r3, r2
 80049a8:	4a04      	ldr	r2, [pc, #16]	@ (80049bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80049aa:	5cd3      	ldrb	r3, [r2, r3]
 80049ac:	40d9      	lsrs	r1, r3
 80049ae:	000b      	movs	r3, r1
}    
 80049b0:	0018      	movs	r0, r3
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	46c0      	nop			@ (mov r8, r8)
 80049b8:	40021000 	.word	0x40021000
 80049bc:	080074e8 	.word	0x080074e8

080049c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	2380      	movs	r3, #128	@ 0x80
 80049d6:	025b      	lsls	r3, r3, #9
 80049d8:	4013      	ands	r3, r2
 80049da:	d100      	bne.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80049dc:	e08e      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80049de:	2017      	movs	r0, #23
 80049e0:	183b      	adds	r3, r7, r0
 80049e2:	2200      	movs	r2, #0
 80049e4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049e6:	4b5f      	ldr	r3, [pc, #380]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049e8:	69da      	ldr	r2, [r3, #28]
 80049ea:	2380      	movs	r3, #128	@ 0x80
 80049ec:	055b      	lsls	r3, r3, #21
 80049ee:	4013      	ands	r3, r2
 80049f0:	d110      	bne.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80049f2:	4b5c      	ldr	r3, [pc, #368]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049f4:	69da      	ldr	r2, [r3, #28]
 80049f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049f8:	2180      	movs	r1, #128	@ 0x80
 80049fa:	0549      	lsls	r1, r1, #21
 80049fc:	430a      	orrs	r2, r1
 80049fe:	61da      	str	r2, [r3, #28]
 8004a00:	4b58      	ldr	r3, [pc, #352]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a02:	69da      	ldr	r2, [r3, #28]
 8004a04:	2380      	movs	r3, #128	@ 0x80
 8004a06:	055b      	lsls	r3, r3, #21
 8004a08:	4013      	ands	r3, r2
 8004a0a:	60bb      	str	r3, [r7, #8]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a0e:	183b      	adds	r3, r7, r0
 8004a10:	2201      	movs	r2, #1
 8004a12:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a14:	4b54      	ldr	r3, [pc, #336]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	2380      	movs	r3, #128	@ 0x80
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d11a      	bne.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a20:	4b51      	ldr	r3, [pc, #324]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	4b50      	ldr	r3, [pc, #320]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004a26:	2180      	movs	r1, #128	@ 0x80
 8004a28:	0049      	lsls	r1, r1, #1
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a2e:	f7fe fa81 	bl	8002f34 <HAL_GetTick>
 8004a32:	0003      	movs	r3, r0
 8004a34:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a36:	e008      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a38:	f7fe fa7c 	bl	8002f34 <HAL_GetTick>
 8004a3c:	0002      	movs	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b64      	cmp	r3, #100	@ 0x64
 8004a44:	d901      	bls.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e087      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4a:	4b47      	ldr	r3, [pc, #284]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	2380      	movs	r3, #128	@ 0x80
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	4013      	ands	r3, r2
 8004a54:	d0f0      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a56:	4b43      	ldr	r3, [pc, #268]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a58:	6a1a      	ldr	r2, [r3, #32]
 8004a5a:	23c0      	movs	r3, #192	@ 0xc0
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4013      	ands	r3, r2
 8004a60:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d034      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	23c0      	movs	r3, #192	@ 0xc0
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4013      	ands	r3, r2
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d02c      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a78:	4b3a      	ldr	r3, [pc, #232]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	4a3b      	ldr	r2, [pc, #236]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004a7e:	4013      	ands	r3, r2
 8004a80:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a82:	4b38      	ldr	r3, [pc, #224]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a84:	6a1a      	ldr	r2, [r3, #32]
 8004a86:	4b37      	ldr	r3, [pc, #220]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a88:	2180      	movs	r1, #128	@ 0x80
 8004a8a:	0249      	lsls	r1, r1, #9
 8004a8c:	430a      	orrs	r2, r1
 8004a8e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a90:	4b34      	ldr	r3, [pc, #208]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a92:	6a1a      	ldr	r2, [r3, #32]
 8004a94:	4b33      	ldr	r3, [pc, #204]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a96:	4936      	ldr	r1, [pc, #216]	@ (8004b70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004a98:	400a      	ands	r2, r1
 8004a9a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a9c:	4b31      	ldr	r3, [pc, #196]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	d013      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aaa:	f7fe fa43 	bl	8002f34 <HAL_GetTick>
 8004aae:	0003      	movs	r3, r0
 8004ab0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab2:	e009      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab4:	f7fe fa3e 	bl	8002f34 <HAL_GetTick>
 8004ab8:	0002      	movs	r2, r0
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	4a2d      	ldr	r2, [pc, #180]	@ (8004b74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e048      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ac8:	4b26      	ldr	r3, [pc, #152]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004aca:	6a1b      	ldr	r3, [r3, #32]
 8004acc:	2202      	movs	r2, #2
 8004ace:	4013      	ands	r3, r2
 8004ad0:	d0f0      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ad2:	4b24      	ldr	r3, [pc, #144]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	4a25      	ldr	r2, [pc, #148]	@ (8004b6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ad8:	4013      	ands	r3, r2
 8004ada:	0019      	movs	r1, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	4b20      	ldr	r3, [pc, #128]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ae6:	2317      	movs	r3, #23
 8004ae8:	18fb      	adds	r3, r7, r3
 8004aea:	781b      	ldrb	r3, [r3, #0]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d105      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004af0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004af2:	69da      	ldr	r2, [r3, #28]
 8004af4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004af6:	4920      	ldr	r1, [pc, #128]	@ (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004af8:	400a      	ands	r2, r1
 8004afa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2201      	movs	r2, #1
 8004b02:	4013      	ands	r3, r2
 8004b04:	d009      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b06:	4b17      	ldr	r3, [pc, #92]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0a:	2203      	movs	r2, #3
 8004b0c:	4393      	bics	r3, r2
 8004b0e:	0019      	movs	r1, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	4b13      	ldr	r3, [pc, #76]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b16:	430a      	orrs	r2, r1
 8004b18:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2220      	movs	r2, #32
 8004b20:	4013      	ands	r3, r2
 8004b22:	d009      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b24:	4b0f      	ldr	r3, [pc, #60]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b28:	2210      	movs	r2, #16
 8004b2a:	4393      	bics	r3, r2
 8004b2c:	0019      	movs	r1, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	4b0c      	ldr	r3, [pc, #48]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b34:	430a      	orrs	r2, r1
 8004b36:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	2380      	movs	r3, #128	@ 0x80
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	4013      	ands	r3, r2
 8004b42:	d009      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004b44:	4b07      	ldr	r3, [pc, #28]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b48:	2240      	movs	r2, #64	@ 0x40
 8004b4a:	4393      	bics	r3, r2
 8004b4c:	0019      	movs	r1, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691a      	ldr	r2, [r3, #16]
 8004b52:	4b04      	ldr	r3, [pc, #16]	@ (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004b54:	430a      	orrs	r2, r1
 8004b56:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004b58:	2300      	movs	r3, #0
}
 8004b5a:	0018      	movs	r0, r3
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	b006      	add	sp, #24
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	46c0      	nop			@ (mov r8, r8)
 8004b64:	40021000 	.word	0x40021000
 8004b68:	40007000 	.word	0x40007000
 8004b6c:	fffffcff 	.word	0xfffffcff
 8004b70:	fffeffff 	.word	0xfffeffff
 8004b74:	00001388 	.word	0x00001388
 8004b78:	efffffff 	.word	0xefffffff

08004b7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e042      	b.n	8004c14 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	223d      	movs	r2, #61	@ 0x3d
 8004b92:	5c9b      	ldrb	r3, [r3, r2]
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d107      	bne.n	8004baa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	223c      	movs	r2, #60	@ 0x3c
 8004b9e:	2100      	movs	r1, #0
 8004ba0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	f7fe f87f 	bl	8002ca8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	223d      	movs	r2, #61	@ 0x3d
 8004bae:	2102      	movs	r1, #2
 8004bb0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	3304      	adds	r3, #4
 8004bba:	0019      	movs	r1, r3
 8004bbc:	0010      	movs	r0, r2
 8004bbe:	f000 fa63 	bl	8005088 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2246      	movs	r2, #70	@ 0x46
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	223e      	movs	r2, #62	@ 0x3e
 8004bce:	2101      	movs	r1, #1
 8004bd0:	5499      	strb	r1, [r3, r2]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	223f      	movs	r2, #63	@ 0x3f
 8004bd6:	2101      	movs	r1, #1
 8004bd8:	5499      	strb	r1, [r3, r2]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2240      	movs	r2, #64	@ 0x40
 8004bde:	2101      	movs	r1, #1
 8004be0:	5499      	strb	r1, [r3, r2]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2241      	movs	r2, #65	@ 0x41
 8004be6:	2101      	movs	r1, #1
 8004be8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2242      	movs	r2, #66	@ 0x42
 8004bee:	2101      	movs	r1, #1
 8004bf0:	5499      	strb	r1, [r3, r2]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2243      	movs	r2, #67	@ 0x43
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	5499      	strb	r1, [r3, r2]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2244      	movs	r2, #68	@ 0x44
 8004bfe:	2101      	movs	r1, #1
 8004c00:	5499      	strb	r1, [r3, r2]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2245      	movs	r2, #69	@ 0x45
 8004c06:	2101      	movs	r1, #1
 8004c08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	223d      	movs	r2, #61	@ 0x3d
 8004c0e:	2101      	movs	r1, #1
 8004c10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	0018      	movs	r0, r3
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b002      	add	sp, #8
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e042      	b.n	8004cb4 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	223d      	movs	r2, #61	@ 0x3d
 8004c32:	5c9b      	ldrb	r3, [r3, r2]
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d107      	bne.n	8004c4a <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	223c      	movs	r2, #60	@ 0x3c
 8004c3e:	2100      	movs	r1, #0
 8004c40:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	0018      	movs	r0, r3
 8004c46:	f7fd fd1f 	bl	8002688 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	223d      	movs	r2, #61	@ 0x3d
 8004c4e:	2102      	movs	r1, #2
 8004c50:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	3304      	adds	r3, #4
 8004c5a:	0019      	movs	r1, r3
 8004c5c:	0010      	movs	r0, r2
 8004c5e:	f000 fa13 	bl	8005088 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2246      	movs	r2, #70	@ 0x46
 8004c66:	2101      	movs	r1, #1
 8004c68:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	223e      	movs	r2, #62	@ 0x3e
 8004c6e:	2101      	movs	r1, #1
 8004c70:	5499      	strb	r1, [r3, r2]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	223f      	movs	r2, #63	@ 0x3f
 8004c76:	2101      	movs	r1, #1
 8004c78:	5499      	strb	r1, [r3, r2]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2240      	movs	r2, #64	@ 0x40
 8004c7e:	2101      	movs	r1, #1
 8004c80:	5499      	strb	r1, [r3, r2]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2241      	movs	r2, #65	@ 0x41
 8004c86:	2101      	movs	r1, #1
 8004c88:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2242      	movs	r2, #66	@ 0x42
 8004c8e:	2101      	movs	r1, #1
 8004c90:	5499      	strb	r1, [r3, r2]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2243      	movs	r2, #67	@ 0x43
 8004c96:	2101      	movs	r1, #1
 8004c98:	5499      	strb	r1, [r3, r2]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2244      	movs	r2, #68	@ 0x44
 8004c9e:	2101      	movs	r1, #1
 8004ca0:	5499      	strb	r1, [r3, r2]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2245      	movs	r2, #69	@ 0x45
 8004ca6:	2101      	movs	r1, #1
 8004ca8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	223d      	movs	r2, #61	@ 0x3d
 8004cae:	2101      	movs	r1, #1
 8004cb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	b002      	add	sp, #8
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d104      	bne.n	8004cd6 <HAL_TIM_IC_Start+0x1a>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	223e      	movs	r2, #62	@ 0x3e
 8004cd0:	5c9b      	ldrb	r3, [r3, r2]
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	e013      	b.n	8004cfe <HAL_TIM_IC_Start+0x42>
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	2b04      	cmp	r3, #4
 8004cda:	d104      	bne.n	8004ce6 <HAL_TIM_IC_Start+0x2a>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	223f      	movs	r2, #63	@ 0x3f
 8004ce0:	5c9b      	ldrb	r3, [r3, r2]
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	e00b      	b.n	8004cfe <HAL_TIM_IC_Start+0x42>
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	2b08      	cmp	r3, #8
 8004cea:	d104      	bne.n	8004cf6 <HAL_TIM_IC_Start+0x3a>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2240      	movs	r2, #64	@ 0x40
 8004cf0:	5c9b      	ldrb	r3, [r3, r2]
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	e003      	b.n	8004cfe <HAL_TIM_IC_Start+0x42>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2241      	movs	r2, #65	@ 0x41
 8004cfa:	5c9b      	ldrb	r3, [r3, r2]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	220f      	movs	r2, #15
 8004d00:	18ba      	adds	r2, r7, r2
 8004d02:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d104      	bne.n	8004d14 <HAL_TIM_IC_Start+0x58>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2242      	movs	r2, #66	@ 0x42
 8004d0e:	5c9b      	ldrb	r3, [r3, r2]
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	e013      	b.n	8004d3c <HAL_TIM_IC_Start+0x80>
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	2b04      	cmp	r3, #4
 8004d18:	d104      	bne.n	8004d24 <HAL_TIM_IC_Start+0x68>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2243      	movs	r2, #67	@ 0x43
 8004d1e:	5c9b      	ldrb	r3, [r3, r2]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	e00b      	b.n	8004d3c <HAL_TIM_IC_Start+0x80>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2b08      	cmp	r3, #8
 8004d28:	d104      	bne.n	8004d34 <HAL_TIM_IC_Start+0x78>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2244      	movs	r2, #68	@ 0x44
 8004d2e:	5c9b      	ldrb	r3, [r3, r2]
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	e003      	b.n	8004d3c <HAL_TIM_IC_Start+0x80>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2245      	movs	r2, #69	@ 0x45
 8004d38:	5c9b      	ldrb	r3, [r3, r2]
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	210e      	movs	r1, #14
 8004d3e:	187a      	adds	r2, r7, r1
 8004d40:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004d42:	230f      	movs	r3, #15
 8004d44:	18fb      	adds	r3, r7, r3
 8004d46:	781b      	ldrb	r3, [r3, #0]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d103      	bne.n	8004d54 <HAL_TIM_IC_Start+0x98>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004d4c:	187b      	adds	r3, r7, r1
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d001      	beq.n	8004d58 <HAL_TIM_IC_Start+0x9c>
  {
    return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e06e      	b.n	8004e36 <HAL_TIM_IC_Start+0x17a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d104      	bne.n	8004d68 <HAL_TIM_IC_Start+0xac>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	223e      	movs	r2, #62	@ 0x3e
 8004d62:	2102      	movs	r1, #2
 8004d64:	5499      	strb	r1, [r3, r2]
 8004d66:	e013      	b.n	8004d90 <HAL_TIM_IC_Start+0xd4>
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	d104      	bne.n	8004d78 <HAL_TIM_IC_Start+0xbc>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	223f      	movs	r2, #63	@ 0x3f
 8004d72:	2102      	movs	r1, #2
 8004d74:	5499      	strb	r1, [r3, r2]
 8004d76:	e00b      	b.n	8004d90 <HAL_TIM_IC_Start+0xd4>
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	2b08      	cmp	r3, #8
 8004d7c:	d104      	bne.n	8004d88 <HAL_TIM_IC_Start+0xcc>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2240      	movs	r2, #64	@ 0x40
 8004d82:	2102      	movs	r1, #2
 8004d84:	5499      	strb	r1, [r3, r2]
 8004d86:	e003      	b.n	8004d90 <HAL_TIM_IC_Start+0xd4>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2241      	movs	r2, #65	@ 0x41
 8004d8c:	2102      	movs	r1, #2
 8004d8e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d104      	bne.n	8004da0 <HAL_TIM_IC_Start+0xe4>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2242      	movs	r2, #66	@ 0x42
 8004d9a:	2102      	movs	r1, #2
 8004d9c:	5499      	strb	r1, [r3, r2]
 8004d9e:	e013      	b.n	8004dc8 <HAL_TIM_IC_Start+0x10c>
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	d104      	bne.n	8004db0 <HAL_TIM_IC_Start+0xf4>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2243      	movs	r2, #67	@ 0x43
 8004daa:	2102      	movs	r1, #2
 8004dac:	5499      	strb	r1, [r3, r2]
 8004dae:	e00b      	b.n	8004dc8 <HAL_TIM_IC_Start+0x10c>
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	2b08      	cmp	r3, #8
 8004db4:	d104      	bne.n	8004dc0 <HAL_TIM_IC_Start+0x104>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2244      	movs	r2, #68	@ 0x44
 8004dba:	2102      	movs	r1, #2
 8004dbc:	5499      	strb	r1, [r3, r2]
 8004dbe:	e003      	b.n	8004dc8 <HAL_TIM_IC_Start+0x10c>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2245      	movs	r2, #69	@ 0x45
 8004dc4:	2102      	movs	r1, #2
 8004dc6:	5499      	strb	r1, [r3, r2]

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6839      	ldr	r1, [r7, #0]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	f000 fc1d 	bl	8005610 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a19      	ldr	r2, [pc, #100]	@ (8004e40 <HAL_TIM_IC_Start+0x184>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d00f      	beq.n	8004e00 <HAL_TIM_IC_Start+0x144>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	2380      	movs	r3, #128	@ 0x80
 8004de6:	05db      	lsls	r3, r3, #23
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d009      	beq.n	8004e00 <HAL_TIM_IC_Start+0x144>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a14      	ldr	r2, [pc, #80]	@ (8004e44 <HAL_TIM_IC_Start+0x188>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d004      	beq.n	8004e00 <HAL_TIM_IC_Start+0x144>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a13      	ldr	r2, [pc, #76]	@ (8004e48 <HAL_TIM_IC_Start+0x18c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d111      	bne.n	8004e24 <HAL_TIM_IC_Start+0x168>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	2207      	movs	r2, #7
 8004e08:	4013      	ands	r3, r2
 8004e0a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	2b06      	cmp	r3, #6
 8004e10:	d010      	beq.n	8004e34 <HAL_TIM_IC_Start+0x178>
    {
      __HAL_TIM_ENABLE(htim);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e22:	e007      	b.n	8004e34 <HAL_TIM_IC_Start+0x178>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2101      	movs	r1, #1
 8004e30:	430a      	orrs	r2, r1
 8004e32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	0018      	movs	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	b004      	add	sp, #16
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	46c0      	nop			@ (mov r8, r8)
 8004e40:	40012c00 	.word	0x40012c00
 8004e44:	40000400 	.word	0x40000400
 8004e48:	40014000 	.word	0x40014000

08004e4c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b086      	sub	sp, #24
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	60f8      	str	r0, [r7, #12]
 8004e54:	60b9      	str	r1, [r7, #8]
 8004e56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e58:	2317      	movs	r3, #23
 8004e5a:	18fb      	adds	r3, r7, r3
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	223c      	movs	r2, #60	@ 0x3c
 8004e64:	5c9b      	ldrb	r3, [r3, r2]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d101      	bne.n	8004e6e <HAL_TIM_IC_ConfigChannel+0x22>
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	e08c      	b.n	8004f88 <HAL_TIM_IC_ConfigChannel+0x13c>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	223c      	movs	r2, #60	@ 0x3c
 8004e72:	2101      	movs	r1, #1
 8004e74:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d11b      	bne.n	8004eb4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004e8c:	f000 fa1c 	bl	80052c8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	699a      	ldr	r2, [r3, #24]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	210c      	movs	r1, #12
 8004e9c:	438a      	bics	r2, r1
 8004e9e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6999      	ldr	r1, [r3, #24]
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	689a      	ldr	r2, [r3, #8]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	619a      	str	r2, [r3, #24]
 8004eb2:	e062      	b.n	8004f7a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b04      	cmp	r3, #4
 8004eb8:	d11c      	bne.n	8004ef4 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004eca:	f000 fa87 	bl	80053dc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	699a      	ldr	r2, [r3, #24]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	492d      	ldr	r1, [pc, #180]	@ (8004f90 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004eda:	400a      	ands	r2, r1
 8004edc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6999      	ldr	r1, [r3, #24]
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	021a      	lsls	r2, r3, #8
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	619a      	str	r2, [r3, #24]
 8004ef2:	e042      	b.n	8004f7a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2b08      	cmp	r3, #8
 8004ef8:	d11b      	bne.n	8004f32 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004f0a:	f000 fadb 	bl	80054c4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	69da      	ldr	r2, [r3, #28]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	210c      	movs	r1, #12
 8004f1a:	438a      	bics	r2, r1
 8004f1c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	69d9      	ldr	r1, [r3, #28]
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	689a      	ldr	r2, [r3, #8]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	61da      	str	r2, [r3, #28]
 8004f30:	e023      	b.n	8004f7a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b0c      	cmp	r3, #12
 8004f36:	d11c      	bne.n	8004f72 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004f48:	f000 fafc 	bl	8005544 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	69da      	ldr	r2, [r3, #28]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	490e      	ldr	r1, [pc, #56]	@ (8004f90 <HAL_TIM_IC_ConfigChannel+0x144>)
 8004f58:	400a      	ands	r2, r1
 8004f5a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	69d9      	ldr	r1, [r3, #28]
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	021a      	lsls	r2, r3, #8
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	61da      	str	r2, [r3, #28]
 8004f70:	e003      	b.n	8004f7a <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8004f72:	2317      	movs	r3, #23
 8004f74:	18fb      	adds	r3, r7, r3
 8004f76:	2201      	movs	r2, #1
 8004f78:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	223c      	movs	r2, #60	@ 0x3c
 8004f7e:	2100      	movs	r1, #0
 8004f80:	5499      	strb	r1, [r3, r2]

  return status;
 8004f82:	2317      	movs	r3, #23
 8004f84:	18fb      	adds	r3, r7, r3
 8004f86:	781b      	ldrb	r3, [r3, #0]
}
 8004f88:	0018      	movs	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b006      	add	sp, #24
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	fffff3ff 	.word	0xfffff3ff

08004f94 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	223c      	movs	r2, #60	@ 0x3c
 8004fa2:	5c9b      	ldrb	r3, [r3, r2]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d101      	bne.n	8004fac <HAL_TIM_SlaveConfigSynchro+0x18>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	e032      	b.n	8005012 <HAL_TIM_SlaveConfigSynchro+0x7e>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	223c      	movs	r2, #60	@ 0x3c
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	223d      	movs	r2, #61	@ 0x3d
 8004fb8:	2102      	movs	r1, #2
 8004fba:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	0011      	movs	r1, r2
 8004fc2:	0018      	movs	r0, r3
 8004fc4:	f000 f8ee 	bl	80051a4 <TIM_SlaveTimer_SetConfig>
 8004fc8:	1e03      	subs	r3, r0, #0
 8004fca:	d009      	beq.n	8004fe0 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	223d      	movs	r2, #61	@ 0x3d
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	223c      	movs	r2, #60	@ 0x3c
 8004fd8:	2100      	movs	r1, #0
 8004fda:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e018      	b.n	8005012 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2140      	movs	r1, #64	@ 0x40
 8004fec:	438a      	bics	r2, r1
 8004fee:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4908      	ldr	r1, [pc, #32]	@ (800501c <HAL_TIM_SlaveConfigSynchro+0x88>)
 8004ffc:	400a      	ands	r2, r1
 8004ffe:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	223d      	movs	r2, #61	@ 0x3d
 8005004:	2101      	movs	r1, #1
 8005006:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	223c      	movs	r2, #60	@ 0x3c
 800500c:	2100      	movs	r1, #0
 800500e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	0018      	movs	r0, r3
 8005014:	46bd      	mov	sp, r7
 8005016:	b002      	add	sp, #8
 8005018:	bd80      	pop	{r7, pc}
 800501a:	46c0      	nop			@ (mov r8, r8)
 800501c:	ffffbfff 	.word	0xffffbfff

08005020 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800502a:	2300      	movs	r3, #0
 800502c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b0c      	cmp	r3, #12
 8005032:	d01e      	beq.n	8005072 <HAL_TIM_ReadCapturedValue+0x52>
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	2b0c      	cmp	r3, #12
 8005038:	d820      	bhi.n	800507c <HAL_TIM_ReadCapturedValue+0x5c>
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	2b08      	cmp	r3, #8
 800503e:	d013      	beq.n	8005068 <HAL_TIM_ReadCapturedValue+0x48>
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	2b08      	cmp	r3, #8
 8005044:	d81a      	bhi.n	800507c <HAL_TIM_ReadCapturedValue+0x5c>
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <HAL_TIM_ReadCapturedValue+0x34>
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	2b04      	cmp	r3, #4
 8005050:	d005      	beq.n	800505e <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8005052:	e013      	b.n	800507c <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800505a:	60fb      	str	r3, [r7, #12]
      break;
 800505c:	e00f      	b.n	800507e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005064:	60fb      	str	r3, [r7, #12]
      break;
 8005066:	e00a      	b.n	800507e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800506e:	60fb      	str	r3, [r7, #12]
      break;
 8005070:	e005      	b.n	800507e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005078:	60fb      	str	r3, [r7, #12]
      break;
 800507a:	e000      	b.n	800507e <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 800507c:	46c0      	nop			@ (mov r8, r8)
  }

  return tmpreg;
 800507e:	68fb      	ldr	r3, [r7, #12]
}
 8005080:	0018      	movs	r0, r3
 8005082:	46bd      	mov	sp, r7
 8005084:	b004      	add	sp, #16
 8005086:	bd80      	pop	{r7, pc}

08005088 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a3b      	ldr	r2, [pc, #236]	@ (8005188 <TIM_Base_SetConfig+0x100>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d008      	beq.n	80050b2 <TIM_Base_SetConfig+0x2a>
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	2380      	movs	r3, #128	@ 0x80
 80050a4:	05db      	lsls	r3, r3, #23
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d003      	beq.n	80050b2 <TIM_Base_SetConfig+0x2a>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a37      	ldr	r2, [pc, #220]	@ (800518c <TIM_Base_SetConfig+0x104>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d108      	bne.n	80050c4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2270      	movs	r2, #112	@ 0x70
 80050b6:	4393      	bics	r3, r2
 80050b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a30      	ldr	r2, [pc, #192]	@ (8005188 <TIM_Base_SetConfig+0x100>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d018      	beq.n	80050fe <TIM_Base_SetConfig+0x76>
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	2380      	movs	r3, #128	@ 0x80
 80050d0:	05db      	lsls	r3, r3, #23
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d013      	beq.n	80050fe <TIM_Base_SetConfig+0x76>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a2c      	ldr	r2, [pc, #176]	@ (800518c <TIM_Base_SetConfig+0x104>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00f      	beq.n	80050fe <TIM_Base_SetConfig+0x76>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a2b      	ldr	r2, [pc, #172]	@ (8005190 <TIM_Base_SetConfig+0x108>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d00b      	beq.n	80050fe <TIM_Base_SetConfig+0x76>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a2a      	ldr	r2, [pc, #168]	@ (8005194 <TIM_Base_SetConfig+0x10c>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d007      	beq.n	80050fe <TIM_Base_SetConfig+0x76>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a29      	ldr	r2, [pc, #164]	@ (8005198 <TIM_Base_SetConfig+0x110>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d003      	beq.n	80050fe <TIM_Base_SetConfig+0x76>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a28      	ldr	r2, [pc, #160]	@ (800519c <TIM_Base_SetConfig+0x114>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d108      	bne.n	8005110 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	4a27      	ldr	r2, [pc, #156]	@ (80051a0 <TIM_Base_SetConfig+0x118>)
 8005102:	4013      	ands	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	4313      	orrs	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2280      	movs	r2, #128	@ 0x80
 8005114:	4393      	bics	r3, r2
 8005116:	001a      	movs	r2, r3
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	4313      	orrs	r3, r2
 800511e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	689a      	ldr	r2, [r3, #8]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a13      	ldr	r2, [pc, #76]	@ (8005188 <TIM_Base_SetConfig+0x100>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00b      	beq.n	8005156 <TIM_Base_SetConfig+0xce>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a14      	ldr	r2, [pc, #80]	@ (8005194 <TIM_Base_SetConfig+0x10c>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d007      	beq.n	8005156 <TIM_Base_SetConfig+0xce>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a13      	ldr	r2, [pc, #76]	@ (8005198 <TIM_Base_SetConfig+0x110>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d003      	beq.n	8005156 <TIM_Base_SetConfig+0xce>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a12      	ldr	r2, [pc, #72]	@ (800519c <TIM_Base_SetConfig+0x114>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d103      	bne.n	800515e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	691a      	ldr	r2, [r3, #16]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2201      	movs	r2, #1
 8005162:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	2201      	movs	r2, #1
 800516a:	4013      	ands	r3, r2
 800516c:	2b01      	cmp	r3, #1
 800516e:	d106      	bne.n	800517e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	2201      	movs	r2, #1
 8005176:	4393      	bics	r3, r2
 8005178:	001a      	movs	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	611a      	str	r2, [r3, #16]
  }
}
 800517e:	46c0      	nop			@ (mov r8, r8)
 8005180:	46bd      	mov	sp, r7
 8005182:	b004      	add	sp, #16
 8005184:	bd80      	pop	{r7, pc}
 8005186:	46c0      	nop			@ (mov r8, r8)
 8005188:	40012c00 	.word	0x40012c00
 800518c:	40000400 	.word	0x40000400
 8005190:	40002000 	.word	0x40002000
 8005194:	40014000 	.word	0x40014000
 8005198:	40014400 	.word	0x40014400
 800519c:	40014800 	.word	0x40014800
 80051a0:	fffffcff 	.word	0xfffffcff

080051a4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051ae:	2317      	movs	r3, #23
 80051b0:	18fb      	adds	r3, r7, r3
 80051b2:	2200      	movs	r2, #0
 80051b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2270      	movs	r2, #112	@ 0x70
 80051c2:	4393      	bics	r3, r2
 80051c4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	2207      	movs	r2, #7
 80051d4:	4393      	bics	r3, r2
 80051d6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	4313      	orrs	r3, r2
 80051e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	693a      	ldr	r2, [r7, #16]
 80051e8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	2b70      	cmp	r3, #112	@ 0x70
 80051f0:	d015      	beq.n	800521e <TIM_SlaveTimer_SetConfig+0x7a>
 80051f2:	d900      	bls.n	80051f6 <TIM_SlaveTimer_SetConfig+0x52>
 80051f4:	e05b      	b.n	80052ae <TIM_SlaveTimer_SetConfig+0x10a>
 80051f6:	2b60      	cmp	r3, #96	@ 0x60
 80051f8:	d04f      	beq.n	800529a <TIM_SlaveTimer_SetConfig+0xf6>
 80051fa:	d858      	bhi.n	80052ae <TIM_SlaveTimer_SetConfig+0x10a>
 80051fc:	2b50      	cmp	r3, #80	@ 0x50
 80051fe:	d042      	beq.n	8005286 <TIM_SlaveTimer_SetConfig+0xe2>
 8005200:	d855      	bhi.n	80052ae <TIM_SlaveTimer_SetConfig+0x10a>
 8005202:	2b40      	cmp	r3, #64	@ 0x40
 8005204:	d016      	beq.n	8005234 <TIM_SlaveTimer_SetConfig+0x90>
 8005206:	d852      	bhi.n	80052ae <TIM_SlaveTimer_SetConfig+0x10a>
 8005208:	2b30      	cmp	r3, #48	@ 0x30
 800520a:	d055      	beq.n	80052b8 <TIM_SlaveTimer_SetConfig+0x114>
 800520c:	d84f      	bhi.n	80052ae <TIM_SlaveTimer_SetConfig+0x10a>
 800520e:	2b20      	cmp	r3, #32
 8005210:	d052      	beq.n	80052b8 <TIM_SlaveTimer_SetConfig+0x114>
 8005212:	d84c      	bhi.n	80052ae <TIM_SlaveTimer_SetConfig+0x10a>
 8005214:	2b00      	cmp	r3, #0
 8005216:	d04f      	beq.n	80052b8 <TIM_SlaveTimer_SetConfig+0x114>
 8005218:	2b10      	cmp	r3, #16
 800521a:	d04d      	beq.n	80052b8 <TIM_SlaveTimer_SetConfig+0x114>
 800521c:	e047      	b.n	80052ae <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800522e:	f000 f9cf 	bl	80055d0 <TIM_ETR_SetConfig>
      break;
 8005232:	e042      	b.n	80052ba <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b05      	cmp	r3, #5
 800523a:	d101      	bne.n	8005240 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e03f      	b.n	80052c0 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6a1a      	ldr	r2, [r3, #32]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2101      	movs	r1, #1
 8005254:	438a      	bics	r2, r1
 8005256:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	699b      	ldr	r3, [r3, #24]
 800525e:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	22f0      	movs	r2, #240	@ 0xf0
 8005264:	4393      	bics	r3, r2
 8005266:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	4313      	orrs	r3, r2
 8005272:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	621a      	str	r2, [r3, #32]
      break;
 8005284:	e019      	b.n	80052ba <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005292:	001a      	movs	r2, r3
 8005294:	f000 f874 	bl	8005380 <TIM_TI1_ConfigInputStage>
      break;
 8005298:	e00f      	b.n	80052ba <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052a6:	001a      	movs	r2, r3
 80052a8:	f000 f8da 	bl	8005460 <TIM_TI2_ConfigInputStage>
      break;
 80052ac:	e005      	b.n	80052ba <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80052ae:	2317      	movs	r3, #23
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	2201      	movs	r2, #1
 80052b4:	701a      	strb	r2, [r3, #0]
      break;
 80052b6:	e000      	b.n	80052ba <TIM_SlaveTimer_SetConfig+0x116>
      break;
 80052b8:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 80052ba:	2317      	movs	r3, #23
 80052bc:	18fb      	adds	r3, r7, r3
 80052be:	781b      	ldrb	r3, [r3, #0]
}
 80052c0:	0018      	movs	r0, r3
 80052c2:	46bd      	mov	sp, r7
 80052c4:	b006      	add	sp, #24
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b086      	sub	sp, #24
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
 80052d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6a1b      	ldr	r3, [r3, #32]
 80052e0:	2201      	movs	r2, #1
 80052e2:	4393      	bics	r3, r2
 80052e4:	001a      	movs	r2, r3
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4a20      	ldr	r2, [pc, #128]	@ (8005374 <TIM_TI1_SetConfig+0xac>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d00c      	beq.n	8005312 <TIM_TI1_SetConfig+0x4a>
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	2380      	movs	r3, #128	@ 0x80
 80052fc:	05db      	lsls	r3, r3, #23
 80052fe:	429a      	cmp	r2, r3
 8005300:	d007      	beq.n	8005312 <TIM_TI1_SetConfig+0x4a>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	4a1c      	ldr	r2, [pc, #112]	@ (8005378 <TIM_TI1_SetConfig+0xb0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d003      	beq.n	8005312 <TIM_TI1_SetConfig+0x4a>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	4a1b      	ldr	r2, [pc, #108]	@ (800537c <TIM_TI1_SetConfig+0xb4>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d101      	bne.n	8005316 <TIM_TI1_SetConfig+0x4e>
 8005312:	2301      	movs	r3, #1
 8005314:	e000      	b.n	8005318 <TIM_TI1_SetConfig+0x50>
 8005316:	2300      	movs	r3, #0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d008      	beq.n	800532e <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	2203      	movs	r2, #3
 8005320:	4393      	bics	r3, r2
 8005322:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005324:	697a      	ldr	r2, [r7, #20]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4313      	orrs	r3, r2
 800532a:	617b      	str	r3, [r7, #20]
 800532c:	e003      	b.n	8005336 <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2201      	movs	r2, #1
 8005332:	4313      	orrs	r3, r2
 8005334:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	22f0      	movs	r2, #240	@ 0xf0
 800533a:	4393      	bics	r3, r2
 800533c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	011b      	lsls	r3, r3, #4
 8005342:	22ff      	movs	r2, #255	@ 0xff
 8005344:	4013      	ands	r3, r2
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	4313      	orrs	r3, r2
 800534a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	220a      	movs	r2, #10
 8005350:	4393      	bics	r3, r2
 8005352:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	220a      	movs	r2, #10
 8005358:	4013      	ands	r3, r2
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	4313      	orrs	r3, r2
 800535e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	621a      	str	r2, [r3, #32]
}
 800536c:	46c0      	nop			@ (mov r8, r8)
 800536e:	46bd      	mov	sp, r7
 8005370:	b006      	add	sp, #24
 8005372:	bd80      	pop	{r7, pc}
 8005374:	40012c00 	.word	0x40012c00
 8005378:	40000400 	.word	0x40000400
 800537c:	40014000 	.word	0x40014000

08005380 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6a1b      	ldr	r3, [r3, #32]
 8005390:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	2201      	movs	r2, #1
 8005398:	4393      	bics	r3, r2
 800539a:	001a      	movs	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	22f0      	movs	r2, #240	@ 0xf0
 80053aa:	4393      	bics	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	011b      	lsls	r3, r3, #4
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	220a      	movs	r2, #10
 80053bc:	4393      	bics	r3, r2
 80053be:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	621a      	str	r2, [r3, #32]
}
 80053d4:	46c0      	nop			@ (mov r8, r8)
 80053d6:	46bd      	mov	sp, r7
 80053d8:	b006      	add	sp, #24
 80053da:	bd80      	pop	{r7, pc}

080053dc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b086      	sub	sp, #24
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]
 80053e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6a1b      	ldr	r3, [r3, #32]
 80053f4:	2210      	movs	r2, #16
 80053f6:	4393      	bics	r3, r2
 80053f8:	001a      	movs	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	4a14      	ldr	r2, [pc, #80]	@ (8005458 <TIM_TI2_SetConfig+0x7c>)
 8005408:	4013      	ands	r3, r2
 800540a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	021b      	lsls	r3, r3, #8
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	4313      	orrs	r3, r2
 8005414:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	4a10      	ldr	r2, [pc, #64]	@ (800545c <TIM_TI2_SetConfig+0x80>)
 800541a:	4013      	ands	r3, r2
 800541c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	031b      	lsls	r3, r3, #12
 8005422:	041b      	lsls	r3, r3, #16
 8005424:	0c1b      	lsrs	r3, r3, #16
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	4313      	orrs	r3, r2
 800542a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	22a0      	movs	r2, #160	@ 0xa0
 8005430:	4393      	bics	r3, r2
 8005432:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	011b      	lsls	r3, r3, #4
 8005438:	22a0      	movs	r2, #160	@ 0xa0
 800543a:	4013      	ands	r3, r2
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	4313      	orrs	r3, r2
 8005440:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	621a      	str	r2, [r3, #32]
}
 800544e:	46c0      	nop			@ (mov r8, r8)
 8005450:	46bd      	mov	sp, r7
 8005452:	b006      	add	sp, #24
 8005454:	bd80      	pop	{r7, pc}
 8005456:	46c0      	nop			@ (mov r8, r8)
 8005458:	fffffcff 	.word	0xfffffcff
 800545c:	ffff0fff 	.word	0xffff0fff

08005460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a1b      	ldr	r3, [r3, #32]
 8005470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	2210      	movs	r2, #16
 8005478:	4393      	bics	r3, r2
 800547a:	001a      	movs	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	4a0d      	ldr	r2, [pc, #52]	@ (80054c0 <TIM_TI2_ConfigInputStage+0x60>)
 800548a:	4013      	ands	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	031b      	lsls	r3, r3, #12
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	22a0      	movs	r2, #160	@ 0xa0
 800549c:	4393      	bics	r3, r2
 800549e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	697a      	ldr	r2, [r7, #20]
 80054b4:	621a      	str	r2, [r3, #32]
}
 80054b6:	46c0      	nop			@ (mov r8, r8)
 80054b8:	46bd      	mov	sp, r7
 80054ba:	b006      	add	sp, #24
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	46c0      	nop			@ (mov r8, r8)
 80054c0:	ffff0fff 	.word	0xffff0fff

080054c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
 80054d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	4a17      	ldr	r2, [pc, #92]	@ (800553c <TIM_TI3_SetConfig+0x78>)
 80054de:	401a      	ands	r2, r3
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	69db      	ldr	r3, [r3, #28]
 80054e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	2203      	movs	r2, #3
 80054ee:	4393      	bics	r3, r2
 80054f0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	22f0      	movs	r2, #240	@ 0xf0
 80054fe:	4393      	bics	r3, r2
 8005500:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	22ff      	movs	r2, #255	@ 0xff
 8005508:	4013      	ands	r3, r2
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	4313      	orrs	r3, r2
 800550e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	4a0b      	ldr	r2, [pc, #44]	@ (8005540 <TIM_TI3_SetConfig+0x7c>)
 8005514:	4013      	ands	r3, r2
 8005516:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	021a      	lsls	r2, r3, #8
 800551c:	23a0      	movs	r3, #160	@ 0xa0
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	4013      	ands	r3, r2
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	4313      	orrs	r3, r2
 8005526:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	621a      	str	r2, [r3, #32]
}
 8005534:	46c0      	nop			@ (mov r8, r8)
 8005536:	46bd      	mov	sp, r7
 8005538:	b006      	add	sp, #24
 800553a:	bd80      	pop	{r7, pc}
 800553c:	fffffeff 	.word	0xfffffeff
 8005540:	fffff5ff 	.word	0xfffff5ff

08005544 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
 8005550:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6a1b      	ldr	r3, [r3, #32]
 800555c:	4a18      	ldr	r2, [pc, #96]	@ (80055c0 <TIM_TI4_SetConfig+0x7c>)
 800555e:	401a      	ands	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	4a15      	ldr	r2, [pc, #84]	@ (80055c4 <TIM_TI4_SetConfig+0x80>)
 800556e:	4013      	ands	r3, r2
 8005570:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	021b      	lsls	r3, r3, #8
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	4313      	orrs	r3, r2
 800557a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	4a12      	ldr	r2, [pc, #72]	@ (80055c8 <TIM_TI4_SetConfig+0x84>)
 8005580:	4013      	ands	r3, r2
 8005582:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	031b      	lsls	r3, r3, #12
 8005588:	041b      	lsls	r3, r3, #16
 800558a:	0c1b      	lsrs	r3, r3, #16
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	4a0d      	ldr	r2, [pc, #52]	@ (80055cc <TIM_TI4_SetConfig+0x88>)
 8005596:	4013      	ands	r3, r2
 8005598:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	031a      	lsls	r2, r3, #12
 800559e:	23a0      	movs	r3, #160	@ 0xa0
 80055a0:	021b      	lsls	r3, r3, #8
 80055a2:	4013      	ands	r3, r2
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	621a      	str	r2, [r3, #32]
}
 80055b6:	46c0      	nop			@ (mov r8, r8)
 80055b8:	46bd      	mov	sp, r7
 80055ba:	b006      	add	sp, #24
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	46c0      	nop			@ (mov r8, r8)
 80055c0:	ffffefff 	.word	0xffffefff
 80055c4:	fffffcff 	.word	0xfffffcff
 80055c8:	ffff0fff 	.word	0xffff0fff
 80055cc:	ffff5fff 	.word	0xffff5fff

080055d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
 80055dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	4a09      	ldr	r2, [pc, #36]	@ (800560c <TIM_ETR_SetConfig+0x3c>)
 80055e8:	4013      	ands	r3, r2
 80055ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	021a      	lsls	r2, r3, #8
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	431a      	orrs	r2, r3
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	697a      	ldr	r2, [r7, #20]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	609a      	str	r2, [r3, #8]
}
 8005604:	46c0      	nop			@ (mov r8, r8)
 8005606:	46bd      	mov	sp, r7
 8005608:	b006      	add	sp, #24
 800560a:	bd80      	pop	{r7, pc}
 800560c:	ffff00ff 	.word	0xffff00ff

08005610 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	221f      	movs	r2, #31
 8005620:	4013      	ands	r3, r2
 8005622:	2201      	movs	r2, #1
 8005624:	409a      	lsls	r2, r3
 8005626:	0013      	movs	r3, r2
 8005628:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	43d2      	mvns	r2, r2
 8005632:	401a      	ands	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6a1a      	ldr	r2, [r3, #32]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	211f      	movs	r1, #31
 8005640:	400b      	ands	r3, r1
 8005642:	6879      	ldr	r1, [r7, #4]
 8005644:	4099      	lsls	r1, r3
 8005646:	000b      	movs	r3, r1
 8005648:	431a      	orrs	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	621a      	str	r2, [r3, #32]
}
 800564e:	46c0      	nop			@ (mov r8, r8)
 8005650:	46bd      	mov	sp, r7
 8005652:	b006      	add	sp, #24
 8005654:	bd80      	pop	{r7, pc}
	...

08005658 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	223c      	movs	r2, #60	@ 0x3c
 8005666:	5c9b      	ldrb	r3, [r3, r2]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d101      	bne.n	8005670 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800566c:	2302      	movs	r3, #2
 800566e:	e047      	b.n	8005700 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	223c      	movs	r2, #60	@ 0x3c
 8005674:	2101      	movs	r1, #1
 8005676:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	223d      	movs	r2, #61	@ 0x3d
 800567c:	2102      	movs	r1, #2
 800567e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2270      	movs	r2, #112	@ 0x70
 8005694:	4393      	bics	r3, r2
 8005696:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4313      	orrs	r3, r2
 80056a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a16      	ldr	r2, [pc, #88]	@ (8005708 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d00f      	beq.n	80056d4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	2380      	movs	r3, #128	@ 0x80
 80056ba:	05db      	lsls	r3, r3, #23
 80056bc:	429a      	cmp	r2, r3
 80056be:	d009      	beq.n	80056d4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a11      	ldr	r2, [pc, #68]	@ (800570c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d004      	beq.n	80056d4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a10      	ldr	r2, [pc, #64]	@ (8005710 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d10c      	bne.n	80056ee <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	2280      	movs	r2, #128	@ 0x80
 80056d8:	4393      	bics	r3, r2
 80056da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	223d      	movs	r2, #61	@ 0x3d
 80056f2:	2101      	movs	r1, #1
 80056f4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	223c      	movs	r2, #60	@ 0x3c
 80056fa:	2100      	movs	r1, #0
 80056fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	0018      	movs	r0, r3
 8005702:	46bd      	mov	sp, r7
 8005704:	b004      	add	sp, #16
 8005706:	bd80      	pop	{r7, pc}
 8005708:	40012c00 	.word	0x40012c00
 800570c:	40000400 	.word	0x40000400
 8005710:	40014000 	.word	0x40014000

08005714 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e044      	b.n	80057b0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800572a:	2b00      	cmp	r3, #0
 800572c:	d107      	bne.n	800573e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2278      	movs	r2, #120	@ 0x78
 8005732:	2100      	movs	r1, #0
 8005734:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	0018      	movs	r0, r3
 800573a:	f7fd fb29 	bl	8002d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2224      	movs	r2, #36	@ 0x24
 8005742:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2101      	movs	r1, #1
 8005750:	438a      	bics	r2, r1
 8005752:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005758:	2b00      	cmp	r3, #0
 800575a:	d003      	beq.n	8005764 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	0018      	movs	r0, r3
 8005760:	f000 f9dc 	bl	8005b1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	0018      	movs	r0, r3
 8005768:	f000 f898 	bl	800589c <UART_SetConfig>
 800576c:	0003      	movs	r3, r0
 800576e:	2b01      	cmp	r3, #1
 8005770:	d101      	bne.n	8005776 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e01c      	b.n	80057b0 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	490d      	ldr	r1, [pc, #52]	@ (80057b8 <HAL_UART_Init+0xa4>)
 8005782:	400a      	ands	r2, r1
 8005784:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	212a      	movs	r1, #42	@ 0x2a
 8005792:	438a      	bics	r2, r1
 8005794:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2101      	movs	r1, #1
 80057a2:	430a      	orrs	r2, r1
 80057a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	0018      	movs	r0, r3
 80057aa:	f000 fa6b 	bl	8005c84 <UART_CheckIdleState>
 80057ae:	0003      	movs	r3, r0
}
 80057b0:	0018      	movs	r0, r3
 80057b2:	46bd      	mov	sp, r7
 80057b4:	b002      	add	sp, #8
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	ffffb7ff 	.word	0xffffb7ff

080057bc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b088      	sub	sp, #32
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	1dbb      	adds	r3, r7, #6
 80057c8:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057ce:	2b20      	cmp	r3, #32
 80057d0:	d15b      	bne.n	800588a <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d003      	beq.n	80057e0 <HAL_UART_Transmit_IT+0x24>
 80057d8:	1dbb      	adds	r3, r7, #6
 80057da:	881b      	ldrh	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d101      	bne.n	80057e4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e053      	b.n	800588c <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	2380      	movs	r3, #128	@ 0x80
 80057ea:	015b      	lsls	r3, r3, #5
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d109      	bne.n	8005804 <HAL_UART_Transmit_IT+0x48>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d105      	bne.n	8005804 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	2201      	movs	r2, #1
 80057fc:	4013      	ands	r3, r2
 80057fe:	d001      	beq.n	8005804 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e043      	b.n	800588c <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	68ba      	ldr	r2, [r7, #8]
 8005808:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	1dba      	adds	r2, r7, #6
 800580e:	2150      	movs	r1, #80	@ 0x50
 8005810:	8812      	ldrh	r2, [r2, #0]
 8005812:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	1dba      	adds	r2, r7, #6
 8005818:	2152      	movs	r1, #82	@ 0x52
 800581a:	8812      	ldrh	r2, [r2, #0]
 800581c:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2284      	movs	r2, #132	@ 0x84
 8005828:	2100      	movs	r1, #0
 800582a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2221      	movs	r2, #33	@ 0x21
 8005830:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	689a      	ldr	r2, [r3, #8]
 8005836:	2380      	movs	r3, #128	@ 0x80
 8005838:	015b      	lsls	r3, r3, #5
 800583a:	429a      	cmp	r2, r3
 800583c:	d107      	bne.n	800584e <HAL_UART_Transmit_IT+0x92>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d103      	bne.n	800584e <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	4a12      	ldr	r2, [pc, #72]	@ (8005894 <HAL_UART_Transmit_IT+0xd8>)
 800584a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800584c:	e002      	b.n	8005854 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	4a11      	ldr	r2, [pc, #68]	@ (8005898 <HAL_UART_Transmit_IT+0xdc>)
 8005852:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005854:	f3ef 8310 	mrs	r3, PRIMASK
 8005858:	613b      	str	r3, [r7, #16]
  return(result);
 800585a:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800585c:	61fb      	str	r3, [r7, #28]
 800585e:	2301      	movs	r3, #1
 8005860:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	f383 8810 	msr	PRIMASK, r3
}
 8005868:	46c0      	nop			@ (mov r8, r8)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2180      	movs	r1, #128	@ 0x80
 8005876:	430a      	orrs	r2, r1
 8005878:	601a      	str	r2, [r3, #0]
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	f383 8810 	msr	PRIMASK, r3
}
 8005884:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8005886:	2300      	movs	r3, #0
 8005888:	e000      	b.n	800588c <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 800588a:	2302      	movs	r3, #2
  }
}
 800588c:	0018      	movs	r0, r3
 800588e:	46bd      	mov	sp, r7
 8005890:	b008      	add	sp, #32
 8005892:	bd80      	pop	{r7, pc}
 8005894:	0800602f 	.word	0x0800602f
 8005898:	08005f7d 	.word	0x08005f7d

0800589c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b088      	sub	sp, #32
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058a4:	231e      	movs	r3, #30
 80058a6:	18fb      	adds	r3, r7, r3
 80058a8:	2200      	movs	r2, #0
 80058aa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689a      	ldr	r2, [r3, #8]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	691b      	ldr	r3, [r3, #16]
 80058b4:	431a      	orrs	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	431a      	orrs	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	69db      	ldr	r3, [r3, #28]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a8d      	ldr	r2, [pc, #564]	@ (8005b00 <UART_SetConfig+0x264>)
 80058cc:	4013      	ands	r3, r2
 80058ce:	0019      	movs	r1, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	430a      	orrs	r2, r1
 80058d8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	4a88      	ldr	r2, [pc, #544]	@ (8005b04 <UART_SetConfig+0x268>)
 80058e2:	4013      	ands	r3, r2
 80058e4:	0019      	movs	r1, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68da      	ldr	r2, [r3, #12]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	430a      	orrs	r2, r1
 80058f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a1b      	ldr	r3, [r3, #32]
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	4313      	orrs	r3, r2
 8005900:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	4a7f      	ldr	r2, [pc, #508]	@ (8005b08 <UART_SetConfig+0x26c>)
 800590a:	4013      	ands	r3, r2
 800590c:	0019      	movs	r1, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	430a      	orrs	r2, r1
 8005916:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a7b      	ldr	r2, [pc, #492]	@ (8005b0c <UART_SetConfig+0x270>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d127      	bne.n	8005972 <UART_SetConfig+0xd6>
 8005922:	4b7b      	ldr	r3, [pc, #492]	@ (8005b10 <UART_SetConfig+0x274>)
 8005924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005926:	2203      	movs	r2, #3
 8005928:	4013      	ands	r3, r2
 800592a:	2b03      	cmp	r3, #3
 800592c:	d00d      	beq.n	800594a <UART_SetConfig+0xae>
 800592e:	d81b      	bhi.n	8005968 <UART_SetConfig+0xcc>
 8005930:	2b02      	cmp	r3, #2
 8005932:	d014      	beq.n	800595e <UART_SetConfig+0xc2>
 8005934:	d818      	bhi.n	8005968 <UART_SetConfig+0xcc>
 8005936:	2b00      	cmp	r3, #0
 8005938:	d002      	beq.n	8005940 <UART_SetConfig+0xa4>
 800593a:	2b01      	cmp	r3, #1
 800593c:	d00a      	beq.n	8005954 <UART_SetConfig+0xb8>
 800593e:	e013      	b.n	8005968 <UART_SetConfig+0xcc>
 8005940:	231f      	movs	r3, #31
 8005942:	18fb      	adds	r3, r7, r3
 8005944:	2200      	movs	r2, #0
 8005946:	701a      	strb	r2, [r3, #0]
 8005948:	e021      	b.n	800598e <UART_SetConfig+0xf2>
 800594a:	231f      	movs	r3, #31
 800594c:	18fb      	adds	r3, r7, r3
 800594e:	2202      	movs	r2, #2
 8005950:	701a      	strb	r2, [r3, #0]
 8005952:	e01c      	b.n	800598e <UART_SetConfig+0xf2>
 8005954:	231f      	movs	r3, #31
 8005956:	18fb      	adds	r3, r7, r3
 8005958:	2204      	movs	r2, #4
 800595a:	701a      	strb	r2, [r3, #0]
 800595c:	e017      	b.n	800598e <UART_SetConfig+0xf2>
 800595e:	231f      	movs	r3, #31
 8005960:	18fb      	adds	r3, r7, r3
 8005962:	2208      	movs	r2, #8
 8005964:	701a      	strb	r2, [r3, #0]
 8005966:	e012      	b.n	800598e <UART_SetConfig+0xf2>
 8005968:	231f      	movs	r3, #31
 800596a:	18fb      	adds	r3, r7, r3
 800596c:	2210      	movs	r2, #16
 800596e:	701a      	strb	r2, [r3, #0]
 8005970:	e00d      	b.n	800598e <UART_SetConfig+0xf2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a67      	ldr	r2, [pc, #412]	@ (8005b14 <UART_SetConfig+0x278>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d104      	bne.n	8005986 <UART_SetConfig+0xea>
 800597c:	231f      	movs	r3, #31
 800597e:	18fb      	adds	r3, r7, r3
 8005980:	2200      	movs	r2, #0
 8005982:	701a      	strb	r2, [r3, #0]
 8005984:	e003      	b.n	800598e <UART_SetConfig+0xf2>
 8005986:	231f      	movs	r3, #31
 8005988:	18fb      	adds	r3, r7, r3
 800598a:	2210      	movs	r2, #16
 800598c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	69da      	ldr	r2, [r3, #28]
 8005992:	2380      	movs	r3, #128	@ 0x80
 8005994:	021b      	lsls	r3, r3, #8
 8005996:	429a      	cmp	r2, r3
 8005998:	d15c      	bne.n	8005a54 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800599a:	231f      	movs	r3, #31
 800599c:	18fb      	adds	r3, r7, r3
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	2b08      	cmp	r3, #8
 80059a2:	d015      	beq.n	80059d0 <UART_SetConfig+0x134>
 80059a4:	dc18      	bgt.n	80059d8 <UART_SetConfig+0x13c>
 80059a6:	2b04      	cmp	r3, #4
 80059a8:	d00d      	beq.n	80059c6 <UART_SetConfig+0x12a>
 80059aa:	dc15      	bgt.n	80059d8 <UART_SetConfig+0x13c>
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d002      	beq.n	80059b6 <UART_SetConfig+0x11a>
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d005      	beq.n	80059c0 <UART_SetConfig+0x124>
 80059b4:	e010      	b.n	80059d8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059b6:	f7fe ffed 	bl	8004994 <HAL_RCC_GetPCLK1Freq>
 80059ba:	0003      	movs	r3, r0
 80059bc:	61bb      	str	r3, [r7, #24]
        break;
 80059be:	e012      	b.n	80059e6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059c0:	4b55      	ldr	r3, [pc, #340]	@ (8005b18 <UART_SetConfig+0x27c>)
 80059c2:	61bb      	str	r3, [r7, #24]
        break;
 80059c4:	e00f      	b.n	80059e6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059c6:	f7fe ff85 	bl	80048d4 <HAL_RCC_GetSysClockFreq>
 80059ca:	0003      	movs	r3, r0
 80059cc:	61bb      	str	r3, [r7, #24]
        break;
 80059ce:	e00a      	b.n	80059e6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059d0:	2380      	movs	r3, #128	@ 0x80
 80059d2:	021b      	lsls	r3, r3, #8
 80059d4:	61bb      	str	r3, [r7, #24]
        break;
 80059d6:	e006      	b.n	80059e6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80059d8:	2300      	movs	r3, #0
 80059da:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059dc:	231e      	movs	r3, #30
 80059de:	18fb      	adds	r3, r7, r3
 80059e0:	2201      	movs	r2, #1
 80059e2:	701a      	strb	r2, [r3, #0]
        break;
 80059e4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d100      	bne.n	80059ee <UART_SetConfig+0x152>
 80059ec:	e07a      	b.n	8005ae4 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	005a      	lsls	r2, r3, #1
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	085b      	lsrs	r3, r3, #1
 80059f8:	18d2      	adds	r2, r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	0019      	movs	r1, r3
 8005a00:	0010      	movs	r0, r2
 8005a02:	f7fa fb93 	bl	800012c <__udivsi3>
 8005a06:	0003      	movs	r3, r0
 8005a08:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	2b0f      	cmp	r3, #15
 8005a0e:	d91c      	bls.n	8005a4a <UART_SetConfig+0x1ae>
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	2380      	movs	r3, #128	@ 0x80
 8005a14:	025b      	lsls	r3, r3, #9
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d217      	bcs.n	8005a4a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	200e      	movs	r0, #14
 8005a20:	183b      	adds	r3, r7, r0
 8005a22:	210f      	movs	r1, #15
 8005a24:	438a      	bics	r2, r1
 8005a26:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	085b      	lsrs	r3, r3, #1
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	2207      	movs	r2, #7
 8005a30:	4013      	ands	r3, r2
 8005a32:	b299      	uxth	r1, r3
 8005a34:	183b      	adds	r3, r7, r0
 8005a36:	183a      	adds	r2, r7, r0
 8005a38:	8812      	ldrh	r2, [r2, #0]
 8005a3a:	430a      	orrs	r2, r1
 8005a3c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	183a      	adds	r2, r7, r0
 8005a44:	8812      	ldrh	r2, [r2, #0]
 8005a46:	60da      	str	r2, [r3, #12]
 8005a48:	e04c      	b.n	8005ae4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8005a4a:	231e      	movs	r3, #30
 8005a4c:	18fb      	adds	r3, r7, r3
 8005a4e:	2201      	movs	r2, #1
 8005a50:	701a      	strb	r2, [r3, #0]
 8005a52:	e047      	b.n	8005ae4 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a54:	231f      	movs	r3, #31
 8005a56:	18fb      	adds	r3, r7, r3
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	2b08      	cmp	r3, #8
 8005a5c:	d015      	beq.n	8005a8a <UART_SetConfig+0x1ee>
 8005a5e:	dc18      	bgt.n	8005a92 <UART_SetConfig+0x1f6>
 8005a60:	2b04      	cmp	r3, #4
 8005a62:	d00d      	beq.n	8005a80 <UART_SetConfig+0x1e4>
 8005a64:	dc15      	bgt.n	8005a92 <UART_SetConfig+0x1f6>
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d002      	beq.n	8005a70 <UART_SetConfig+0x1d4>
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d005      	beq.n	8005a7a <UART_SetConfig+0x1de>
 8005a6e:	e010      	b.n	8005a92 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a70:	f7fe ff90 	bl	8004994 <HAL_RCC_GetPCLK1Freq>
 8005a74:	0003      	movs	r3, r0
 8005a76:	61bb      	str	r3, [r7, #24]
        break;
 8005a78:	e012      	b.n	8005aa0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a7a:	4b27      	ldr	r3, [pc, #156]	@ (8005b18 <UART_SetConfig+0x27c>)
 8005a7c:	61bb      	str	r3, [r7, #24]
        break;
 8005a7e:	e00f      	b.n	8005aa0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a80:	f7fe ff28 	bl	80048d4 <HAL_RCC_GetSysClockFreq>
 8005a84:	0003      	movs	r3, r0
 8005a86:	61bb      	str	r3, [r7, #24]
        break;
 8005a88:	e00a      	b.n	8005aa0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a8a:	2380      	movs	r3, #128	@ 0x80
 8005a8c:	021b      	lsls	r3, r3, #8
 8005a8e:	61bb      	str	r3, [r7, #24]
        break;
 8005a90:	e006      	b.n	8005aa0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005a96:	231e      	movs	r3, #30
 8005a98:	18fb      	adds	r3, r7, r3
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	701a      	strb	r2, [r3, #0]
        break;
 8005a9e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d01e      	beq.n	8005ae4 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	085a      	lsrs	r2, r3, #1
 8005aac:	69bb      	ldr	r3, [r7, #24]
 8005aae:	18d2      	adds	r2, r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	0019      	movs	r1, r3
 8005ab6:	0010      	movs	r0, r2
 8005ab8:	f7fa fb38 	bl	800012c <__udivsi3>
 8005abc:	0003      	movs	r3, r0
 8005abe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	2b0f      	cmp	r3, #15
 8005ac4:	d90a      	bls.n	8005adc <UART_SetConfig+0x240>
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	2380      	movs	r3, #128	@ 0x80
 8005aca:	025b      	lsls	r3, r3, #9
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d205      	bcs.n	8005adc <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	60da      	str	r2, [r3, #12]
 8005ada:	e003      	b.n	8005ae4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8005adc:	231e      	movs	r3, #30
 8005ade:	18fb      	adds	r3, r7, r3
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005af0:	231e      	movs	r3, #30
 8005af2:	18fb      	adds	r3, r7, r3
 8005af4:	781b      	ldrb	r3, [r3, #0]
}
 8005af6:	0018      	movs	r0, r3
 8005af8:	46bd      	mov	sp, r7
 8005afa:	b008      	add	sp, #32
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	46c0      	nop			@ (mov r8, r8)
 8005b00:	ffff69f3 	.word	0xffff69f3
 8005b04:	ffffcfff 	.word	0xffffcfff
 8005b08:	fffff4ff 	.word	0xfffff4ff
 8005b0c:	40013800 	.word	0x40013800
 8005b10:	40021000 	.word	0x40021000
 8005b14:	40004400 	.word	0x40004400
 8005b18:	007a1200 	.word	0x007a1200

08005b1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b082      	sub	sp, #8
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	2208      	movs	r2, #8
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	d00b      	beq.n	8005b46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	4a4a      	ldr	r2, [pc, #296]	@ (8005c60 <UART_AdvFeatureConfig+0x144>)
 8005b36:	4013      	ands	r3, r2
 8005b38:	0019      	movs	r1, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	d00b      	beq.n	8005b68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	4a43      	ldr	r2, [pc, #268]	@ (8005c64 <UART_AdvFeatureConfig+0x148>)
 8005b58:	4013      	ands	r3, r2
 8005b5a:	0019      	movs	r1, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	430a      	orrs	r2, r1
 8005b66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6c:	2202      	movs	r2, #2
 8005b6e:	4013      	ands	r3, r2
 8005b70:	d00b      	beq.n	8005b8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	4a3b      	ldr	r2, [pc, #236]	@ (8005c68 <UART_AdvFeatureConfig+0x14c>)
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	0019      	movs	r1, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8e:	2204      	movs	r2, #4
 8005b90:	4013      	ands	r3, r2
 8005b92:	d00b      	beq.n	8005bac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	4a34      	ldr	r2, [pc, #208]	@ (8005c6c <UART_AdvFeatureConfig+0x150>)
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	0019      	movs	r1, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	430a      	orrs	r2, r1
 8005baa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb0:	2210      	movs	r2, #16
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	d00b      	beq.n	8005bce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	4a2c      	ldr	r2, [pc, #176]	@ (8005c70 <UART_AdvFeatureConfig+0x154>)
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	0019      	movs	r1, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd2:	2220      	movs	r2, #32
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	d00b      	beq.n	8005bf0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	4a25      	ldr	r2, [pc, #148]	@ (8005c74 <UART_AdvFeatureConfig+0x158>)
 8005be0:	4013      	ands	r3, r2
 8005be2:	0019      	movs	r1, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	430a      	orrs	r2, r1
 8005bee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf4:	2240      	movs	r2, #64	@ 0x40
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d01d      	beq.n	8005c36 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	4a1d      	ldr	r2, [pc, #116]	@ (8005c78 <UART_AdvFeatureConfig+0x15c>)
 8005c02:	4013      	ands	r3, r2
 8005c04:	0019      	movs	r1, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	430a      	orrs	r2, r1
 8005c10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c16:	2380      	movs	r3, #128	@ 0x80
 8005c18:	035b      	lsls	r3, r3, #13
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d10b      	bne.n	8005c36 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	4a15      	ldr	r2, [pc, #84]	@ (8005c7c <UART_AdvFeatureConfig+0x160>)
 8005c26:	4013      	ands	r3, r2
 8005c28:	0019      	movs	r1, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	430a      	orrs	r2, r1
 8005c34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3a:	2280      	movs	r2, #128	@ 0x80
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	d00b      	beq.n	8005c58 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	4a0e      	ldr	r2, [pc, #56]	@ (8005c80 <UART_AdvFeatureConfig+0x164>)
 8005c48:	4013      	ands	r3, r2
 8005c4a:	0019      	movs	r1, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	430a      	orrs	r2, r1
 8005c56:	605a      	str	r2, [r3, #4]
  }
}
 8005c58:	46c0      	nop			@ (mov r8, r8)
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	b002      	add	sp, #8
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	ffff7fff 	.word	0xffff7fff
 8005c64:	fffdffff 	.word	0xfffdffff
 8005c68:	fffeffff 	.word	0xfffeffff
 8005c6c:	fffbffff 	.word	0xfffbffff
 8005c70:	ffffefff 	.word	0xffffefff
 8005c74:	ffffdfff 	.word	0xffffdfff
 8005c78:	ffefffff 	.word	0xffefffff
 8005c7c:	ff9fffff 	.word	0xff9fffff
 8005c80:	fff7ffff 	.word	0xfff7ffff

08005c84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b092      	sub	sp, #72	@ 0x48
 8005c88:	af02      	add	r7, sp, #8
 8005c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2284      	movs	r2, #132	@ 0x84
 8005c90:	2100      	movs	r1, #0
 8005c92:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c94:	f7fd f94e 	bl	8002f34 <HAL_GetTick>
 8005c98:	0003      	movs	r3, r0
 8005c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2208      	movs	r2, #8
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	2b08      	cmp	r3, #8
 8005ca8:	d12c      	bne.n	8005d04 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cac:	2280      	movs	r2, #128	@ 0x80
 8005cae:	0391      	lsls	r1, r2, #14
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	4a46      	ldr	r2, [pc, #280]	@ (8005dcc <UART_CheckIdleState+0x148>)
 8005cb4:	9200      	str	r2, [sp, #0]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f000 f88c 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005cbc:	1e03      	subs	r3, r0, #0
 8005cbe:	d021      	beq.n	8005d04 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cc0:	f3ef 8310 	mrs	r3, PRIMASK
 8005cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005cca:	2301      	movs	r3, #1
 8005ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd0:	f383 8810 	msr	PRIMASK, r3
}
 8005cd4:	46c0      	nop			@ (mov r8, r8)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2180      	movs	r1, #128	@ 0x80
 8005ce2:	438a      	bics	r2, r1
 8005ce4:	601a      	str	r2, [r3, #0]
 8005ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cec:	f383 8810 	msr	PRIMASK, r3
}
 8005cf0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2220      	movs	r2, #32
 8005cf6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2278      	movs	r2, #120	@ 0x78
 8005cfc:	2100      	movs	r1, #0
 8005cfe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e05f      	b.n	8005dc4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2204      	movs	r2, #4
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	2b04      	cmp	r3, #4
 8005d10:	d146      	bne.n	8005da0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d14:	2280      	movs	r2, #128	@ 0x80
 8005d16:	03d1      	lsls	r1, r2, #15
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	4a2c      	ldr	r2, [pc, #176]	@ (8005dcc <UART_CheckIdleState+0x148>)
 8005d1c:	9200      	str	r2, [sp, #0]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f000 f858 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005d24:	1e03      	subs	r3, r0, #0
 8005d26:	d03b      	beq.n	8005da0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d28:	f3ef 8310 	mrs	r3, PRIMASK
 8005d2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d32:	2301      	movs	r3, #1
 8005d34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	f383 8810 	msr	PRIMASK, r3
}
 8005d3c:	46c0      	nop			@ (mov r8, r8)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4921      	ldr	r1, [pc, #132]	@ (8005dd0 <UART_CheckIdleState+0x14c>)
 8005d4a:	400a      	ands	r2, r1
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f383 8810 	msr	PRIMASK, r3
}
 8005d58:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d5a:	f3ef 8310 	mrs	r3, PRIMASK
 8005d5e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005d60:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d62:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d64:	2301      	movs	r3, #1
 8005d66:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	f383 8810 	msr	PRIMASK, r3
}
 8005d6e:	46c0      	nop			@ (mov r8, r8)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2101      	movs	r1, #1
 8005d7c:	438a      	bics	r2, r1
 8005d7e:	609a      	str	r2, [r3, #8]
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d84:	6a3b      	ldr	r3, [r7, #32]
 8005d86:	f383 8810 	msr	PRIMASK, r3
}
 8005d8a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2280      	movs	r2, #128	@ 0x80
 8005d90:	2120      	movs	r1, #32
 8005d92:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2278      	movs	r2, #120	@ 0x78
 8005d98:	2100      	movs	r1, #0
 8005d9a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e011      	b.n	8005dc4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2220      	movs	r2, #32
 8005da4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2280      	movs	r2, #128	@ 0x80
 8005daa:	2120      	movs	r1, #32
 8005dac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2200      	movs	r2, #0
 8005db2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2278      	movs	r2, #120	@ 0x78
 8005dbe:	2100      	movs	r1, #0
 8005dc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	0018      	movs	r0, r3
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	b010      	add	sp, #64	@ 0x40
 8005dca:	bd80      	pop	{r7, pc}
 8005dcc:	01ffffff 	.word	0x01ffffff
 8005dd0:	fffffedf 	.word	0xfffffedf

08005dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	603b      	str	r3, [r7, #0]
 8005de0:	1dfb      	adds	r3, r7, #7
 8005de2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de4:	e051      	b.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	3301      	adds	r3, #1
 8005dea:	d04e      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dec:	f7fd f8a2 	bl	8002f34 <HAL_GetTick>
 8005df0:	0002      	movs	r2, r0
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	69ba      	ldr	r2, [r7, #24]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d302      	bcc.n	8005e02 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e051      	b.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2204      	movs	r2, #4
 8005e0e:	4013      	ands	r3, r2
 8005e10:	d03b      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b80      	cmp	r3, #128	@ 0x80
 8005e16:	d038      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	2b40      	cmp	r3, #64	@ 0x40
 8005e1c:	d035      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	69db      	ldr	r3, [r3, #28]
 8005e24:	2208      	movs	r2, #8
 8005e26:	4013      	ands	r3, r2
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d111      	bne.n	8005e50 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2208      	movs	r2, #8
 8005e32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	0018      	movs	r0, r3
 8005e38:	f000 f83c 	bl	8005eb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2284      	movs	r2, #132	@ 0x84
 8005e40:	2108      	movs	r1, #8
 8005e42:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2278      	movs	r2, #120	@ 0x78
 8005e48:	2100      	movs	r1, #0
 8005e4a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e02c      	b.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	69da      	ldr	r2, [r3, #28]
 8005e56:	2380      	movs	r3, #128	@ 0x80
 8005e58:	011b      	lsls	r3, r3, #4
 8005e5a:	401a      	ands	r2, r3
 8005e5c:	2380      	movs	r3, #128	@ 0x80
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d112      	bne.n	8005e8a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2280      	movs	r2, #128	@ 0x80
 8005e6a:	0112      	lsls	r2, r2, #4
 8005e6c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	0018      	movs	r0, r3
 8005e72:	f000 f81f 	bl	8005eb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2284      	movs	r2, #132	@ 0x84
 8005e7a:	2120      	movs	r1, #32
 8005e7c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2278      	movs	r2, #120	@ 0x78
 8005e82:	2100      	movs	r1, #0
 8005e84:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e00f      	b.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	68ba      	ldr	r2, [r7, #8]
 8005e92:	4013      	ands	r3, r2
 8005e94:	68ba      	ldr	r2, [r7, #8]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	425a      	negs	r2, r3
 8005e9a:	4153      	adcs	r3, r2
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	001a      	movs	r2, r3
 8005ea0:	1dfb      	adds	r3, r7, #7
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d09e      	beq.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	0018      	movs	r0, r3
 8005eac:	46bd      	mov	sp, r7
 8005eae:	b004      	add	sp, #16
 8005eb0:	bd80      	pop	{r7, pc}
	...

08005eb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b08e      	sub	sp, #56	@ 0x38
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8005ec0:	617b      	str	r3, [r7, #20]
  return(result);
 8005ec2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ec4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	f383 8810 	msr	PRIMASK, r3
}
 8005ed0:	46c0      	nop			@ (mov r8, r8)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4926      	ldr	r1, [pc, #152]	@ (8005f78 <UART_EndRxTransfer+0xc4>)
 8005ede:	400a      	ands	r2, r1
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	f383 8810 	msr	PRIMASK, r3
}
 8005eec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eee:	f3ef 8310 	mrs	r3, PRIMASK
 8005ef2:	623b      	str	r3, [r7, #32]
  return(result);
 8005ef4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ef6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ef8:	2301      	movs	r3, #1
 8005efa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efe:	f383 8810 	msr	PRIMASK, r3
}
 8005f02:	46c0      	nop			@ (mov r8, r8)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689a      	ldr	r2, [r3, #8]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2101      	movs	r1, #1
 8005f10:	438a      	bics	r2, r1
 8005f12:	609a      	str	r2, [r3, #8]
 8005f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f16:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f1a:	f383 8810 	msr	PRIMASK, r3
}
 8005f1e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d118      	bne.n	8005f5a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f28:	f3ef 8310 	mrs	r3, PRIMASK
 8005f2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f2e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f32:	2301      	movs	r3, #1
 8005f34:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	f383 8810 	msr	PRIMASK, r3
}
 8005f3c:	46c0      	nop			@ (mov r8, r8)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2110      	movs	r1, #16
 8005f4a:	438a      	bics	r2, r1
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	f383 8810 	msr	PRIMASK, r3
}
 8005f58:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2280      	movs	r2, #128	@ 0x80
 8005f5e:	2120      	movs	r1, #32
 8005f60:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005f6e:	46c0      	nop			@ (mov r8, r8)
 8005f70:	46bd      	mov	sp, r7
 8005f72:	b00e      	add	sp, #56	@ 0x38
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	46c0      	nop			@ (mov r8, r8)
 8005f78:	fffffedf 	.word	0xfffffedf

08005f7c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b08a      	sub	sp, #40	@ 0x28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f88:	2b21      	cmp	r3, #33	@ 0x21
 8005f8a:	d14c      	bne.n	8006026 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2252      	movs	r2, #82	@ 0x52
 8005f90:	5a9b      	ldrh	r3, [r3, r2]
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d132      	bne.n	8005ffe <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f98:	f3ef 8310 	mrs	r3, PRIMASK
 8005f9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f9e:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f383 8810 	msr	PRIMASK, r3
}
 8005fac:	46c0      	nop			@ (mov r8, r8)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2180      	movs	r1, #128	@ 0x80
 8005fba:	438a      	bics	r2, r1
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	f383 8810 	msr	PRIMASK, r3
}
 8005fc8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fca:	f3ef 8310 	mrs	r3, PRIMASK
 8005fce:	617b      	str	r3, [r7, #20]
  return(result);
 8005fd0:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fd2:	623b      	str	r3, [r7, #32]
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	f383 8810 	msr	PRIMASK, r3
}
 8005fde:	46c0      	nop			@ (mov r8, r8)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2140      	movs	r1, #64	@ 0x40
 8005fec:	430a      	orrs	r2, r1
 8005fee:	601a      	str	r2, [r3, #0]
 8005ff0:	6a3b      	ldr	r3, [r7, #32]
 8005ff2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	f383 8810 	msr	PRIMASK, r3
}
 8005ffa:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005ffc:	e013      	b.n	8006026 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006002:	781a      	ldrb	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800600e:	1c5a      	adds	r2, r3, #1
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2252      	movs	r2, #82	@ 0x52
 8006018:	5a9b      	ldrh	r3, [r3, r2]
 800601a:	b29b      	uxth	r3, r3
 800601c:	3b01      	subs	r3, #1
 800601e:	b299      	uxth	r1, r3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2252      	movs	r2, #82	@ 0x52
 8006024:	5299      	strh	r1, [r3, r2]
}
 8006026:	46c0      	nop			@ (mov r8, r8)
 8006028:	46bd      	mov	sp, r7
 800602a:	b00a      	add	sp, #40	@ 0x28
 800602c:	bd80      	pop	{r7, pc}

0800602e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b08c      	sub	sp, #48	@ 0x30
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800603a:	2b21      	cmp	r3, #33	@ 0x21
 800603c:	d151      	bne.n	80060e2 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2252      	movs	r2, #82	@ 0x52
 8006042:	5a9b      	ldrh	r3, [r3, r2]
 8006044:	b29b      	uxth	r3, r3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d132      	bne.n	80060b0 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800604a:	f3ef 8310 	mrs	r3, PRIMASK
 800604e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006050:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006052:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006054:	2301      	movs	r3, #1
 8006056:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f383 8810 	msr	PRIMASK, r3
}
 800605e:	46c0      	nop			@ (mov r8, r8)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2180      	movs	r1, #128	@ 0x80
 800606c:	438a      	bics	r2, r1
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006072:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f383 8810 	msr	PRIMASK, r3
}
 800607a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800607c:	f3ef 8310 	mrs	r3, PRIMASK
 8006080:	61bb      	str	r3, [r7, #24]
  return(result);
 8006082:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006084:	627b      	str	r3, [r7, #36]	@ 0x24
 8006086:	2301      	movs	r3, #1
 8006088:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	f383 8810 	msr	PRIMASK, r3
}
 8006090:	46c0      	nop			@ (mov r8, r8)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2140      	movs	r1, #64	@ 0x40
 800609e:	430a      	orrs	r2, r1
 80060a0:	601a      	str	r2, [r3, #0]
 80060a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060a6:	6a3b      	ldr	r3, [r7, #32]
 80060a8:	f383 8810 	msr	PRIMASK, r3
}
 80060ac:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80060ae:	e018      	b.n	80060e2 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80060b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b8:	881a      	ldrh	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	05d2      	lsls	r2, r2, #23
 80060c0:	0dd2      	lsrs	r2, r2, #23
 80060c2:	b292      	uxth	r2, r2
 80060c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ca:	1c9a      	adds	r2, r3, #2
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2252      	movs	r2, #82	@ 0x52
 80060d4:	5a9b      	ldrh	r3, [r3, r2]
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	3b01      	subs	r3, #1
 80060da:	b299      	uxth	r1, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2252      	movs	r2, #82	@ 0x52
 80060e0:	5299      	strh	r1, [r3, r2]
}
 80060e2:	46c0      	nop			@ (mov r8, r8)
 80060e4:	46bd      	mov	sp, r7
 80060e6:	b00c      	add	sp, #48	@ 0x30
 80060e8:	bd80      	pop	{r7, pc}
	...

080060ec <calloc>:
 80060ec:	b510      	push	{r4, lr}
 80060ee:	4b03      	ldr	r3, [pc, #12]	@ (80060fc <calloc+0x10>)
 80060f0:	000a      	movs	r2, r1
 80060f2:	0001      	movs	r1, r0
 80060f4:	6818      	ldr	r0, [r3, #0]
 80060f6:	f000 f803 	bl	8006100 <_calloc_r>
 80060fa:	bd10      	pop	{r4, pc}
 80060fc:	20000018 	.word	0x20000018

08006100 <_calloc_r>:
 8006100:	b570      	push	{r4, r5, r6, lr}
 8006102:	0c0b      	lsrs	r3, r1, #16
 8006104:	0c15      	lsrs	r5, r2, #16
 8006106:	2b00      	cmp	r3, #0
 8006108:	d11e      	bne.n	8006148 <_calloc_r+0x48>
 800610a:	2d00      	cmp	r5, #0
 800610c:	d10c      	bne.n	8006128 <_calloc_r+0x28>
 800610e:	b289      	uxth	r1, r1
 8006110:	b294      	uxth	r4, r2
 8006112:	434c      	muls	r4, r1
 8006114:	0021      	movs	r1, r4
 8006116:	f000 f843 	bl	80061a0 <_malloc_r>
 800611a:	1e05      	subs	r5, r0, #0
 800611c:	d01a      	beq.n	8006154 <_calloc_r+0x54>
 800611e:	0022      	movs	r2, r4
 8006120:	2100      	movs	r1, #0
 8006122:	f000 fa25 	bl	8006570 <memset>
 8006126:	e016      	b.n	8006156 <_calloc_r+0x56>
 8006128:	1c2b      	adds	r3, r5, #0
 800612a:	1c0c      	adds	r4, r1, #0
 800612c:	b289      	uxth	r1, r1
 800612e:	b292      	uxth	r2, r2
 8006130:	434a      	muls	r2, r1
 8006132:	b29b      	uxth	r3, r3
 8006134:	b2a1      	uxth	r1, r4
 8006136:	4359      	muls	r1, r3
 8006138:	0c14      	lsrs	r4, r2, #16
 800613a:	190c      	adds	r4, r1, r4
 800613c:	0c23      	lsrs	r3, r4, #16
 800613e:	d107      	bne.n	8006150 <_calloc_r+0x50>
 8006140:	0424      	lsls	r4, r4, #16
 8006142:	b292      	uxth	r2, r2
 8006144:	4314      	orrs	r4, r2
 8006146:	e7e5      	b.n	8006114 <_calloc_r+0x14>
 8006148:	2d00      	cmp	r5, #0
 800614a:	d101      	bne.n	8006150 <_calloc_r+0x50>
 800614c:	1c14      	adds	r4, r2, #0
 800614e:	e7ed      	b.n	800612c <_calloc_r+0x2c>
 8006150:	230c      	movs	r3, #12
 8006152:	6003      	str	r3, [r0, #0]
 8006154:	2500      	movs	r5, #0
 8006156:	0028      	movs	r0, r5
 8006158:	bd70      	pop	{r4, r5, r6, pc}
	...

0800615c <sbrk_aligned>:
 800615c:	b570      	push	{r4, r5, r6, lr}
 800615e:	4e0f      	ldr	r6, [pc, #60]	@ (800619c <sbrk_aligned+0x40>)
 8006160:	000d      	movs	r5, r1
 8006162:	6831      	ldr	r1, [r6, #0]
 8006164:	0004      	movs	r4, r0
 8006166:	2900      	cmp	r1, #0
 8006168:	d102      	bne.n	8006170 <sbrk_aligned+0x14>
 800616a:	f000 fa43 	bl	80065f4 <_sbrk_r>
 800616e:	6030      	str	r0, [r6, #0]
 8006170:	0029      	movs	r1, r5
 8006172:	0020      	movs	r0, r4
 8006174:	f000 fa3e 	bl	80065f4 <_sbrk_r>
 8006178:	1c43      	adds	r3, r0, #1
 800617a:	d103      	bne.n	8006184 <sbrk_aligned+0x28>
 800617c:	2501      	movs	r5, #1
 800617e:	426d      	negs	r5, r5
 8006180:	0028      	movs	r0, r5
 8006182:	bd70      	pop	{r4, r5, r6, pc}
 8006184:	2303      	movs	r3, #3
 8006186:	1cc5      	adds	r5, r0, #3
 8006188:	439d      	bics	r5, r3
 800618a:	42a8      	cmp	r0, r5
 800618c:	d0f8      	beq.n	8006180 <sbrk_aligned+0x24>
 800618e:	1a29      	subs	r1, r5, r0
 8006190:	0020      	movs	r0, r4
 8006192:	f000 fa2f 	bl	80065f4 <_sbrk_r>
 8006196:	3001      	adds	r0, #1
 8006198:	d1f2      	bne.n	8006180 <sbrk_aligned+0x24>
 800619a:	e7ef      	b.n	800617c <sbrk_aligned+0x20>
 800619c:	200001b4 	.word	0x200001b4

080061a0 <_malloc_r>:
 80061a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061a2:	2203      	movs	r2, #3
 80061a4:	1ccb      	adds	r3, r1, #3
 80061a6:	4393      	bics	r3, r2
 80061a8:	3308      	adds	r3, #8
 80061aa:	0005      	movs	r5, r0
 80061ac:	001f      	movs	r7, r3
 80061ae:	2b0c      	cmp	r3, #12
 80061b0:	d234      	bcs.n	800621c <_malloc_r+0x7c>
 80061b2:	270c      	movs	r7, #12
 80061b4:	42b9      	cmp	r1, r7
 80061b6:	d833      	bhi.n	8006220 <_malloc_r+0x80>
 80061b8:	0028      	movs	r0, r5
 80061ba:	f000 f871 	bl	80062a0 <__malloc_lock>
 80061be:	4e37      	ldr	r6, [pc, #220]	@ (800629c <_malloc_r+0xfc>)
 80061c0:	6833      	ldr	r3, [r6, #0]
 80061c2:	001c      	movs	r4, r3
 80061c4:	2c00      	cmp	r4, #0
 80061c6:	d12f      	bne.n	8006228 <_malloc_r+0x88>
 80061c8:	0039      	movs	r1, r7
 80061ca:	0028      	movs	r0, r5
 80061cc:	f7ff ffc6 	bl	800615c <sbrk_aligned>
 80061d0:	0004      	movs	r4, r0
 80061d2:	1c43      	adds	r3, r0, #1
 80061d4:	d15f      	bne.n	8006296 <_malloc_r+0xf6>
 80061d6:	6834      	ldr	r4, [r6, #0]
 80061d8:	9400      	str	r4, [sp, #0]
 80061da:	9b00      	ldr	r3, [sp, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d14a      	bne.n	8006276 <_malloc_r+0xd6>
 80061e0:	2c00      	cmp	r4, #0
 80061e2:	d052      	beq.n	800628a <_malloc_r+0xea>
 80061e4:	6823      	ldr	r3, [r4, #0]
 80061e6:	0028      	movs	r0, r5
 80061e8:	18e3      	adds	r3, r4, r3
 80061ea:	9900      	ldr	r1, [sp, #0]
 80061ec:	9301      	str	r3, [sp, #4]
 80061ee:	f000 fa01 	bl	80065f4 <_sbrk_r>
 80061f2:	9b01      	ldr	r3, [sp, #4]
 80061f4:	4283      	cmp	r3, r0
 80061f6:	d148      	bne.n	800628a <_malloc_r+0xea>
 80061f8:	6823      	ldr	r3, [r4, #0]
 80061fa:	0028      	movs	r0, r5
 80061fc:	1aff      	subs	r7, r7, r3
 80061fe:	0039      	movs	r1, r7
 8006200:	f7ff ffac 	bl	800615c <sbrk_aligned>
 8006204:	3001      	adds	r0, #1
 8006206:	d040      	beq.n	800628a <_malloc_r+0xea>
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	19db      	adds	r3, r3, r7
 800620c:	6023      	str	r3, [r4, #0]
 800620e:	6833      	ldr	r3, [r6, #0]
 8006210:	685a      	ldr	r2, [r3, #4]
 8006212:	2a00      	cmp	r2, #0
 8006214:	d133      	bne.n	800627e <_malloc_r+0xde>
 8006216:	9b00      	ldr	r3, [sp, #0]
 8006218:	6033      	str	r3, [r6, #0]
 800621a:	e019      	b.n	8006250 <_malloc_r+0xb0>
 800621c:	2b00      	cmp	r3, #0
 800621e:	dac9      	bge.n	80061b4 <_malloc_r+0x14>
 8006220:	230c      	movs	r3, #12
 8006222:	602b      	str	r3, [r5, #0]
 8006224:	2000      	movs	r0, #0
 8006226:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006228:	6821      	ldr	r1, [r4, #0]
 800622a:	1bc9      	subs	r1, r1, r7
 800622c:	d420      	bmi.n	8006270 <_malloc_r+0xd0>
 800622e:	290b      	cmp	r1, #11
 8006230:	d90a      	bls.n	8006248 <_malloc_r+0xa8>
 8006232:	19e2      	adds	r2, r4, r7
 8006234:	6027      	str	r7, [r4, #0]
 8006236:	42a3      	cmp	r3, r4
 8006238:	d104      	bne.n	8006244 <_malloc_r+0xa4>
 800623a:	6032      	str	r2, [r6, #0]
 800623c:	6863      	ldr	r3, [r4, #4]
 800623e:	6011      	str	r1, [r2, #0]
 8006240:	6053      	str	r3, [r2, #4]
 8006242:	e005      	b.n	8006250 <_malloc_r+0xb0>
 8006244:	605a      	str	r2, [r3, #4]
 8006246:	e7f9      	b.n	800623c <_malloc_r+0x9c>
 8006248:	6862      	ldr	r2, [r4, #4]
 800624a:	42a3      	cmp	r3, r4
 800624c:	d10e      	bne.n	800626c <_malloc_r+0xcc>
 800624e:	6032      	str	r2, [r6, #0]
 8006250:	0028      	movs	r0, r5
 8006252:	f000 f82d 	bl	80062b0 <__malloc_unlock>
 8006256:	0020      	movs	r0, r4
 8006258:	2207      	movs	r2, #7
 800625a:	300b      	adds	r0, #11
 800625c:	1d23      	adds	r3, r4, #4
 800625e:	4390      	bics	r0, r2
 8006260:	1ac2      	subs	r2, r0, r3
 8006262:	4298      	cmp	r0, r3
 8006264:	d0df      	beq.n	8006226 <_malloc_r+0x86>
 8006266:	1a1b      	subs	r3, r3, r0
 8006268:	50a3      	str	r3, [r4, r2]
 800626a:	e7dc      	b.n	8006226 <_malloc_r+0x86>
 800626c:	605a      	str	r2, [r3, #4]
 800626e:	e7ef      	b.n	8006250 <_malloc_r+0xb0>
 8006270:	0023      	movs	r3, r4
 8006272:	6864      	ldr	r4, [r4, #4]
 8006274:	e7a6      	b.n	80061c4 <_malloc_r+0x24>
 8006276:	9c00      	ldr	r4, [sp, #0]
 8006278:	6863      	ldr	r3, [r4, #4]
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	e7ad      	b.n	80061da <_malloc_r+0x3a>
 800627e:	001a      	movs	r2, r3
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	42a3      	cmp	r3, r4
 8006284:	d1fb      	bne.n	800627e <_malloc_r+0xde>
 8006286:	2300      	movs	r3, #0
 8006288:	e7da      	b.n	8006240 <_malloc_r+0xa0>
 800628a:	230c      	movs	r3, #12
 800628c:	0028      	movs	r0, r5
 800628e:	602b      	str	r3, [r5, #0]
 8006290:	f000 f80e 	bl	80062b0 <__malloc_unlock>
 8006294:	e7c6      	b.n	8006224 <_malloc_r+0x84>
 8006296:	6007      	str	r7, [r0, #0]
 8006298:	e7da      	b.n	8006250 <_malloc_r+0xb0>
 800629a:	46c0      	nop			@ (mov r8, r8)
 800629c:	200001b8 	.word	0x200001b8

080062a0 <__malloc_lock>:
 80062a0:	b510      	push	{r4, lr}
 80062a2:	4802      	ldr	r0, [pc, #8]	@ (80062ac <__malloc_lock+0xc>)
 80062a4:	f000 f9f7 	bl	8006696 <__retarget_lock_acquire_recursive>
 80062a8:	bd10      	pop	{r4, pc}
 80062aa:	46c0      	nop			@ (mov r8, r8)
 80062ac:	200002fc 	.word	0x200002fc

080062b0 <__malloc_unlock>:
 80062b0:	b510      	push	{r4, lr}
 80062b2:	4802      	ldr	r0, [pc, #8]	@ (80062bc <__malloc_unlock+0xc>)
 80062b4:	f000 f9f0 	bl	8006698 <__retarget_lock_release_recursive>
 80062b8:	bd10      	pop	{r4, pc}
 80062ba:	46c0      	nop			@ (mov r8, r8)
 80062bc:	200002fc 	.word	0x200002fc

080062c0 <std>:
 80062c0:	2300      	movs	r3, #0
 80062c2:	b510      	push	{r4, lr}
 80062c4:	0004      	movs	r4, r0
 80062c6:	6003      	str	r3, [r0, #0]
 80062c8:	6043      	str	r3, [r0, #4]
 80062ca:	6083      	str	r3, [r0, #8]
 80062cc:	8181      	strh	r1, [r0, #12]
 80062ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80062d0:	81c2      	strh	r2, [r0, #14]
 80062d2:	6103      	str	r3, [r0, #16]
 80062d4:	6143      	str	r3, [r0, #20]
 80062d6:	6183      	str	r3, [r0, #24]
 80062d8:	0019      	movs	r1, r3
 80062da:	2208      	movs	r2, #8
 80062dc:	305c      	adds	r0, #92	@ 0x5c
 80062de:	f000 f947 	bl	8006570 <memset>
 80062e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006310 <std+0x50>)
 80062e4:	6224      	str	r4, [r4, #32]
 80062e6:	6263      	str	r3, [r4, #36]	@ 0x24
 80062e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006314 <std+0x54>)
 80062ea:	62a3      	str	r3, [r4, #40]	@ 0x28
 80062ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006318 <std+0x58>)
 80062ee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80062f0:	4b0a      	ldr	r3, [pc, #40]	@ (800631c <std+0x5c>)
 80062f2:	6323      	str	r3, [r4, #48]	@ 0x30
 80062f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006320 <std+0x60>)
 80062f6:	429c      	cmp	r4, r3
 80062f8:	d005      	beq.n	8006306 <std+0x46>
 80062fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006324 <std+0x64>)
 80062fc:	429c      	cmp	r4, r3
 80062fe:	d002      	beq.n	8006306 <std+0x46>
 8006300:	4b09      	ldr	r3, [pc, #36]	@ (8006328 <std+0x68>)
 8006302:	429c      	cmp	r4, r3
 8006304:	d103      	bne.n	800630e <std+0x4e>
 8006306:	0020      	movs	r0, r4
 8006308:	3058      	adds	r0, #88	@ 0x58
 800630a:	f000 f9c3 	bl	8006694 <__retarget_lock_init_recursive>
 800630e:	bd10      	pop	{r4, pc}
 8006310:	08006469 	.word	0x08006469
 8006314:	08006491 	.word	0x08006491
 8006318:	080064c9 	.word	0x080064c9
 800631c:	080064f5 	.word	0x080064f5
 8006320:	200001bc 	.word	0x200001bc
 8006324:	20000224 	.word	0x20000224
 8006328:	2000028c 	.word	0x2000028c

0800632c <stdio_exit_handler>:
 800632c:	b510      	push	{r4, lr}
 800632e:	4a03      	ldr	r2, [pc, #12]	@ (800633c <stdio_exit_handler+0x10>)
 8006330:	4903      	ldr	r1, [pc, #12]	@ (8006340 <stdio_exit_handler+0x14>)
 8006332:	4804      	ldr	r0, [pc, #16]	@ (8006344 <stdio_exit_handler+0x18>)
 8006334:	f000 f86c 	bl	8006410 <_fwalk_sglue>
 8006338:	bd10      	pop	{r4, pc}
 800633a:	46c0      	nop			@ (mov r8, r8)
 800633c:	2000000c 	.word	0x2000000c
 8006340:	0800707d 	.word	0x0800707d
 8006344:	2000001c 	.word	0x2000001c

08006348 <cleanup_stdio>:
 8006348:	6841      	ldr	r1, [r0, #4]
 800634a:	4b0b      	ldr	r3, [pc, #44]	@ (8006378 <cleanup_stdio+0x30>)
 800634c:	b510      	push	{r4, lr}
 800634e:	0004      	movs	r4, r0
 8006350:	4299      	cmp	r1, r3
 8006352:	d001      	beq.n	8006358 <cleanup_stdio+0x10>
 8006354:	f000 fe92 	bl	800707c <_fflush_r>
 8006358:	68a1      	ldr	r1, [r4, #8]
 800635a:	4b08      	ldr	r3, [pc, #32]	@ (800637c <cleanup_stdio+0x34>)
 800635c:	4299      	cmp	r1, r3
 800635e:	d002      	beq.n	8006366 <cleanup_stdio+0x1e>
 8006360:	0020      	movs	r0, r4
 8006362:	f000 fe8b 	bl	800707c <_fflush_r>
 8006366:	68e1      	ldr	r1, [r4, #12]
 8006368:	4b05      	ldr	r3, [pc, #20]	@ (8006380 <cleanup_stdio+0x38>)
 800636a:	4299      	cmp	r1, r3
 800636c:	d002      	beq.n	8006374 <cleanup_stdio+0x2c>
 800636e:	0020      	movs	r0, r4
 8006370:	f000 fe84 	bl	800707c <_fflush_r>
 8006374:	bd10      	pop	{r4, pc}
 8006376:	46c0      	nop			@ (mov r8, r8)
 8006378:	200001bc 	.word	0x200001bc
 800637c:	20000224 	.word	0x20000224
 8006380:	2000028c 	.word	0x2000028c

08006384 <global_stdio_init.part.0>:
 8006384:	b510      	push	{r4, lr}
 8006386:	4b09      	ldr	r3, [pc, #36]	@ (80063ac <global_stdio_init.part.0+0x28>)
 8006388:	4a09      	ldr	r2, [pc, #36]	@ (80063b0 <global_stdio_init.part.0+0x2c>)
 800638a:	2104      	movs	r1, #4
 800638c:	601a      	str	r2, [r3, #0]
 800638e:	4809      	ldr	r0, [pc, #36]	@ (80063b4 <global_stdio_init.part.0+0x30>)
 8006390:	2200      	movs	r2, #0
 8006392:	f7ff ff95 	bl	80062c0 <std>
 8006396:	2201      	movs	r2, #1
 8006398:	2109      	movs	r1, #9
 800639a:	4807      	ldr	r0, [pc, #28]	@ (80063b8 <global_stdio_init.part.0+0x34>)
 800639c:	f7ff ff90 	bl	80062c0 <std>
 80063a0:	2202      	movs	r2, #2
 80063a2:	2112      	movs	r1, #18
 80063a4:	4805      	ldr	r0, [pc, #20]	@ (80063bc <global_stdio_init.part.0+0x38>)
 80063a6:	f7ff ff8b 	bl	80062c0 <std>
 80063aa:	bd10      	pop	{r4, pc}
 80063ac:	200002f4 	.word	0x200002f4
 80063b0:	0800632d 	.word	0x0800632d
 80063b4:	200001bc 	.word	0x200001bc
 80063b8:	20000224 	.word	0x20000224
 80063bc:	2000028c 	.word	0x2000028c

080063c0 <__sfp_lock_acquire>:
 80063c0:	b510      	push	{r4, lr}
 80063c2:	4802      	ldr	r0, [pc, #8]	@ (80063cc <__sfp_lock_acquire+0xc>)
 80063c4:	f000 f967 	bl	8006696 <__retarget_lock_acquire_recursive>
 80063c8:	bd10      	pop	{r4, pc}
 80063ca:	46c0      	nop			@ (mov r8, r8)
 80063cc:	200002fd 	.word	0x200002fd

080063d0 <__sfp_lock_release>:
 80063d0:	b510      	push	{r4, lr}
 80063d2:	4802      	ldr	r0, [pc, #8]	@ (80063dc <__sfp_lock_release+0xc>)
 80063d4:	f000 f960 	bl	8006698 <__retarget_lock_release_recursive>
 80063d8:	bd10      	pop	{r4, pc}
 80063da:	46c0      	nop			@ (mov r8, r8)
 80063dc:	200002fd 	.word	0x200002fd

080063e0 <__sinit>:
 80063e0:	b510      	push	{r4, lr}
 80063e2:	0004      	movs	r4, r0
 80063e4:	f7ff ffec 	bl	80063c0 <__sfp_lock_acquire>
 80063e8:	6a23      	ldr	r3, [r4, #32]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d002      	beq.n	80063f4 <__sinit+0x14>
 80063ee:	f7ff ffef 	bl	80063d0 <__sfp_lock_release>
 80063f2:	bd10      	pop	{r4, pc}
 80063f4:	4b04      	ldr	r3, [pc, #16]	@ (8006408 <__sinit+0x28>)
 80063f6:	6223      	str	r3, [r4, #32]
 80063f8:	4b04      	ldr	r3, [pc, #16]	@ (800640c <__sinit+0x2c>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1f6      	bne.n	80063ee <__sinit+0xe>
 8006400:	f7ff ffc0 	bl	8006384 <global_stdio_init.part.0>
 8006404:	e7f3      	b.n	80063ee <__sinit+0xe>
 8006406:	46c0      	nop			@ (mov r8, r8)
 8006408:	08006349 	.word	0x08006349
 800640c:	200002f4 	.word	0x200002f4

08006410 <_fwalk_sglue>:
 8006410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006412:	0014      	movs	r4, r2
 8006414:	2600      	movs	r6, #0
 8006416:	9000      	str	r0, [sp, #0]
 8006418:	9101      	str	r1, [sp, #4]
 800641a:	68a5      	ldr	r5, [r4, #8]
 800641c:	6867      	ldr	r7, [r4, #4]
 800641e:	3f01      	subs	r7, #1
 8006420:	d504      	bpl.n	800642c <_fwalk_sglue+0x1c>
 8006422:	6824      	ldr	r4, [r4, #0]
 8006424:	2c00      	cmp	r4, #0
 8006426:	d1f8      	bne.n	800641a <_fwalk_sglue+0xa>
 8006428:	0030      	movs	r0, r6
 800642a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800642c:	89ab      	ldrh	r3, [r5, #12]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d908      	bls.n	8006444 <_fwalk_sglue+0x34>
 8006432:	220e      	movs	r2, #14
 8006434:	5eab      	ldrsh	r3, [r5, r2]
 8006436:	3301      	adds	r3, #1
 8006438:	d004      	beq.n	8006444 <_fwalk_sglue+0x34>
 800643a:	0029      	movs	r1, r5
 800643c:	9800      	ldr	r0, [sp, #0]
 800643e:	9b01      	ldr	r3, [sp, #4]
 8006440:	4798      	blx	r3
 8006442:	4306      	orrs	r6, r0
 8006444:	3568      	adds	r5, #104	@ 0x68
 8006446:	e7ea      	b.n	800641e <_fwalk_sglue+0xe>

08006448 <iprintf>:
 8006448:	b40f      	push	{r0, r1, r2, r3}
 800644a:	b507      	push	{r0, r1, r2, lr}
 800644c:	4905      	ldr	r1, [pc, #20]	@ (8006464 <iprintf+0x1c>)
 800644e:	ab04      	add	r3, sp, #16
 8006450:	6808      	ldr	r0, [r1, #0]
 8006452:	cb04      	ldmia	r3!, {r2}
 8006454:	6881      	ldr	r1, [r0, #8]
 8006456:	9301      	str	r3, [sp, #4]
 8006458:	f000 faf0 	bl	8006a3c <_vfiprintf_r>
 800645c:	b003      	add	sp, #12
 800645e:	bc08      	pop	{r3}
 8006460:	b004      	add	sp, #16
 8006462:	4718      	bx	r3
 8006464:	20000018 	.word	0x20000018

08006468 <__sread>:
 8006468:	b570      	push	{r4, r5, r6, lr}
 800646a:	000c      	movs	r4, r1
 800646c:	250e      	movs	r5, #14
 800646e:	5f49      	ldrsh	r1, [r1, r5]
 8006470:	f000 f8ac 	bl	80065cc <_read_r>
 8006474:	2800      	cmp	r0, #0
 8006476:	db03      	blt.n	8006480 <__sread+0x18>
 8006478:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800647a:	181b      	adds	r3, r3, r0
 800647c:	6563      	str	r3, [r4, #84]	@ 0x54
 800647e:	bd70      	pop	{r4, r5, r6, pc}
 8006480:	89a3      	ldrh	r3, [r4, #12]
 8006482:	4a02      	ldr	r2, [pc, #8]	@ (800648c <__sread+0x24>)
 8006484:	4013      	ands	r3, r2
 8006486:	81a3      	strh	r3, [r4, #12]
 8006488:	e7f9      	b.n	800647e <__sread+0x16>
 800648a:	46c0      	nop			@ (mov r8, r8)
 800648c:	ffffefff 	.word	0xffffefff

08006490 <__swrite>:
 8006490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006492:	001f      	movs	r7, r3
 8006494:	898b      	ldrh	r3, [r1, #12]
 8006496:	0005      	movs	r5, r0
 8006498:	000c      	movs	r4, r1
 800649a:	0016      	movs	r6, r2
 800649c:	05db      	lsls	r3, r3, #23
 800649e:	d505      	bpl.n	80064ac <__swrite+0x1c>
 80064a0:	230e      	movs	r3, #14
 80064a2:	5ec9      	ldrsh	r1, [r1, r3]
 80064a4:	2200      	movs	r2, #0
 80064a6:	2302      	movs	r3, #2
 80064a8:	f000 f87c 	bl	80065a4 <_lseek_r>
 80064ac:	89a3      	ldrh	r3, [r4, #12]
 80064ae:	4a05      	ldr	r2, [pc, #20]	@ (80064c4 <__swrite+0x34>)
 80064b0:	0028      	movs	r0, r5
 80064b2:	4013      	ands	r3, r2
 80064b4:	81a3      	strh	r3, [r4, #12]
 80064b6:	0032      	movs	r2, r6
 80064b8:	230e      	movs	r3, #14
 80064ba:	5ee1      	ldrsh	r1, [r4, r3]
 80064bc:	003b      	movs	r3, r7
 80064be:	f000 f8ab 	bl	8006618 <_write_r>
 80064c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064c4:	ffffefff 	.word	0xffffefff

080064c8 <__sseek>:
 80064c8:	b570      	push	{r4, r5, r6, lr}
 80064ca:	000c      	movs	r4, r1
 80064cc:	250e      	movs	r5, #14
 80064ce:	5f49      	ldrsh	r1, [r1, r5]
 80064d0:	f000 f868 	bl	80065a4 <_lseek_r>
 80064d4:	89a3      	ldrh	r3, [r4, #12]
 80064d6:	1c42      	adds	r2, r0, #1
 80064d8:	d103      	bne.n	80064e2 <__sseek+0x1a>
 80064da:	4a05      	ldr	r2, [pc, #20]	@ (80064f0 <__sseek+0x28>)
 80064dc:	4013      	ands	r3, r2
 80064de:	81a3      	strh	r3, [r4, #12]
 80064e0:	bd70      	pop	{r4, r5, r6, pc}
 80064e2:	2280      	movs	r2, #128	@ 0x80
 80064e4:	0152      	lsls	r2, r2, #5
 80064e6:	4313      	orrs	r3, r2
 80064e8:	81a3      	strh	r3, [r4, #12]
 80064ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80064ec:	e7f8      	b.n	80064e0 <__sseek+0x18>
 80064ee:	46c0      	nop			@ (mov r8, r8)
 80064f0:	ffffefff 	.word	0xffffefff

080064f4 <__sclose>:
 80064f4:	b510      	push	{r4, lr}
 80064f6:	230e      	movs	r3, #14
 80064f8:	5ec9      	ldrsh	r1, [r1, r3]
 80064fa:	f000 f841 	bl	8006580 <_close_r>
 80064fe:	bd10      	pop	{r4, pc}

08006500 <_vsniprintf_r>:
 8006500:	b530      	push	{r4, r5, lr}
 8006502:	0014      	movs	r4, r2
 8006504:	0005      	movs	r5, r0
 8006506:	001a      	movs	r2, r3
 8006508:	b09b      	sub	sp, #108	@ 0x6c
 800650a:	2c00      	cmp	r4, #0
 800650c:	da05      	bge.n	800651a <_vsniprintf_r+0x1a>
 800650e:	238b      	movs	r3, #139	@ 0x8b
 8006510:	6003      	str	r3, [r0, #0]
 8006512:	2001      	movs	r0, #1
 8006514:	4240      	negs	r0, r0
 8006516:	b01b      	add	sp, #108	@ 0x6c
 8006518:	bd30      	pop	{r4, r5, pc}
 800651a:	2382      	movs	r3, #130	@ 0x82
 800651c:	4668      	mov	r0, sp
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	8183      	strh	r3, [r0, #12]
 8006522:	2300      	movs	r3, #0
 8006524:	9100      	str	r1, [sp, #0]
 8006526:	9104      	str	r1, [sp, #16]
 8006528:	429c      	cmp	r4, r3
 800652a:	d000      	beq.n	800652e <_vsniprintf_r+0x2e>
 800652c:	1e63      	subs	r3, r4, #1
 800652e:	9302      	str	r3, [sp, #8]
 8006530:	9305      	str	r3, [sp, #20]
 8006532:	2301      	movs	r3, #1
 8006534:	4669      	mov	r1, sp
 8006536:	425b      	negs	r3, r3
 8006538:	81cb      	strh	r3, [r1, #14]
 800653a:	0028      	movs	r0, r5
 800653c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800653e:	f000 f957 	bl	80067f0 <_svfiprintf_r>
 8006542:	1c43      	adds	r3, r0, #1
 8006544:	da01      	bge.n	800654a <_vsniprintf_r+0x4a>
 8006546:	238b      	movs	r3, #139	@ 0x8b
 8006548:	602b      	str	r3, [r5, #0]
 800654a:	2c00      	cmp	r4, #0
 800654c:	d0e3      	beq.n	8006516 <_vsniprintf_r+0x16>
 800654e:	2200      	movs	r2, #0
 8006550:	9b00      	ldr	r3, [sp, #0]
 8006552:	701a      	strb	r2, [r3, #0]
 8006554:	e7df      	b.n	8006516 <_vsniprintf_r+0x16>
	...

08006558 <vsniprintf>:
 8006558:	b513      	push	{r0, r1, r4, lr}
 800655a:	4c04      	ldr	r4, [pc, #16]	@ (800656c <vsniprintf+0x14>)
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	0013      	movs	r3, r2
 8006560:	000a      	movs	r2, r1
 8006562:	0001      	movs	r1, r0
 8006564:	6820      	ldr	r0, [r4, #0]
 8006566:	f7ff ffcb 	bl	8006500 <_vsniprintf_r>
 800656a:	bd16      	pop	{r1, r2, r4, pc}
 800656c:	20000018 	.word	0x20000018

08006570 <memset>:
 8006570:	0003      	movs	r3, r0
 8006572:	1882      	adds	r2, r0, r2
 8006574:	4293      	cmp	r3, r2
 8006576:	d100      	bne.n	800657a <memset+0xa>
 8006578:	4770      	bx	lr
 800657a:	7019      	strb	r1, [r3, #0]
 800657c:	3301      	adds	r3, #1
 800657e:	e7f9      	b.n	8006574 <memset+0x4>

08006580 <_close_r>:
 8006580:	2300      	movs	r3, #0
 8006582:	b570      	push	{r4, r5, r6, lr}
 8006584:	4d06      	ldr	r5, [pc, #24]	@ (80065a0 <_close_r+0x20>)
 8006586:	0004      	movs	r4, r0
 8006588:	0008      	movs	r0, r1
 800658a:	602b      	str	r3, [r5, #0]
 800658c:	f7fc fafc 	bl	8002b88 <_close>
 8006590:	1c43      	adds	r3, r0, #1
 8006592:	d103      	bne.n	800659c <_close_r+0x1c>
 8006594:	682b      	ldr	r3, [r5, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d000      	beq.n	800659c <_close_r+0x1c>
 800659a:	6023      	str	r3, [r4, #0]
 800659c:	bd70      	pop	{r4, r5, r6, pc}
 800659e:	46c0      	nop			@ (mov r8, r8)
 80065a0:	200002f8 	.word	0x200002f8

080065a4 <_lseek_r>:
 80065a4:	b570      	push	{r4, r5, r6, lr}
 80065a6:	0004      	movs	r4, r0
 80065a8:	0008      	movs	r0, r1
 80065aa:	0011      	movs	r1, r2
 80065ac:	001a      	movs	r2, r3
 80065ae:	2300      	movs	r3, #0
 80065b0:	4d05      	ldr	r5, [pc, #20]	@ (80065c8 <_lseek_r+0x24>)
 80065b2:	602b      	str	r3, [r5, #0]
 80065b4:	f7fc fb09 	bl	8002bca <_lseek>
 80065b8:	1c43      	adds	r3, r0, #1
 80065ba:	d103      	bne.n	80065c4 <_lseek_r+0x20>
 80065bc:	682b      	ldr	r3, [r5, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d000      	beq.n	80065c4 <_lseek_r+0x20>
 80065c2:	6023      	str	r3, [r4, #0]
 80065c4:	bd70      	pop	{r4, r5, r6, pc}
 80065c6:	46c0      	nop			@ (mov r8, r8)
 80065c8:	200002f8 	.word	0x200002f8

080065cc <_read_r>:
 80065cc:	b570      	push	{r4, r5, r6, lr}
 80065ce:	0004      	movs	r4, r0
 80065d0:	0008      	movs	r0, r1
 80065d2:	0011      	movs	r1, r2
 80065d4:	001a      	movs	r2, r3
 80065d6:	2300      	movs	r3, #0
 80065d8:	4d05      	ldr	r5, [pc, #20]	@ (80065f0 <_read_r+0x24>)
 80065da:	602b      	str	r3, [r5, #0]
 80065dc:	f7fc fa9b 	bl	8002b16 <_read>
 80065e0:	1c43      	adds	r3, r0, #1
 80065e2:	d103      	bne.n	80065ec <_read_r+0x20>
 80065e4:	682b      	ldr	r3, [r5, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d000      	beq.n	80065ec <_read_r+0x20>
 80065ea:	6023      	str	r3, [r4, #0]
 80065ec:	bd70      	pop	{r4, r5, r6, pc}
 80065ee:	46c0      	nop			@ (mov r8, r8)
 80065f0:	200002f8 	.word	0x200002f8

080065f4 <_sbrk_r>:
 80065f4:	2300      	movs	r3, #0
 80065f6:	b570      	push	{r4, r5, r6, lr}
 80065f8:	4d06      	ldr	r5, [pc, #24]	@ (8006614 <_sbrk_r+0x20>)
 80065fa:	0004      	movs	r4, r0
 80065fc:	0008      	movs	r0, r1
 80065fe:	602b      	str	r3, [r5, #0]
 8006600:	f7fc faee 	bl	8002be0 <_sbrk>
 8006604:	1c43      	adds	r3, r0, #1
 8006606:	d103      	bne.n	8006610 <_sbrk_r+0x1c>
 8006608:	682b      	ldr	r3, [r5, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d000      	beq.n	8006610 <_sbrk_r+0x1c>
 800660e:	6023      	str	r3, [r4, #0]
 8006610:	bd70      	pop	{r4, r5, r6, pc}
 8006612:	46c0      	nop			@ (mov r8, r8)
 8006614:	200002f8 	.word	0x200002f8

08006618 <_write_r>:
 8006618:	b570      	push	{r4, r5, r6, lr}
 800661a:	0004      	movs	r4, r0
 800661c:	0008      	movs	r0, r1
 800661e:	0011      	movs	r1, r2
 8006620:	001a      	movs	r2, r3
 8006622:	2300      	movs	r3, #0
 8006624:	4d05      	ldr	r5, [pc, #20]	@ (800663c <_write_r+0x24>)
 8006626:	602b      	str	r3, [r5, #0]
 8006628:	f7fc fa92 	bl	8002b50 <_write>
 800662c:	1c43      	adds	r3, r0, #1
 800662e:	d103      	bne.n	8006638 <_write_r+0x20>
 8006630:	682b      	ldr	r3, [r5, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d000      	beq.n	8006638 <_write_r+0x20>
 8006636:	6023      	str	r3, [r4, #0]
 8006638:	bd70      	pop	{r4, r5, r6, pc}
 800663a:	46c0      	nop			@ (mov r8, r8)
 800663c:	200002f8 	.word	0x200002f8

08006640 <__errno>:
 8006640:	4b01      	ldr	r3, [pc, #4]	@ (8006648 <__errno+0x8>)
 8006642:	6818      	ldr	r0, [r3, #0]
 8006644:	4770      	bx	lr
 8006646:	46c0      	nop			@ (mov r8, r8)
 8006648:	20000018 	.word	0x20000018

0800664c <__libc_init_array>:
 800664c:	b570      	push	{r4, r5, r6, lr}
 800664e:	2600      	movs	r6, #0
 8006650:	4c0c      	ldr	r4, [pc, #48]	@ (8006684 <__libc_init_array+0x38>)
 8006652:	4d0d      	ldr	r5, [pc, #52]	@ (8006688 <__libc_init_array+0x3c>)
 8006654:	1b64      	subs	r4, r4, r5
 8006656:	10a4      	asrs	r4, r4, #2
 8006658:	42a6      	cmp	r6, r4
 800665a:	d109      	bne.n	8006670 <__libc_init_array+0x24>
 800665c:	2600      	movs	r6, #0
 800665e:	f000 fec7 	bl	80073f0 <_init>
 8006662:	4c0a      	ldr	r4, [pc, #40]	@ (800668c <__libc_init_array+0x40>)
 8006664:	4d0a      	ldr	r5, [pc, #40]	@ (8006690 <__libc_init_array+0x44>)
 8006666:	1b64      	subs	r4, r4, r5
 8006668:	10a4      	asrs	r4, r4, #2
 800666a:	42a6      	cmp	r6, r4
 800666c:	d105      	bne.n	800667a <__libc_init_array+0x2e>
 800666e:	bd70      	pop	{r4, r5, r6, pc}
 8006670:	00b3      	lsls	r3, r6, #2
 8006672:	58eb      	ldr	r3, [r5, r3]
 8006674:	4798      	blx	r3
 8006676:	3601      	adds	r6, #1
 8006678:	e7ee      	b.n	8006658 <__libc_init_array+0xc>
 800667a:	00b3      	lsls	r3, r6, #2
 800667c:	58eb      	ldr	r3, [r5, r3]
 800667e:	4798      	blx	r3
 8006680:	3601      	adds	r6, #1
 8006682:	e7f2      	b.n	800666a <__libc_init_array+0x1e>
 8006684:	08007544 	.word	0x08007544
 8006688:	08007544 	.word	0x08007544
 800668c:	08007548 	.word	0x08007548
 8006690:	08007544 	.word	0x08007544

08006694 <__retarget_lock_init_recursive>:
 8006694:	4770      	bx	lr

08006696 <__retarget_lock_acquire_recursive>:
 8006696:	4770      	bx	lr

08006698 <__retarget_lock_release_recursive>:
 8006698:	4770      	bx	lr
	...

0800669c <_free_r>:
 800669c:	b570      	push	{r4, r5, r6, lr}
 800669e:	0005      	movs	r5, r0
 80066a0:	1e0c      	subs	r4, r1, #0
 80066a2:	d010      	beq.n	80066c6 <_free_r+0x2a>
 80066a4:	3c04      	subs	r4, #4
 80066a6:	6823      	ldr	r3, [r4, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	da00      	bge.n	80066ae <_free_r+0x12>
 80066ac:	18e4      	adds	r4, r4, r3
 80066ae:	0028      	movs	r0, r5
 80066b0:	f7ff fdf6 	bl	80062a0 <__malloc_lock>
 80066b4:	4a1d      	ldr	r2, [pc, #116]	@ (800672c <_free_r+0x90>)
 80066b6:	6813      	ldr	r3, [r2, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d105      	bne.n	80066c8 <_free_r+0x2c>
 80066bc:	6063      	str	r3, [r4, #4]
 80066be:	6014      	str	r4, [r2, #0]
 80066c0:	0028      	movs	r0, r5
 80066c2:	f7ff fdf5 	bl	80062b0 <__malloc_unlock>
 80066c6:	bd70      	pop	{r4, r5, r6, pc}
 80066c8:	42a3      	cmp	r3, r4
 80066ca:	d908      	bls.n	80066de <_free_r+0x42>
 80066cc:	6820      	ldr	r0, [r4, #0]
 80066ce:	1821      	adds	r1, r4, r0
 80066d0:	428b      	cmp	r3, r1
 80066d2:	d1f3      	bne.n	80066bc <_free_r+0x20>
 80066d4:	6819      	ldr	r1, [r3, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	1809      	adds	r1, r1, r0
 80066da:	6021      	str	r1, [r4, #0]
 80066dc:	e7ee      	b.n	80066bc <_free_r+0x20>
 80066de:	001a      	movs	r2, r3
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d001      	beq.n	80066ea <_free_r+0x4e>
 80066e6:	42a3      	cmp	r3, r4
 80066e8:	d9f9      	bls.n	80066de <_free_r+0x42>
 80066ea:	6811      	ldr	r1, [r2, #0]
 80066ec:	1850      	adds	r0, r2, r1
 80066ee:	42a0      	cmp	r0, r4
 80066f0:	d10b      	bne.n	800670a <_free_r+0x6e>
 80066f2:	6820      	ldr	r0, [r4, #0]
 80066f4:	1809      	adds	r1, r1, r0
 80066f6:	1850      	adds	r0, r2, r1
 80066f8:	6011      	str	r1, [r2, #0]
 80066fa:	4283      	cmp	r3, r0
 80066fc:	d1e0      	bne.n	80066c0 <_free_r+0x24>
 80066fe:	6818      	ldr	r0, [r3, #0]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	1841      	adds	r1, r0, r1
 8006704:	6011      	str	r1, [r2, #0]
 8006706:	6053      	str	r3, [r2, #4]
 8006708:	e7da      	b.n	80066c0 <_free_r+0x24>
 800670a:	42a0      	cmp	r0, r4
 800670c:	d902      	bls.n	8006714 <_free_r+0x78>
 800670e:	230c      	movs	r3, #12
 8006710:	602b      	str	r3, [r5, #0]
 8006712:	e7d5      	b.n	80066c0 <_free_r+0x24>
 8006714:	6820      	ldr	r0, [r4, #0]
 8006716:	1821      	adds	r1, r4, r0
 8006718:	428b      	cmp	r3, r1
 800671a:	d103      	bne.n	8006724 <_free_r+0x88>
 800671c:	6819      	ldr	r1, [r3, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	1809      	adds	r1, r1, r0
 8006722:	6021      	str	r1, [r4, #0]
 8006724:	6063      	str	r3, [r4, #4]
 8006726:	6054      	str	r4, [r2, #4]
 8006728:	e7ca      	b.n	80066c0 <_free_r+0x24>
 800672a:	46c0      	nop			@ (mov r8, r8)
 800672c:	200001b8 	.word	0x200001b8

08006730 <__ssputs_r>:
 8006730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006732:	688e      	ldr	r6, [r1, #8]
 8006734:	b085      	sub	sp, #20
 8006736:	001f      	movs	r7, r3
 8006738:	000c      	movs	r4, r1
 800673a:	680b      	ldr	r3, [r1, #0]
 800673c:	9002      	str	r0, [sp, #8]
 800673e:	9203      	str	r2, [sp, #12]
 8006740:	42be      	cmp	r6, r7
 8006742:	d830      	bhi.n	80067a6 <__ssputs_r+0x76>
 8006744:	210c      	movs	r1, #12
 8006746:	5e62      	ldrsh	r2, [r4, r1]
 8006748:	2190      	movs	r1, #144	@ 0x90
 800674a:	00c9      	lsls	r1, r1, #3
 800674c:	420a      	tst	r2, r1
 800674e:	d028      	beq.n	80067a2 <__ssputs_r+0x72>
 8006750:	2003      	movs	r0, #3
 8006752:	6921      	ldr	r1, [r4, #16]
 8006754:	1a5b      	subs	r3, r3, r1
 8006756:	9301      	str	r3, [sp, #4]
 8006758:	6963      	ldr	r3, [r4, #20]
 800675a:	4343      	muls	r3, r0
 800675c:	9801      	ldr	r0, [sp, #4]
 800675e:	0fdd      	lsrs	r5, r3, #31
 8006760:	18ed      	adds	r5, r5, r3
 8006762:	1c7b      	adds	r3, r7, #1
 8006764:	181b      	adds	r3, r3, r0
 8006766:	106d      	asrs	r5, r5, #1
 8006768:	42ab      	cmp	r3, r5
 800676a:	d900      	bls.n	800676e <__ssputs_r+0x3e>
 800676c:	001d      	movs	r5, r3
 800676e:	0552      	lsls	r2, r2, #21
 8006770:	d528      	bpl.n	80067c4 <__ssputs_r+0x94>
 8006772:	0029      	movs	r1, r5
 8006774:	9802      	ldr	r0, [sp, #8]
 8006776:	f7ff fd13 	bl	80061a0 <_malloc_r>
 800677a:	1e06      	subs	r6, r0, #0
 800677c:	d02c      	beq.n	80067d8 <__ssputs_r+0xa8>
 800677e:	9a01      	ldr	r2, [sp, #4]
 8006780:	6921      	ldr	r1, [r4, #16]
 8006782:	f000 fd65 	bl	8007250 <memcpy>
 8006786:	89a2      	ldrh	r2, [r4, #12]
 8006788:	4b18      	ldr	r3, [pc, #96]	@ (80067ec <__ssputs_r+0xbc>)
 800678a:	401a      	ands	r2, r3
 800678c:	2380      	movs	r3, #128	@ 0x80
 800678e:	4313      	orrs	r3, r2
 8006790:	81a3      	strh	r3, [r4, #12]
 8006792:	9b01      	ldr	r3, [sp, #4]
 8006794:	6126      	str	r6, [r4, #16]
 8006796:	18f6      	adds	r6, r6, r3
 8006798:	6026      	str	r6, [r4, #0]
 800679a:	003e      	movs	r6, r7
 800679c:	6165      	str	r5, [r4, #20]
 800679e:	1aed      	subs	r5, r5, r3
 80067a0:	60a5      	str	r5, [r4, #8]
 80067a2:	42be      	cmp	r6, r7
 80067a4:	d900      	bls.n	80067a8 <__ssputs_r+0x78>
 80067a6:	003e      	movs	r6, r7
 80067a8:	0032      	movs	r2, r6
 80067aa:	9903      	ldr	r1, [sp, #12]
 80067ac:	6820      	ldr	r0, [r4, #0]
 80067ae:	f000 fd31 	bl	8007214 <memmove>
 80067b2:	2000      	movs	r0, #0
 80067b4:	68a3      	ldr	r3, [r4, #8]
 80067b6:	1b9b      	subs	r3, r3, r6
 80067b8:	60a3      	str	r3, [r4, #8]
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	199b      	adds	r3, r3, r6
 80067be:	6023      	str	r3, [r4, #0]
 80067c0:	b005      	add	sp, #20
 80067c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067c4:	002a      	movs	r2, r5
 80067c6:	9802      	ldr	r0, [sp, #8]
 80067c8:	f000 fd4b 	bl	8007262 <_realloc_r>
 80067cc:	1e06      	subs	r6, r0, #0
 80067ce:	d1e0      	bne.n	8006792 <__ssputs_r+0x62>
 80067d0:	6921      	ldr	r1, [r4, #16]
 80067d2:	9802      	ldr	r0, [sp, #8]
 80067d4:	f7ff ff62 	bl	800669c <_free_r>
 80067d8:	230c      	movs	r3, #12
 80067da:	2001      	movs	r0, #1
 80067dc:	9a02      	ldr	r2, [sp, #8]
 80067de:	4240      	negs	r0, r0
 80067e0:	6013      	str	r3, [r2, #0]
 80067e2:	89a2      	ldrh	r2, [r4, #12]
 80067e4:	3334      	adds	r3, #52	@ 0x34
 80067e6:	4313      	orrs	r3, r2
 80067e8:	81a3      	strh	r3, [r4, #12]
 80067ea:	e7e9      	b.n	80067c0 <__ssputs_r+0x90>
 80067ec:	fffffb7f 	.word	0xfffffb7f

080067f0 <_svfiprintf_r>:
 80067f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067f2:	b0a1      	sub	sp, #132	@ 0x84
 80067f4:	9003      	str	r0, [sp, #12]
 80067f6:	001d      	movs	r5, r3
 80067f8:	898b      	ldrh	r3, [r1, #12]
 80067fa:	000f      	movs	r7, r1
 80067fc:	0016      	movs	r6, r2
 80067fe:	061b      	lsls	r3, r3, #24
 8006800:	d511      	bpl.n	8006826 <_svfiprintf_r+0x36>
 8006802:	690b      	ldr	r3, [r1, #16]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d10e      	bne.n	8006826 <_svfiprintf_r+0x36>
 8006808:	2140      	movs	r1, #64	@ 0x40
 800680a:	f7ff fcc9 	bl	80061a0 <_malloc_r>
 800680e:	6038      	str	r0, [r7, #0]
 8006810:	6138      	str	r0, [r7, #16]
 8006812:	2800      	cmp	r0, #0
 8006814:	d105      	bne.n	8006822 <_svfiprintf_r+0x32>
 8006816:	230c      	movs	r3, #12
 8006818:	9a03      	ldr	r2, [sp, #12]
 800681a:	6013      	str	r3, [r2, #0]
 800681c:	2001      	movs	r0, #1
 800681e:	4240      	negs	r0, r0
 8006820:	e0cf      	b.n	80069c2 <_svfiprintf_r+0x1d2>
 8006822:	2340      	movs	r3, #64	@ 0x40
 8006824:	617b      	str	r3, [r7, #20]
 8006826:	2300      	movs	r3, #0
 8006828:	ac08      	add	r4, sp, #32
 800682a:	6163      	str	r3, [r4, #20]
 800682c:	3320      	adds	r3, #32
 800682e:	7663      	strb	r3, [r4, #25]
 8006830:	3310      	adds	r3, #16
 8006832:	76a3      	strb	r3, [r4, #26]
 8006834:	9507      	str	r5, [sp, #28]
 8006836:	0035      	movs	r5, r6
 8006838:	782b      	ldrb	r3, [r5, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d001      	beq.n	8006842 <_svfiprintf_r+0x52>
 800683e:	2b25      	cmp	r3, #37	@ 0x25
 8006840:	d148      	bne.n	80068d4 <_svfiprintf_r+0xe4>
 8006842:	1bab      	subs	r3, r5, r6
 8006844:	9305      	str	r3, [sp, #20]
 8006846:	42b5      	cmp	r5, r6
 8006848:	d00b      	beq.n	8006862 <_svfiprintf_r+0x72>
 800684a:	0032      	movs	r2, r6
 800684c:	0039      	movs	r1, r7
 800684e:	9803      	ldr	r0, [sp, #12]
 8006850:	f7ff ff6e 	bl	8006730 <__ssputs_r>
 8006854:	3001      	adds	r0, #1
 8006856:	d100      	bne.n	800685a <_svfiprintf_r+0x6a>
 8006858:	e0ae      	b.n	80069b8 <_svfiprintf_r+0x1c8>
 800685a:	6963      	ldr	r3, [r4, #20]
 800685c:	9a05      	ldr	r2, [sp, #20]
 800685e:	189b      	adds	r3, r3, r2
 8006860:	6163      	str	r3, [r4, #20]
 8006862:	782b      	ldrb	r3, [r5, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d100      	bne.n	800686a <_svfiprintf_r+0x7a>
 8006868:	e0a6      	b.n	80069b8 <_svfiprintf_r+0x1c8>
 800686a:	2201      	movs	r2, #1
 800686c:	2300      	movs	r3, #0
 800686e:	4252      	negs	r2, r2
 8006870:	6062      	str	r2, [r4, #4]
 8006872:	a904      	add	r1, sp, #16
 8006874:	3254      	adds	r2, #84	@ 0x54
 8006876:	1852      	adds	r2, r2, r1
 8006878:	1c6e      	adds	r6, r5, #1
 800687a:	6023      	str	r3, [r4, #0]
 800687c:	60e3      	str	r3, [r4, #12]
 800687e:	60a3      	str	r3, [r4, #8]
 8006880:	7013      	strb	r3, [r2, #0]
 8006882:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006884:	4b54      	ldr	r3, [pc, #336]	@ (80069d8 <_svfiprintf_r+0x1e8>)
 8006886:	2205      	movs	r2, #5
 8006888:	0018      	movs	r0, r3
 800688a:	7831      	ldrb	r1, [r6, #0]
 800688c:	9305      	str	r3, [sp, #20]
 800688e:	f000 fcd4 	bl	800723a <memchr>
 8006892:	1c75      	adds	r5, r6, #1
 8006894:	2800      	cmp	r0, #0
 8006896:	d11f      	bne.n	80068d8 <_svfiprintf_r+0xe8>
 8006898:	6822      	ldr	r2, [r4, #0]
 800689a:	06d3      	lsls	r3, r2, #27
 800689c:	d504      	bpl.n	80068a8 <_svfiprintf_r+0xb8>
 800689e:	2353      	movs	r3, #83	@ 0x53
 80068a0:	a904      	add	r1, sp, #16
 80068a2:	185b      	adds	r3, r3, r1
 80068a4:	2120      	movs	r1, #32
 80068a6:	7019      	strb	r1, [r3, #0]
 80068a8:	0713      	lsls	r3, r2, #28
 80068aa:	d504      	bpl.n	80068b6 <_svfiprintf_r+0xc6>
 80068ac:	2353      	movs	r3, #83	@ 0x53
 80068ae:	a904      	add	r1, sp, #16
 80068b0:	185b      	adds	r3, r3, r1
 80068b2:	212b      	movs	r1, #43	@ 0x2b
 80068b4:	7019      	strb	r1, [r3, #0]
 80068b6:	7833      	ldrb	r3, [r6, #0]
 80068b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80068ba:	d016      	beq.n	80068ea <_svfiprintf_r+0xfa>
 80068bc:	0035      	movs	r5, r6
 80068be:	2100      	movs	r1, #0
 80068c0:	200a      	movs	r0, #10
 80068c2:	68e3      	ldr	r3, [r4, #12]
 80068c4:	782a      	ldrb	r2, [r5, #0]
 80068c6:	1c6e      	adds	r6, r5, #1
 80068c8:	3a30      	subs	r2, #48	@ 0x30
 80068ca:	2a09      	cmp	r2, #9
 80068cc:	d950      	bls.n	8006970 <_svfiprintf_r+0x180>
 80068ce:	2900      	cmp	r1, #0
 80068d0:	d111      	bne.n	80068f6 <_svfiprintf_r+0x106>
 80068d2:	e017      	b.n	8006904 <_svfiprintf_r+0x114>
 80068d4:	3501      	adds	r5, #1
 80068d6:	e7af      	b.n	8006838 <_svfiprintf_r+0x48>
 80068d8:	9b05      	ldr	r3, [sp, #20]
 80068da:	6822      	ldr	r2, [r4, #0]
 80068dc:	1ac0      	subs	r0, r0, r3
 80068de:	2301      	movs	r3, #1
 80068e0:	4083      	lsls	r3, r0
 80068e2:	4313      	orrs	r3, r2
 80068e4:	002e      	movs	r6, r5
 80068e6:	6023      	str	r3, [r4, #0]
 80068e8:	e7cc      	b.n	8006884 <_svfiprintf_r+0x94>
 80068ea:	9b07      	ldr	r3, [sp, #28]
 80068ec:	1d19      	adds	r1, r3, #4
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	9107      	str	r1, [sp, #28]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	db01      	blt.n	80068fa <_svfiprintf_r+0x10a>
 80068f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068f8:	e004      	b.n	8006904 <_svfiprintf_r+0x114>
 80068fa:	425b      	negs	r3, r3
 80068fc:	60e3      	str	r3, [r4, #12]
 80068fe:	2302      	movs	r3, #2
 8006900:	4313      	orrs	r3, r2
 8006902:	6023      	str	r3, [r4, #0]
 8006904:	782b      	ldrb	r3, [r5, #0]
 8006906:	2b2e      	cmp	r3, #46	@ 0x2e
 8006908:	d10c      	bne.n	8006924 <_svfiprintf_r+0x134>
 800690a:	786b      	ldrb	r3, [r5, #1]
 800690c:	2b2a      	cmp	r3, #42	@ 0x2a
 800690e:	d134      	bne.n	800697a <_svfiprintf_r+0x18a>
 8006910:	9b07      	ldr	r3, [sp, #28]
 8006912:	3502      	adds	r5, #2
 8006914:	1d1a      	adds	r2, r3, #4
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	9207      	str	r2, [sp, #28]
 800691a:	2b00      	cmp	r3, #0
 800691c:	da01      	bge.n	8006922 <_svfiprintf_r+0x132>
 800691e:	2301      	movs	r3, #1
 8006920:	425b      	negs	r3, r3
 8006922:	9309      	str	r3, [sp, #36]	@ 0x24
 8006924:	4e2d      	ldr	r6, [pc, #180]	@ (80069dc <_svfiprintf_r+0x1ec>)
 8006926:	2203      	movs	r2, #3
 8006928:	0030      	movs	r0, r6
 800692a:	7829      	ldrb	r1, [r5, #0]
 800692c:	f000 fc85 	bl	800723a <memchr>
 8006930:	2800      	cmp	r0, #0
 8006932:	d006      	beq.n	8006942 <_svfiprintf_r+0x152>
 8006934:	2340      	movs	r3, #64	@ 0x40
 8006936:	1b80      	subs	r0, r0, r6
 8006938:	4083      	lsls	r3, r0
 800693a:	6822      	ldr	r2, [r4, #0]
 800693c:	3501      	adds	r5, #1
 800693e:	4313      	orrs	r3, r2
 8006940:	6023      	str	r3, [r4, #0]
 8006942:	7829      	ldrb	r1, [r5, #0]
 8006944:	2206      	movs	r2, #6
 8006946:	4826      	ldr	r0, [pc, #152]	@ (80069e0 <_svfiprintf_r+0x1f0>)
 8006948:	1c6e      	adds	r6, r5, #1
 800694a:	7621      	strb	r1, [r4, #24]
 800694c:	f000 fc75 	bl	800723a <memchr>
 8006950:	2800      	cmp	r0, #0
 8006952:	d038      	beq.n	80069c6 <_svfiprintf_r+0x1d6>
 8006954:	4b23      	ldr	r3, [pc, #140]	@ (80069e4 <_svfiprintf_r+0x1f4>)
 8006956:	2b00      	cmp	r3, #0
 8006958:	d122      	bne.n	80069a0 <_svfiprintf_r+0x1b0>
 800695a:	2207      	movs	r2, #7
 800695c:	9b07      	ldr	r3, [sp, #28]
 800695e:	3307      	adds	r3, #7
 8006960:	4393      	bics	r3, r2
 8006962:	3308      	adds	r3, #8
 8006964:	9307      	str	r3, [sp, #28]
 8006966:	6963      	ldr	r3, [r4, #20]
 8006968:	9a04      	ldr	r2, [sp, #16]
 800696a:	189b      	adds	r3, r3, r2
 800696c:	6163      	str	r3, [r4, #20]
 800696e:	e762      	b.n	8006836 <_svfiprintf_r+0x46>
 8006970:	4343      	muls	r3, r0
 8006972:	0035      	movs	r5, r6
 8006974:	2101      	movs	r1, #1
 8006976:	189b      	adds	r3, r3, r2
 8006978:	e7a4      	b.n	80068c4 <_svfiprintf_r+0xd4>
 800697a:	2300      	movs	r3, #0
 800697c:	200a      	movs	r0, #10
 800697e:	0019      	movs	r1, r3
 8006980:	3501      	adds	r5, #1
 8006982:	6063      	str	r3, [r4, #4]
 8006984:	782a      	ldrb	r2, [r5, #0]
 8006986:	1c6e      	adds	r6, r5, #1
 8006988:	3a30      	subs	r2, #48	@ 0x30
 800698a:	2a09      	cmp	r2, #9
 800698c:	d903      	bls.n	8006996 <_svfiprintf_r+0x1a6>
 800698e:	2b00      	cmp	r3, #0
 8006990:	d0c8      	beq.n	8006924 <_svfiprintf_r+0x134>
 8006992:	9109      	str	r1, [sp, #36]	@ 0x24
 8006994:	e7c6      	b.n	8006924 <_svfiprintf_r+0x134>
 8006996:	4341      	muls	r1, r0
 8006998:	0035      	movs	r5, r6
 800699a:	2301      	movs	r3, #1
 800699c:	1889      	adds	r1, r1, r2
 800699e:	e7f1      	b.n	8006984 <_svfiprintf_r+0x194>
 80069a0:	aa07      	add	r2, sp, #28
 80069a2:	9200      	str	r2, [sp, #0]
 80069a4:	0021      	movs	r1, r4
 80069a6:	003a      	movs	r2, r7
 80069a8:	4b0f      	ldr	r3, [pc, #60]	@ (80069e8 <_svfiprintf_r+0x1f8>)
 80069aa:	9803      	ldr	r0, [sp, #12]
 80069ac:	e000      	b.n	80069b0 <_svfiprintf_r+0x1c0>
 80069ae:	bf00      	nop
 80069b0:	9004      	str	r0, [sp, #16]
 80069b2:	9b04      	ldr	r3, [sp, #16]
 80069b4:	3301      	adds	r3, #1
 80069b6:	d1d6      	bne.n	8006966 <_svfiprintf_r+0x176>
 80069b8:	89bb      	ldrh	r3, [r7, #12]
 80069ba:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80069bc:	065b      	lsls	r3, r3, #25
 80069be:	d500      	bpl.n	80069c2 <_svfiprintf_r+0x1d2>
 80069c0:	e72c      	b.n	800681c <_svfiprintf_r+0x2c>
 80069c2:	b021      	add	sp, #132	@ 0x84
 80069c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069c6:	aa07      	add	r2, sp, #28
 80069c8:	9200      	str	r2, [sp, #0]
 80069ca:	0021      	movs	r1, r4
 80069cc:	003a      	movs	r2, r7
 80069ce:	4b06      	ldr	r3, [pc, #24]	@ (80069e8 <_svfiprintf_r+0x1f8>)
 80069d0:	9803      	ldr	r0, [sp, #12]
 80069d2:	f000 f9bf 	bl	8006d54 <_printf_i>
 80069d6:	e7eb      	b.n	80069b0 <_svfiprintf_r+0x1c0>
 80069d8:	08007510 	.word	0x08007510
 80069dc:	08007516 	.word	0x08007516
 80069e0:	0800751a 	.word	0x0800751a
 80069e4:	00000000 	.word	0x00000000
 80069e8:	08006731 	.word	0x08006731

080069ec <__sfputc_r>:
 80069ec:	6893      	ldr	r3, [r2, #8]
 80069ee:	b510      	push	{r4, lr}
 80069f0:	3b01      	subs	r3, #1
 80069f2:	6093      	str	r3, [r2, #8]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	da04      	bge.n	8006a02 <__sfputc_r+0x16>
 80069f8:	6994      	ldr	r4, [r2, #24]
 80069fa:	42a3      	cmp	r3, r4
 80069fc:	db07      	blt.n	8006a0e <__sfputc_r+0x22>
 80069fe:	290a      	cmp	r1, #10
 8006a00:	d005      	beq.n	8006a0e <__sfputc_r+0x22>
 8006a02:	6813      	ldr	r3, [r2, #0]
 8006a04:	1c58      	adds	r0, r3, #1
 8006a06:	6010      	str	r0, [r2, #0]
 8006a08:	7019      	strb	r1, [r3, #0]
 8006a0a:	0008      	movs	r0, r1
 8006a0c:	bd10      	pop	{r4, pc}
 8006a0e:	f000 fb60 	bl	80070d2 <__swbuf_r>
 8006a12:	0001      	movs	r1, r0
 8006a14:	e7f9      	b.n	8006a0a <__sfputc_r+0x1e>

08006a16 <__sfputs_r>:
 8006a16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a18:	0006      	movs	r6, r0
 8006a1a:	000f      	movs	r7, r1
 8006a1c:	0014      	movs	r4, r2
 8006a1e:	18d5      	adds	r5, r2, r3
 8006a20:	42ac      	cmp	r4, r5
 8006a22:	d101      	bne.n	8006a28 <__sfputs_r+0x12>
 8006a24:	2000      	movs	r0, #0
 8006a26:	e007      	b.n	8006a38 <__sfputs_r+0x22>
 8006a28:	7821      	ldrb	r1, [r4, #0]
 8006a2a:	003a      	movs	r2, r7
 8006a2c:	0030      	movs	r0, r6
 8006a2e:	f7ff ffdd 	bl	80069ec <__sfputc_r>
 8006a32:	3401      	adds	r4, #1
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d1f3      	bne.n	8006a20 <__sfputs_r+0xa>
 8006a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a3c <_vfiprintf_r>:
 8006a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a3e:	b0a1      	sub	sp, #132	@ 0x84
 8006a40:	000f      	movs	r7, r1
 8006a42:	0015      	movs	r5, r2
 8006a44:	001e      	movs	r6, r3
 8006a46:	9003      	str	r0, [sp, #12]
 8006a48:	2800      	cmp	r0, #0
 8006a4a:	d004      	beq.n	8006a56 <_vfiprintf_r+0x1a>
 8006a4c:	6a03      	ldr	r3, [r0, #32]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d101      	bne.n	8006a56 <_vfiprintf_r+0x1a>
 8006a52:	f7ff fcc5 	bl	80063e0 <__sinit>
 8006a56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a58:	07db      	lsls	r3, r3, #31
 8006a5a:	d405      	bmi.n	8006a68 <_vfiprintf_r+0x2c>
 8006a5c:	89bb      	ldrh	r3, [r7, #12]
 8006a5e:	059b      	lsls	r3, r3, #22
 8006a60:	d402      	bmi.n	8006a68 <_vfiprintf_r+0x2c>
 8006a62:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006a64:	f7ff fe17 	bl	8006696 <__retarget_lock_acquire_recursive>
 8006a68:	89bb      	ldrh	r3, [r7, #12]
 8006a6a:	071b      	lsls	r3, r3, #28
 8006a6c:	d502      	bpl.n	8006a74 <_vfiprintf_r+0x38>
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d113      	bne.n	8006a9c <_vfiprintf_r+0x60>
 8006a74:	0039      	movs	r1, r7
 8006a76:	9803      	ldr	r0, [sp, #12]
 8006a78:	f000 fb6e 	bl	8007158 <__swsetup_r>
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	d00d      	beq.n	8006a9c <_vfiprintf_r+0x60>
 8006a80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a82:	07db      	lsls	r3, r3, #31
 8006a84:	d503      	bpl.n	8006a8e <_vfiprintf_r+0x52>
 8006a86:	2001      	movs	r0, #1
 8006a88:	4240      	negs	r0, r0
 8006a8a:	b021      	add	sp, #132	@ 0x84
 8006a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a8e:	89bb      	ldrh	r3, [r7, #12]
 8006a90:	059b      	lsls	r3, r3, #22
 8006a92:	d4f8      	bmi.n	8006a86 <_vfiprintf_r+0x4a>
 8006a94:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006a96:	f7ff fdff 	bl	8006698 <__retarget_lock_release_recursive>
 8006a9a:	e7f4      	b.n	8006a86 <_vfiprintf_r+0x4a>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	ac08      	add	r4, sp, #32
 8006aa0:	6163      	str	r3, [r4, #20]
 8006aa2:	3320      	adds	r3, #32
 8006aa4:	7663      	strb	r3, [r4, #25]
 8006aa6:	3310      	adds	r3, #16
 8006aa8:	76a3      	strb	r3, [r4, #26]
 8006aaa:	9607      	str	r6, [sp, #28]
 8006aac:	002e      	movs	r6, r5
 8006aae:	7833      	ldrb	r3, [r6, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d001      	beq.n	8006ab8 <_vfiprintf_r+0x7c>
 8006ab4:	2b25      	cmp	r3, #37	@ 0x25
 8006ab6:	d148      	bne.n	8006b4a <_vfiprintf_r+0x10e>
 8006ab8:	1b73      	subs	r3, r6, r5
 8006aba:	9305      	str	r3, [sp, #20]
 8006abc:	42ae      	cmp	r6, r5
 8006abe:	d00b      	beq.n	8006ad8 <_vfiprintf_r+0x9c>
 8006ac0:	002a      	movs	r2, r5
 8006ac2:	0039      	movs	r1, r7
 8006ac4:	9803      	ldr	r0, [sp, #12]
 8006ac6:	f7ff ffa6 	bl	8006a16 <__sfputs_r>
 8006aca:	3001      	adds	r0, #1
 8006acc:	d100      	bne.n	8006ad0 <_vfiprintf_r+0x94>
 8006ace:	e0ae      	b.n	8006c2e <_vfiprintf_r+0x1f2>
 8006ad0:	6963      	ldr	r3, [r4, #20]
 8006ad2:	9a05      	ldr	r2, [sp, #20]
 8006ad4:	189b      	adds	r3, r3, r2
 8006ad6:	6163      	str	r3, [r4, #20]
 8006ad8:	7833      	ldrb	r3, [r6, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d100      	bne.n	8006ae0 <_vfiprintf_r+0xa4>
 8006ade:	e0a6      	b.n	8006c2e <_vfiprintf_r+0x1f2>
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	4252      	negs	r2, r2
 8006ae6:	6062      	str	r2, [r4, #4]
 8006ae8:	a904      	add	r1, sp, #16
 8006aea:	3254      	adds	r2, #84	@ 0x54
 8006aec:	1852      	adds	r2, r2, r1
 8006aee:	1c75      	adds	r5, r6, #1
 8006af0:	6023      	str	r3, [r4, #0]
 8006af2:	60e3      	str	r3, [r4, #12]
 8006af4:	60a3      	str	r3, [r4, #8]
 8006af6:	7013      	strb	r3, [r2, #0]
 8006af8:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006afa:	4b59      	ldr	r3, [pc, #356]	@ (8006c60 <_vfiprintf_r+0x224>)
 8006afc:	2205      	movs	r2, #5
 8006afe:	0018      	movs	r0, r3
 8006b00:	7829      	ldrb	r1, [r5, #0]
 8006b02:	9305      	str	r3, [sp, #20]
 8006b04:	f000 fb99 	bl	800723a <memchr>
 8006b08:	1c6e      	adds	r6, r5, #1
 8006b0a:	2800      	cmp	r0, #0
 8006b0c:	d11f      	bne.n	8006b4e <_vfiprintf_r+0x112>
 8006b0e:	6822      	ldr	r2, [r4, #0]
 8006b10:	06d3      	lsls	r3, r2, #27
 8006b12:	d504      	bpl.n	8006b1e <_vfiprintf_r+0xe2>
 8006b14:	2353      	movs	r3, #83	@ 0x53
 8006b16:	a904      	add	r1, sp, #16
 8006b18:	185b      	adds	r3, r3, r1
 8006b1a:	2120      	movs	r1, #32
 8006b1c:	7019      	strb	r1, [r3, #0]
 8006b1e:	0713      	lsls	r3, r2, #28
 8006b20:	d504      	bpl.n	8006b2c <_vfiprintf_r+0xf0>
 8006b22:	2353      	movs	r3, #83	@ 0x53
 8006b24:	a904      	add	r1, sp, #16
 8006b26:	185b      	adds	r3, r3, r1
 8006b28:	212b      	movs	r1, #43	@ 0x2b
 8006b2a:	7019      	strb	r1, [r3, #0]
 8006b2c:	782b      	ldrb	r3, [r5, #0]
 8006b2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b30:	d016      	beq.n	8006b60 <_vfiprintf_r+0x124>
 8006b32:	002e      	movs	r6, r5
 8006b34:	2100      	movs	r1, #0
 8006b36:	200a      	movs	r0, #10
 8006b38:	68e3      	ldr	r3, [r4, #12]
 8006b3a:	7832      	ldrb	r2, [r6, #0]
 8006b3c:	1c75      	adds	r5, r6, #1
 8006b3e:	3a30      	subs	r2, #48	@ 0x30
 8006b40:	2a09      	cmp	r2, #9
 8006b42:	d950      	bls.n	8006be6 <_vfiprintf_r+0x1aa>
 8006b44:	2900      	cmp	r1, #0
 8006b46:	d111      	bne.n	8006b6c <_vfiprintf_r+0x130>
 8006b48:	e017      	b.n	8006b7a <_vfiprintf_r+0x13e>
 8006b4a:	3601      	adds	r6, #1
 8006b4c:	e7af      	b.n	8006aae <_vfiprintf_r+0x72>
 8006b4e:	9b05      	ldr	r3, [sp, #20]
 8006b50:	6822      	ldr	r2, [r4, #0]
 8006b52:	1ac0      	subs	r0, r0, r3
 8006b54:	2301      	movs	r3, #1
 8006b56:	4083      	lsls	r3, r0
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	0035      	movs	r5, r6
 8006b5c:	6023      	str	r3, [r4, #0]
 8006b5e:	e7cc      	b.n	8006afa <_vfiprintf_r+0xbe>
 8006b60:	9b07      	ldr	r3, [sp, #28]
 8006b62:	1d19      	adds	r1, r3, #4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	9107      	str	r1, [sp, #28]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	db01      	blt.n	8006b70 <_vfiprintf_r+0x134>
 8006b6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b6e:	e004      	b.n	8006b7a <_vfiprintf_r+0x13e>
 8006b70:	425b      	negs	r3, r3
 8006b72:	60e3      	str	r3, [r4, #12]
 8006b74:	2302      	movs	r3, #2
 8006b76:	4313      	orrs	r3, r2
 8006b78:	6023      	str	r3, [r4, #0]
 8006b7a:	7833      	ldrb	r3, [r6, #0]
 8006b7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b7e:	d10c      	bne.n	8006b9a <_vfiprintf_r+0x15e>
 8006b80:	7873      	ldrb	r3, [r6, #1]
 8006b82:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b84:	d134      	bne.n	8006bf0 <_vfiprintf_r+0x1b4>
 8006b86:	9b07      	ldr	r3, [sp, #28]
 8006b88:	3602      	adds	r6, #2
 8006b8a:	1d1a      	adds	r2, r3, #4
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	9207      	str	r2, [sp, #28]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	da01      	bge.n	8006b98 <_vfiprintf_r+0x15c>
 8006b94:	2301      	movs	r3, #1
 8006b96:	425b      	negs	r3, r3
 8006b98:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b9a:	4d32      	ldr	r5, [pc, #200]	@ (8006c64 <_vfiprintf_r+0x228>)
 8006b9c:	2203      	movs	r2, #3
 8006b9e:	0028      	movs	r0, r5
 8006ba0:	7831      	ldrb	r1, [r6, #0]
 8006ba2:	f000 fb4a 	bl	800723a <memchr>
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	d006      	beq.n	8006bb8 <_vfiprintf_r+0x17c>
 8006baa:	2340      	movs	r3, #64	@ 0x40
 8006bac:	1b40      	subs	r0, r0, r5
 8006bae:	4083      	lsls	r3, r0
 8006bb0:	6822      	ldr	r2, [r4, #0]
 8006bb2:	3601      	adds	r6, #1
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	6023      	str	r3, [r4, #0]
 8006bb8:	7831      	ldrb	r1, [r6, #0]
 8006bba:	2206      	movs	r2, #6
 8006bbc:	482a      	ldr	r0, [pc, #168]	@ (8006c68 <_vfiprintf_r+0x22c>)
 8006bbe:	1c75      	adds	r5, r6, #1
 8006bc0:	7621      	strb	r1, [r4, #24]
 8006bc2:	f000 fb3a 	bl	800723a <memchr>
 8006bc6:	2800      	cmp	r0, #0
 8006bc8:	d040      	beq.n	8006c4c <_vfiprintf_r+0x210>
 8006bca:	4b28      	ldr	r3, [pc, #160]	@ (8006c6c <_vfiprintf_r+0x230>)
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d122      	bne.n	8006c16 <_vfiprintf_r+0x1da>
 8006bd0:	2207      	movs	r2, #7
 8006bd2:	9b07      	ldr	r3, [sp, #28]
 8006bd4:	3307      	adds	r3, #7
 8006bd6:	4393      	bics	r3, r2
 8006bd8:	3308      	adds	r3, #8
 8006bda:	9307      	str	r3, [sp, #28]
 8006bdc:	6963      	ldr	r3, [r4, #20]
 8006bde:	9a04      	ldr	r2, [sp, #16]
 8006be0:	189b      	adds	r3, r3, r2
 8006be2:	6163      	str	r3, [r4, #20]
 8006be4:	e762      	b.n	8006aac <_vfiprintf_r+0x70>
 8006be6:	4343      	muls	r3, r0
 8006be8:	002e      	movs	r6, r5
 8006bea:	2101      	movs	r1, #1
 8006bec:	189b      	adds	r3, r3, r2
 8006bee:	e7a4      	b.n	8006b3a <_vfiprintf_r+0xfe>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	200a      	movs	r0, #10
 8006bf4:	0019      	movs	r1, r3
 8006bf6:	3601      	adds	r6, #1
 8006bf8:	6063      	str	r3, [r4, #4]
 8006bfa:	7832      	ldrb	r2, [r6, #0]
 8006bfc:	1c75      	adds	r5, r6, #1
 8006bfe:	3a30      	subs	r2, #48	@ 0x30
 8006c00:	2a09      	cmp	r2, #9
 8006c02:	d903      	bls.n	8006c0c <_vfiprintf_r+0x1d0>
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d0c8      	beq.n	8006b9a <_vfiprintf_r+0x15e>
 8006c08:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c0a:	e7c6      	b.n	8006b9a <_vfiprintf_r+0x15e>
 8006c0c:	4341      	muls	r1, r0
 8006c0e:	002e      	movs	r6, r5
 8006c10:	2301      	movs	r3, #1
 8006c12:	1889      	adds	r1, r1, r2
 8006c14:	e7f1      	b.n	8006bfa <_vfiprintf_r+0x1be>
 8006c16:	aa07      	add	r2, sp, #28
 8006c18:	9200      	str	r2, [sp, #0]
 8006c1a:	0021      	movs	r1, r4
 8006c1c:	003a      	movs	r2, r7
 8006c1e:	4b14      	ldr	r3, [pc, #80]	@ (8006c70 <_vfiprintf_r+0x234>)
 8006c20:	9803      	ldr	r0, [sp, #12]
 8006c22:	e000      	b.n	8006c26 <_vfiprintf_r+0x1ea>
 8006c24:	bf00      	nop
 8006c26:	9004      	str	r0, [sp, #16]
 8006c28:	9b04      	ldr	r3, [sp, #16]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	d1d6      	bne.n	8006bdc <_vfiprintf_r+0x1a0>
 8006c2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c30:	07db      	lsls	r3, r3, #31
 8006c32:	d405      	bmi.n	8006c40 <_vfiprintf_r+0x204>
 8006c34:	89bb      	ldrh	r3, [r7, #12]
 8006c36:	059b      	lsls	r3, r3, #22
 8006c38:	d402      	bmi.n	8006c40 <_vfiprintf_r+0x204>
 8006c3a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006c3c:	f7ff fd2c 	bl	8006698 <__retarget_lock_release_recursive>
 8006c40:	89bb      	ldrh	r3, [r7, #12]
 8006c42:	065b      	lsls	r3, r3, #25
 8006c44:	d500      	bpl.n	8006c48 <_vfiprintf_r+0x20c>
 8006c46:	e71e      	b.n	8006a86 <_vfiprintf_r+0x4a>
 8006c48:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006c4a:	e71e      	b.n	8006a8a <_vfiprintf_r+0x4e>
 8006c4c:	aa07      	add	r2, sp, #28
 8006c4e:	9200      	str	r2, [sp, #0]
 8006c50:	0021      	movs	r1, r4
 8006c52:	003a      	movs	r2, r7
 8006c54:	4b06      	ldr	r3, [pc, #24]	@ (8006c70 <_vfiprintf_r+0x234>)
 8006c56:	9803      	ldr	r0, [sp, #12]
 8006c58:	f000 f87c 	bl	8006d54 <_printf_i>
 8006c5c:	e7e3      	b.n	8006c26 <_vfiprintf_r+0x1ea>
 8006c5e:	46c0      	nop			@ (mov r8, r8)
 8006c60:	08007510 	.word	0x08007510
 8006c64:	08007516 	.word	0x08007516
 8006c68:	0800751a 	.word	0x0800751a
 8006c6c:	00000000 	.word	0x00000000
 8006c70:	08006a17 	.word	0x08006a17

08006c74 <_printf_common>:
 8006c74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c76:	0016      	movs	r6, r2
 8006c78:	9301      	str	r3, [sp, #4]
 8006c7a:	688a      	ldr	r2, [r1, #8]
 8006c7c:	690b      	ldr	r3, [r1, #16]
 8006c7e:	000c      	movs	r4, r1
 8006c80:	9000      	str	r0, [sp, #0]
 8006c82:	4293      	cmp	r3, r2
 8006c84:	da00      	bge.n	8006c88 <_printf_common+0x14>
 8006c86:	0013      	movs	r3, r2
 8006c88:	0022      	movs	r2, r4
 8006c8a:	6033      	str	r3, [r6, #0]
 8006c8c:	3243      	adds	r2, #67	@ 0x43
 8006c8e:	7812      	ldrb	r2, [r2, #0]
 8006c90:	2a00      	cmp	r2, #0
 8006c92:	d001      	beq.n	8006c98 <_printf_common+0x24>
 8006c94:	3301      	adds	r3, #1
 8006c96:	6033      	str	r3, [r6, #0]
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	069b      	lsls	r3, r3, #26
 8006c9c:	d502      	bpl.n	8006ca4 <_printf_common+0x30>
 8006c9e:	6833      	ldr	r3, [r6, #0]
 8006ca0:	3302      	adds	r3, #2
 8006ca2:	6033      	str	r3, [r6, #0]
 8006ca4:	6822      	ldr	r2, [r4, #0]
 8006ca6:	2306      	movs	r3, #6
 8006ca8:	0015      	movs	r5, r2
 8006caa:	401d      	ands	r5, r3
 8006cac:	421a      	tst	r2, r3
 8006cae:	d027      	beq.n	8006d00 <_printf_common+0x8c>
 8006cb0:	0023      	movs	r3, r4
 8006cb2:	3343      	adds	r3, #67	@ 0x43
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	1e5a      	subs	r2, r3, #1
 8006cb8:	4193      	sbcs	r3, r2
 8006cba:	6822      	ldr	r2, [r4, #0]
 8006cbc:	0692      	lsls	r2, r2, #26
 8006cbe:	d430      	bmi.n	8006d22 <_printf_common+0xae>
 8006cc0:	0022      	movs	r2, r4
 8006cc2:	9901      	ldr	r1, [sp, #4]
 8006cc4:	9800      	ldr	r0, [sp, #0]
 8006cc6:	9d08      	ldr	r5, [sp, #32]
 8006cc8:	3243      	adds	r2, #67	@ 0x43
 8006cca:	47a8      	blx	r5
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d025      	beq.n	8006d1c <_printf_common+0xa8>
 8006cd0:	2206      	movs	r2, #6
 8006cd2:	6823      	ldr	r3, [r4, #0]
 8006cd4:	2500      	movs	r5, #0
 8006cd6:	4013      	ands	r3, r2
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	d105      	bne.n	8006ce8 <_printf_common+0x74>
 8006cdc:	6833      	ldr	r3, [r6, #0]
 8006cde:	68e5      	ldr	r5, [r4, #12]
 8006ce0:	1aed      	subs	r5, r5, r3
 8006ce2:	43eb      	mvns	r3, r5
 8006ce4:	17db      	asrs	r3, r3, #31
 8006ce6:	401d      	ands	r5, r3
 8006ce8:	68a3      	ldr	r3, [r4, #8]
 8006cea:	6922      	ldr	r2, [r4, #16]
 8006cec:	4293      	cmp	r3, r2
 8006cee:	dd01      	ble.n	8006cf4 <_printf_common+0x80>
 8006cf0:	1a9b      	subs	r3, r3, r2
 8006cf2:	18ed      	adds	r5, r5, r3
 8006cf4:	2600      	movs	r6, #0
 8006cf6:	42b5      	cmp	r5, r6
 8006cf8:	d120      	bne.n	8006d3c <_printf_common+0xc8>
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	e010      	b.n	8006d20 <_printf_common+0xac>
 8006cfe:	3501      	adds	r5, #1
 8006d00:	68e3      	ldr	r3, [r4, #12]
 8006d02:	6832      	ldr	r2, [r6, #0]
 8006d04:	1a9b      	subs	r3, r3, r2
 8006d06:	42ab      	cmp	r3, r5
 8006d08:	ddd2      	ble.n	8006cb0 <_printf_common+0x3c>
 8006d0a:	0022      	movs	r2, r4
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	9901      	ldr	r1, [sp, #4]
 8006d10:	9800      	ldr	r0, [sp, #0]
 8006d12:	9f08      	ldr	r7, [sp, #32]
 8006d14:	3219      	adds	r2, #25
 8006d16:	47b8      	blx	r7
 8006d18:	3001      	adds	r0, #1
 8006d1a:	d1f0      	bne.n	8006cfe <_printf_common+0x8a>
 8006d1c:	2001      	movs	r0, #1
 8006d1e:	4240      	negs	r0, r0
 8006d20:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006d22:	2030      	movs	r0, #48	@ 0x30
 8006d24:	18e1      	adds	r1, r4, r3
 8006d26:	3143      	adds	r1, #67	@ 0x43
 8006d28:	7008      	strb	r0, [r1, #0]
 8006d2a:	0021      	movs	r1, r4
 8006d2c:	1c5a      	adds	r2, r3, #1
 8006d2e:	3145      	adds	r1, #69	@ 0x45
 8006d30:	7809      	ldrb	r1, [r1, #0]
 8006d32:	18a2      	adds	r2, r4, r2
 8006d34:	3243      	adds	r2, #67	@ 0x43
 8006d36:	3302      	adds	r3, #2
 8006d38:	7011      	strb	r1, [r2, #0]
 8006d3a:	e7c1      	b.n	8006cc0 <_printf_common+0x4c>
 8006d3c:	0022      	movs	r2, r4
 8006d3e:	2301      	movs	r3, #1
 8006d40:	9901      	ldr	r1, [sp, #4]
 8006d42:	9800      	ldr	r0, [sp, #0]
 8006d44:	9f08      	ldr	r7, [sp, #32]
 8006d46:	321a      	adds	r2, #26
 8006d48:	47b8      	blx	r7
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	d0e6      	beq.n	8006d1c <_printf_common+0xa8>
 8006d4e:	3601      	adds	r6, #1
 8006d50:	e7d1      	b.n	8006cf6 <_printf_common+0x82>
	...

08006d54 <_printf_i>:
 8006d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d56:	b08b      	sub	sp, #44	@ 0x2c
 8006d58:	9206      	str	r2, [sp, #24]
 8006d5a:	000a      	movs	r2, r1
 8006d5c:	3243      	adds	r2, #67	@ 0x43
 8006d5e:	9307      	str	r3, [sp, #28]
 8006d60:	9005      	str	r0, [sp, #20]
 8006d62:	9203      	str	r2, [sp, #12]
 8006d64:	7e0a      	ldrb	r2, [r1, #24]
 8006d66:	000c      	movs	r4, r1
 8006d68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d6a:	2a78      	cmp	r2, #120	@ 0x78
 8006d6c:	d809      	bhi.n	8006d82 <_printf_i+0x2e>
 8006d6e:	2a62      	cmp	r2, #98	@ 0x62
 8006d70:	d80b      	bhi.n	8006d8a <_printf_i+0x36>
 8006d72:	2a00      	cmp	r2, #0
 8006d74:	d100      	bne.n	8006d78 <_printf_i+0x24>
 8006d76:	e0bc      	b.n	8006ef2 <_printf_i+0x19e>
 8006d78:	497b      	ldr	r1, [pc, #492]	@ (8006f68 <_printf_i+0x214>)
 8006d7a:	9104      	str	r1, [sp, #16]
 8006d7c:	2a58      	cmp	r2, #88	@ 0x58
 8006d7e:	d100      	bne.n	8006d82 <_printf_i+0x2e>
 8006d80:	e090      	b.n	8006ea4 <_printf_i+0x150>
 8006d82:	0025      	movs	r5, r4
 8006d84:	3542      	adds	r5, #66	@ 0x42
 8006d86:	702a      	strb	r2, [r5, #0]
 8006d88:	e022      	b.n	8006dd0 <_printf_i+0x7c>
 8006d8a:	0010      	movs	r0, r2
 8006d8c:	3863      	subs	r0, #99	@ 0x63
 8006d8e:	2815      	cmp	r0, #21
 8006d90:	d8f7      	bhi.n	8006d82 <_printf_i+0x2e>
 8006d92:	f7f9 f9c1 	bl	8000118 <__gnu_thumb1_case_shi>
 8006d96:	0016      	.short	0x0016
 8006d98:	fff6001f 	.word	0xfff6001f
 8006d9c:	fff6fff6 	.word	0xfff6fff6
 8006da0:	001ffff6 	.word	0x001ffff6
 8006da4:	fff6fff6 	.word	0xfff6fff6
 8006da8:	fff6fff6 	.word	0xfff6fff6
 8006dac:	003600a1 	.word	0x003600a1
 8006db0:	fff60080 	.word	0xfff60080
 8006db4:	00b2fff6 	.word	0x00b2fff6
 8006db8:	0036fff6 	.word	0x0036fff6
 8006dbc:	fff6fff6 	.word	0xfff6fff6
 8006dc0:	0084      	.short	0x0084
 8006dc2:	0025      	movs	r5, r4
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	3542      	adds	r5, #66	@ 0x42
 8006dc8:	1d11      	adds	r1, r2, #4
 8006dca:	6019      	str	r1, [r3, #0]
 8006dcc:	6813      	ldr	r3, [r2, #0]
 8006dce:	702b      	strb	r3, [r5, #0]
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e0a0      	b.n	8006f16 <_printf_i+0x1c2>
 8006dd4:	6818      	ldr	r0, [r3, #0]
 8006dd6:	6809      	ldr	r1, [r1, #0]
 8006dd8:	1d02      	adds	r2, r0, #4
 8006dda:	060d      	lsls	r5, r1, #24
 8006ddc:	d50b      	bpl.n	8006df6 <_printf_i+0xa2>
 8006dde:	6806      	ldr	r6, [r0, #0]
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	2e00      	cmp	r6, #0
 8006de4:	da03      	bge.n	8006dee <_printf_i+0x9a>
 8006de6:	232d      	movs	r3, #45	@ 0x2d
 8006de8:	9a03      	ldr	r2, [sp, #12]
 8006dea:	4276      	negs	r6, r6
 8006dec:	7013      	strb	r3, [r2, #0]
 8006dee:	4b5e      	ldr	r3, [pc, #376]	@ (8006f68 <_printf_i+0x214>)
 8006df0:	270a      	movs	r7, #10
 8006df2:	9304      	str	r3, [sp, #16]
 8006df4:	e018      	b.n	8006e28 <_printf_i+0xd4>
 8006df6:	6806      	ldr	r6, [r0, #0]
 8006df8:	601a      	str	r2, [r3, #0]
 8006dfa:	0649      	lsls	r1, r1, #25
 8006dfc:	d5f1      	bpl.n	8006de2 <_printf_i+0x8e>
 8006dfe:	b236      	sxth	r6, r6
 8006e00:	e7ef      	b.n	8006de2 <_printf_i+0x8e>
 8006e02:	6808      	ldr	r0, [r1, #0]
 8006e04:	6819      	ldr	r1, [r3, #0]
 8006e06:	c940      	ldmia	r1!, {r6}
 8006e08:	0605      	lsls	r5, r0, #24
 8006e0a:	d402      	bmi.n	8006e12 <_printf_i+0xbe>
 8006e0c:	0640      	lsls	r0, r0, #25
 8006e0e:	d500      	bpl.n	8006e12 <_printf_i+0xbe>
 8006e10:	b2b6      	uxth	r6, r6
 8006e12:	6019      	str	r1, [r3, #0]
 8006e14:	4b54      	ldr	r3, [pc, #336]	@ (8006f68 <_printf_i+0x214>)
 8006e16:	270a      	movs	r7, #10
 8006e18:	9304      	str	r3, [sp, #16]
 8006e1a:	2a6f      	cmp	r2, #111	@ 0x6f
 8006e1c:	d100      	bne.n	8006e20 <_printf_i+0xcc>
 8006e1e:	3f02      	subs	r7, #2
 8006e20:	0023      	movs	r3, r4
 8006e22:	2200      	movs	r2, #0
 8006e24:	3343      	adds	r3, #67	@ 0x43
 8006e26:	701a      	strb	r2, [r3, #0]
 8006e28:	6863      	ldr	r3, [r4, #4]
 8006e2a:	60a3      	str	r3, [r4, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	db03      	blt.n	8006e38 <_printf_i+0xe4>
 8006e30:	2104      	movs	r1, #4
 8006e32:	6822      	ldr	r2, [r4, #0]
 8006e34:	438a      	bics	r2, r1
 8006e36:	6022      	str	r2, [r4, #0]
 8006e38:	2e00      	cmp	r6, #0
 8006e3a:	d102      	bne.n	8006e42 <_printf_i+0xee>
 8006e3c:	9d03      	ldr	r5, [sp, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00c      	beq.n	8006e5c <_printf_i+0x108>
 8006e42:	9d03      	ldr	r5, [sp, #12]
 8006e44:	0030      	movs	r0, r6
 8006e46:	0039      	movs	r1, r7
 8006e48:	f7f9 f9f6 	bl	8000238 <__aeabi_uidivmod>
 8006e4c:	9b04      	ldr	r3, [sp, #16]
 8006e4e:	3d01      	subs	r5, #1
 8006e50:	5c5b      	ldrb	r3, [r3, r1]
 8006e52:	702b      	strb	r3, [r5, #0]
 8006e54:	0033      	movs	r3, r6
 8006e56:	0006      	movs	r6, r0
 8006e58:	429f      	cmp	r7, r3
 8006e5a:	d9f3      	bls.n	8006e44 <_printf_i+0xf0>
 8006e5c:	2f08      	cmp	r7, #8
 8006e5e:	d109      	bne.n	8006e74 <_printf_i+0x120>
 8006e60:	6823      	ldr	r3, [r4, #0]
 8006e62:	07db      	lsls	r3, r3, #31
 8006e64:	d506      	bpl.n	8006e74 <_printf_i+0x120>
 8006e66:	6862      	ldr	r2, [r4, #4]
 8006e68:	6923      	ldr	r3, [r4, #16]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	dc02      	bgt.n	8006e74 <_printf_i+0x120>
 8006e6e:	2330      	movs	r3, #48	@ 0x30
 8006e70:	3d01      	subs	r5, #1
 8006e72:	702b      	strb	r3, [r5, #0]
 8006e74:	9b03      	ldr	r3, [sp, #12]
 8006e76:	1b5b      	subs	r3, r3, r5
 8006e78:	6123      	str	r3, [r4, #16]
 8006e7a:	9b07      	ldr	r3, [sp, #28]
 8006e7c:	0021      	movs	r1, r4
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	9805      	ldr	r0, [sp, #20]
 8006e82:	9b06      	ldr	r3, [sp, #24]
 8006e84:	aa09      	add	r2, sp, #36	@ 0x24
 8006e86:	f7ff fef5 	bl	8006c74 <_printf_common>
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	d148      	bne.n	8006f20 <_printf_i+0x1cc>
 8006e8e:	2001      	movs	r0, #1
 8006e90:	4240      	negs	r0, r0
 8006e92:	b00b      	add	sp, #44	@ 0x2c
 8006e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e96:	2220      	movs	r2, #32
 8006e98:	6809      	ldr	r1, [r1, #0]
 8006e9a:	430a      	orrs	r2, r1
 8006e9c:	6022      	str	r2, [r4, #0]
 8006e9e:	2278      	movs	r2, #120	@ 0x78
 8006ea0:	4932      	ldr	r1, [pc, #200]	@ (8006f6c <_printf_i+0x218>)
 8006ea2:	9104      	str	r1, [sp, #16]
 8006ea4:	0021      	movs	r1, r4
 8006ea6:	3145      	adds	r1, #69	@ 0x45
 8006ea8:	700a      	strb	r2, [r1, #0]
 8006eaa:	6819      	ldr	r1, [r3, #0]
 8006eac:	6822      	ldr	r2, [r4, #0]
 8006eae:	c940      	ldmia	r1!, {r6}
 8006eb0:	0610      	lsls	r0, r2, #24
 8006eb2:	d402      	bmi.n	8006eba <_printf_i+0x166>
 8006eb4:	0650      	lsls	r0, r2, #25
 8006eb6:	d500      	bpl.n	8006eba <_printf_i+0x166>
 8006eb8:	b2b6      	uxth	r6, r6
 8006eba:	6019      	str	r1, [r3, #0]
 8006ebc:	07d3      	lsls	r3, r2, #31
 8006ebe:	d502      	bpl.n	8006ec6 <_printf_i+0x172>
 8006ec0:	2320      	movs	r3, #32
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	6023      	str	r3, [r4, #0]
 8006ec6:	2e00      	cmp	r6, #0
 8006ec8:	d001      	beq.n	8006ece <_printf_i+0x17a>
 8006eca:	2710      	movs	r7, #16
 8006ecc:	e7a8      	b.n	8006e20 <_printf_i+0xcc>
 8006ece:	2220      	movs	r2, #32
 8006ed0:	6823      	ldr	r3, [r4, #0]
 8006ed2:	4393      	bics	r3, r2
 8006ed4:	6023      	str	r3, [r4, #0]
 8006ed6:	e7f8      	b.n	8006eca <_printf_i+0x176>
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	680d      	ldr	r5, [r1, #0]
 8006edc:	1d10      	adds	r0, r2, #4
 8006ede:	6949      	ldr	r1, [r1, #20]
 8006ee0:	6018      	str	r0, [r3, #0]
 8006ee2:	6813      	ldr	r3, [r2, #0]
 8006ee4:	062e      	lsls	r6, r5, #24
 8006ee6:	d501      	bpl.n	8006eec <_printf_i+0x198>
 8006ee8:	6019      	str	r1, [r3, #0]
 8006eea:	e002      	b.n	8006ef2 <_printf_i+0x19e>
 8006eec:	066d      	lsls	r5, r5, #25
 8006eee:	d5fb      	bpl.n	8006ee8 <_printf_i+0x194>
 8006ef0:	8019      	strh	r1, [r3, #0]
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	9d03      	ldr	r5, [sp, #12]
 8006ef6:	6123      	str	r3, [r4, #16]
 8006ef8:	e7bf      	b.n	8006e7a <_printf_i+0x126>
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	1d11      	adds	r1, r2, #4
 8006efe:	6019      	str	r1, [r3, #0]
 8006f00:	6815      	ldr	r5, [r2, #0]
 8006f02:	2100      	movs	r1, #0
 8006f04:	0028      	movs	r0, r5
 8006f06:	6862      	ldr	r2, [r4, #4]
 8006f08:	f000 f997 	bl	800723a <memchr>
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	d001      	beq.n	8006f14 <_printf_i+0x1c0>
 8006f10:	1b40      	subs	r0, r0, r5
 8006f12:	6060      	str	r0, [r4, #4]
 8006f14:	6863      	ldr	r3, [r4, #4]
 8006f16:	6123      	str	r3, [r4, #16]
 8006f18:	2300      	movs	r3, #0
 8006f1a:	9a03      	ldr	r2, [sp, #12]
 8006f1c:	7013      	strb	r3, [r2, #0]
 8006f1e:	e7ac      	b.n	8006e7a <_printf_i+0x126>
 8006f20:	002a      	movs	r2, r5
 8006f22:	6923      	ldr	r3, [r4, #16]
 8006f24:	9906      	ldr	r1, [sp, #24]
 8006f26:	9805      	ldr	r0, [sp, #20]
 8006f28:	9d07      	ldr	r5, [sp, #28]
 8006f2a:	47a8      	blx	r5
 8006f2c:	3001      	adds	r0, #1
 8006f2e:	d0ae      	beq.n	8006e8e <_printf_i+0x13a>
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	079b      	lsls	r3, r3, #30
 8006f34:	d415      	bmi.n	8006f62 <_printf_i+0x20e>
 8006f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f38:	68e0      	ldr	r0, [r4, #12]
 8006f3a:	4298      	cmp	r0, r3
 8006f3c:	daa9      	bge.n	8006e92 <_printf_i+0x13e>
 8006f3e:	0018      	movs	r0, r3
 8006f40:	e7a7      	b.n	8006e92 <_printf_i+0x13e>
 8006f42:	0022      	movs	r2, r4
 8006f44:	2301      	movs	r3, #1
 8006f46:	9906      	ldr	r1, [sp, #24]
 8006f48:	9805      	ldr	r0, [sp, #20]
 8006f4a:	9e07      	ldr	r6, [sp, #28]
 8006f4c:	3219      	adds	r2, #25
 8006f4e:	47b0      	blx	r6
 8006f50:	3001      	adds	r0, #1
 8006f52:	d09c      	beq.n	8006e8e <_printf_i+0x13a>
 8006f54:	3501      	adds	r5, #1
 8006f56:	68e3      	ldr	r3, [r4, #12]
 8006f58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f5a:	1a9b      	subs	r3, r3, r2
 8006f5c:	42ab      	cmp	r3, r5
 8006f5e:	dcf0      	bgt.n	8006f42 <_printf_i+0x1ee>
 8006f60:	e7e9      	b.n	8006f36 <_printf_i+0x1e2>
 8006f62:	2500      	movs	r5, #0
 8006f64:	e7f7      	b.n	8006f56 <_printf_i+0x202>
 8006f66:	46c0      	nop			@ (mov r8, r8)
 8006f68:	08007521 	.word	0x08007521
 8006f6c:	08007532 	.word	0x08007532

08006f70 <__sflush_r>:
 8006f70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f72:	220c      	movs	r2, #12
 8006f74:	5e8b      	ldrsh	r3, [r1, r2]
 8006f76:	0005      	movs	r5, r0
 8006f78:	000c      	movs	r4, r1
 8006f7a:	071a      	lsls	r2, r3, #28
 8006f7c:	d456      	bmi.n	800702c <__sflush_r+0xbc>
 8006f7e:	684a      	ldr	r2, [r1, #4]
 8006f80:	2a00      	cmp	r2, #0
 8006f82:	dc02      	bgt.n	8006f8a <__sflush_r+0x1a>
 8006f84:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006f86:	2a00      	cmp	r2, #0
 8006f88:	dd4e      	ble.n	8007028 <__sflush_r+0xb8>
 8006f8a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006f8c:	2f00      	cmp	r7, #0
 8006f8e:	d04b      	beq.n	8007028 <__sflush_r+0xb8>
 8006f90:	2200      	movs	r2, #0
 8006f92:	2080      	movs	r0, #128	@ 0x80
 8006f94:	682e      	ldr	r6, [r5, #0]
 8006f96:	602a      	str	r2, [r5, #0]
 8006f98:	001a      	movs	r2, r3
 8006f9a:	0140      	lsls	r0, r0, #5
 8006f9c:	6a21      	ldr	r1, [r4, #32]
 8006f9e:	4002      	ands	r2, r0
 8006fa0:	4203      	tst	r3, r0
 8006fa2:	d033      	beq.n	800700c <__sflush_r+0x9c>
 8006fa4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006fa6:	89a3      	ldrh	r3, [r4, #12]
 8006fa8:	075b      	lsls	r3, r3, #29
 8006faa:	d506      	bpl.n	8006fba <__sflush_r+0x4a>
 8006fac:	6863      	ldr	r3, [r4, #4]
 8006fae:	1ad2      	subs	r2, r2, r3
 8006fb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d001      	beq.n	8006fba <__sflush_r+0x4a>
 8006fb6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006fb8:	1ad2      	subs	r2, r2, r3
 8006fba:	2300      	movs	r3, #0
 8006fbc:	0028      	movs	r0, r5
 8006fbe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006fc0:	6a21      	ldr	r1, [r4, #32]
 8006fc2:	47b8      	blx	r7
 8006fc4:	89a2      	ldrh	r2, [r4, #12]
 8006fc6:	1c43      	adds	r3, r0, #1
 8006fc8:	d106      	bne.n	8006fd8 <__sflush_r+0x68>
 8006fca:	6829      	ldr	r1, [r5, #0]
 8006fcc:	291d      	cmp	r1, #29
 8006fce:	d846      	bhi.n	800705e <__sflush_r+0xee>
 8006fd0:	4b29      	ldr	r3, [pc, #164]	@ (8007078 <__sflush_r+0x108>)
 8006fd2:	410b      	asrs	r3, r1
 8006fd4:	07db      	lsls	r3, r3, #31
 8006fd6:	d442      	bmi.n	800705e <__sflush_r+0xee>
 8006fd8:	2300      	movs	r3, #0
 8006fda:	6063      	str	r3, [r4, #4]
 8006fdc:	6923      	ldr	r3, [r4, #16]
 8006fde:	6023      	str	r3, [r4, #0]
 8006fe0:	04d2      	lsls	r2, r2, #19
 8006fe2:	d505      	bpl.n	8006ff0 <__sflush_r+0x80>
 8006fe4:	1c43      	adds	r3, r0, #1
 8006fe6:	d102      	bne.n	8006fee <__sflush_r+0x7e>
 8006fe8:	682b      	ldr	r3, [r5, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d100      	bne.n	8006ff0 <__sflush_r+0x80>
 8006fee:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ff2:	602e      	str	r6, [r5, #0]
 8006ff4:	2900      	cmp	r1, #0
 8006ff6:	d017      	beq.n	8007028 <__sflush_r+0xb8>
 8006ff8:	0023      	movs	r3, r4
 8006ffa:	3344      	adds	r3, #68	@ 0x44
 8006ffc:	4299      	cmp	r1, r3
 8006ffe:	d002      	beq.n	8007006 <__sflush_r+0x96>
 8007000:	0028      	movs	r0, r5
 8007002:	f7ff fb4b 	bl	800669c <_free_r>
 8007006:	2300      	movs	r3, #0
 8007008:	6363      	str	r3, [r4, #52]	@ 0x34
 800700a:	e00d      	b.n	8007028 <__sflush_r+0xb8>
 800700c:	2301      	movs	r3, #1
 800700e:	0028      	movs	r0, r5
 8007010:	47b8      	blx	r7
 8007012:	0002      	movs	r2, r0
 8007014:	1c43      	adds	r3, r0, #1
 8007016:	d1c6      	bne.n	8006fa6 <__sflush_r+0x36>
 8007018:	682b      	ldr	r3, [r5, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d0c3      	beq.n	8006fa6 <__sflush_r+0x36>
 800701e:	2b1d      	cmp	r3, #29
 8007020:	d001      	beq.n	8007026 <__sflush_r+0xb6>
 8007022:	2b16      	cmp	r3, #22
 8007024:	d11a      	bne.n	800705c <__sflush_r+0xec>
 8007026:	602e      	str	r6, [r5, #0]
 8007028:	2000      	movs	r0, #0
 800702a:	e01e      	b.n	800706a <__sflush_r+0xfa>
 800702c:	690e      	ldr	r6, [r1, #16]
 800702e:	2e00      	cmp	r6, #0
 8007030:	d0fa      	beq.n	8007028 <__sflush_r+0xb8>
 8007032:	680f      	ldr	r7, [r1, #0]
 8007034:	600e      	str	r6, [r1, #0]
 8007036:	1bba      	subs	r2, r7, r6
 8007038:	9201      	str	r2, [sp, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	079b      	lsls	r3, r3, #30
 800703e:	d100      	bne.n	8007042 <__sflush_r+0xd2>
 8007040:	694a      	ldr	r2, [r1, #20]
 8007042:	60a2      	str	r2, [r4, #8]
 8007044:	9b01      	ldr	r3, [sp, #4]
 8007046:	2b00      	cmp	r3, #0
 8007048:	ddee      	ble.n	8007028 <__sflush_r+0xb8>
 800704a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800704c:	0032      	movs	r2, r6
 800704e:	001f      	movs	r7, r3
 8007050:	0028      	movs	r0, r5
 8007052:	9b01      	ldr	r3, [sp, #4]
 8007054:	6a21      	ldr	r1, [r4, #32]
 8007056:	47b8      	blx	r7
 8007058:	2800      	cmp	r0, #0
 800705a:	dc07      	bgt.n	800706c <__sflush_r+0xfc>
 800705c:	89a2      	ldrh	r2, [r4, #12]
 800705e:	2340      	movs	r3, #64	@ 0x40
 8007060:	2001      	movs	r0, #1
 8007062:	4313      	orrs	r3, r2
 8007064:	b21b      	sxth	r3, r3
 8007066:	81a3      	strh	r3, [r4, #12]
 8007068:	4240      	negs	r0, r0
 800706a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800706c:	9b01      	ldr	r3, [sp, #4]
 800706e:	1836      	adds	r6, r6, r0
 8007070:	1a1b      	subs	r3, r3, r0
 8007072:	9301      	str	r3, [sp, #4]
 8007074:	e7e6      	b.n	8007044 <__sflush_r+0xd4>
 8007076:	46c0      	nop			@ (mov r8, r8)
 8007078:	dfbffffe 	.word	0xdfbffffe

0800707c <_fflush_r>:
 800707c:	690b      	ldr	r3, [r1, #16]
 800707e:	b570      	push	{r4, r5, r6, lr}
 8007080:	0005      	movs	r5, r0
 8007082:	000c      	movs	r4, r1
 8007084:	2b00      	cmp	r3, #0
 8007086:	d102      	bne.n	800708e <_fflush_r+0x12>
 8007088:	2500      	movs	r5, #0
 800708a:	0028      	movs	r0, r5
 800708c:	bd70      	pop	{r4, r5, r6, pc}
 800708e:	2800      	cmp	r0, #0
 8007090:	d004      	beq.n	800709c <_fflush_r+0x20>
 8007092:	6a03      	ldr	r3, [r0, #32]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d101      	bne.n	800709c <_fflush_r+0x20>
 8007098:	f7ff f9a2 	bl	80063e0 <__sinit>
 800709c:	220c      	movs	r2, #12
 800709e:	5ea3      	ldrsh	r3, [r4, r2]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d0f1      	beq.n	8007088 <_fflush_r+0xc>
 80070a4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80070a6:	07d2      	lsls	r2, r2, #31
 80070a8:	d404      	bmi.n	80070b4 <_fflush_r+0x38>
 80070aa:	059b      	lsls	r3, r3, #22
 80070ac:	d402      	bmi.n	80070b4 <_fflush_r+0x38>
 80070ae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070b0:	f7ff faf1 	bl	8006696 <__retarget_lock_acquire_recursive>
 80070b4:	0028      	movs	r0, r5
 80070b6:	0021      	movs	r1, r4
 80070b8:	f7ff ff5a 	bl	8006f70 <__sflush_r>
 80070bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070be:	0005      	movs	r5, r0
 80070c0:	07db      	lsls	r3, r3, #31
 80070c2:	d4e2      	bmi.n	800708a <_fflush_r+0xe>
 80070c4:	89a3      	ldrh	r3, [r4, #12]
 80070c6:	059b      	lsls	r3, r3, #22
 80070c8:	d4df      	bmi.n	800708a <_fflush_r+0xe>
 80070ca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070cc:	f7ff fae4 	bl	8006698 <__retarget_lock_release_recursive>
 80070d0:	e7db      	b.n	800708a <_fflush_r+0xe>

080070d2 <__swbuf_r>:
 80070d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d4:	0006      	movs	r6, r0
 80070d6:	000d      	movs	r5, r1
 80070d8:	0014      	movs	r4, r2
 80070da:	2800      	cmp	r0, #0
 80070dc:	d004      	beq.n	80070e8 <__swbuf_r+0x16>
 80070de:	6a03      	ldr	r3, [r0, #32]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d101      	bne.n	80070e8 <__swbuf_r+0x16>
 80070e4:	f7ff f97c 	bl	80063e0 <__sinit>
 80070e8:	69a3      	ldr	r3, [r4, #24]
 80070ea:	60a3      	str	r3, [r4, #8]
 80070ec:	89a3      	ldrh	r3, [r4, #12]
 80070ee:	071b      	lsls	r3, r3, #28
 80070f0:	d502      	bpl.n	80070f8 <__swbuf_r+0x26>
 80070f2:	6923      	ldr	r3, [r4, #16]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d109      	bne.n	800710c <__swbuf_r+0x3a>
 80070f8:	0021      	movs	r1, r4
 80070fa:	0030      	movs	r0, r6
 80070fc:	f000 f82c 	bl	8007158 <__swsetup_r>
 8007100:	2800      	cmp	r0, #0
 8007102:	d003      	beq.n	800710c <__swbuf_r+0x3a>
 8007104:	2501      	movs	r5, #1
 8007106:	426d      	negs	r5, r5
 8007108:	0028      	movs	r0, r5
 800710a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800710c:	6923      	ldr	r3, [r4, #16]
 800710e:	6820      	ldr	r0, [r4, #0]
 8007110:	b2ef      	uxtb	r7, r5
 8007112:	1ac0      	subs	r0, r0, r3
 8007114:	6963      	ldr	r3, [r4, #20]
 8007116:	b2ed      	uxtb	r5, r5
 8007118:	4283      	cmp	r3, r0
 800711a:	dc05      	bgt.n	8007128 <__swbuf_r+0x56>
 800711c:	0021      	movs	r1, r4
 800711e:	0030      	movs	r0, r6
 8007120:	f7ff ffac 	bl	800707c <_fflush_r>
 8007124:	2800      	cmp	r0, #0
 8007126:	d1ed      	bne.n	8007104 <__swbuf_r+0x32>
 8007128:	68a3      	ldr	r3, [r4, #8]
 800712a:	3001      	adds	r0, #1
 800712c:	3b01      	subs	r3, #1
 800712e:	60a3      	str	r3, [r4, #8]
 8007130:	6823      	ldr	r3, [r4, #0]
 8007132:	1c5a      	adds	r2, r3, #1
 8007134:	6022      	str	r2, [r4, #0]
 8007136:	701f      	strb	r7, [r3, #0]
 8007138:	6963      	ldr	r3, [r4, #20]
 800713a:	4283      	cmp	r3, r0
 800713c:	d004      	beq.n	8007148 <__swbuf_r+0x76>
 800713e:	89a3      	ldrh	r3, [r4, #12]
 8007140:	07db      	lsls	r3, r3, #31
 8007142:	d5e1      	bpl.n	8007108 <__swbuf_r+0x36>
 8007144:	2d0a      	cmp	r5, #10
 8007146:	d1df      	bne.n	8007108 <__swbuf_r+0x36>
 8007148:	0021      	movs	r1, r4
 800714a:	0030      	movs	r0, r6
 800714c:	f7ff ff96 	bl	800707c <_fflush_r>
 8007150:	2800      	cmp	r0, #0
 8007152:	d0d9      	beq.n	8007108 <__swbuf_r+0x36>
 8007154:	e7d6      	b.n	8007104 <__swbuf_r+0x32>
	...

08007158 <__swsetup_r>:
 8007158:	4b2d      	ldr	r3, [pc, #180]	@ (8007210 <__swsetup_r+0xb8>)
 800715a:	b570      	push	{r4, r5, r6, lr}
 800715c:	0005      	movs	r5, r0
 800715e:	6818      	ldr	r0, [r3, #0]
 8007160:	000c      	movs	r4, r1
 8007162:	2800      	cmp	r0, #0
 8007164:	d004      	beq.n	8007170 <__swsetup_r+0x18>
 8007166:	6a03      	ldr	r3, [r0, #32]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <__swsetup_r+0x18>
 800716c:	f7ff f938 	bl	80063e0 <__sinit>
 8007170:	230c      	movs	r3, #12
 8007172:	5ee2      	ldrsh	r2, [r4, r3]
 8007174:	0713      	lsls	r3, r2, #28
 8007176:	d423      	bmi.n	80071c0 <__swsetup_r+0x68>
 8007178:	06d3      	lsls	r3, r2, #27
 800717a:	d407      	bmi.n	800718c <__swsetup_r+0x34>
 800717c:	2309      	movs	r3, #9
 800717e:	602b      	str	r3, [r5, #0]
 8007180:	2340      	movs	r3, #64	@ 0x40
 8007182:	2001      	movs	r0, #1
 8007184:	4313      	orrs	r3, r2
 8007186:	81a3      	strh	r3, [r4, #12]
 8007188:	4240      	negs	r0, r0
 800718a:	e03a      	b.n	8007202 <__swsetup_r+0xaa>
 800718c:	0752      	lsls	r2, r2, #29
 800718e:	d513      	bpl.n	80071b8 <__swsetup_r+0x60>
 8007190:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007192:	2900      	cmp	r1, #0
 8007194:	d008      	beq.n	80071a8 <__swsetup_r+0x50>
 8007196:	0023      	movs	r3, r4
 8007198:	3344      	adds	r3, #68	@ 0x44
 800719a:	4299      	cmp	r1, r3
 800719c:	d002      	beq.n	80071a4 <__swsetup_r+0x4c>
 800719e:	0028      	movs	r0, r5
 80071a0:	f7ff fa7c 	bl	800669c <_free_r>
 80071a4:	2300      	movs	r3, #0
 80071a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80071a8:	2224      	movs	r2, #36	@ 0x24
 80071aa:	89a3      	ldrh	r3, [r4, #12]
 80071ac:	4393      	bics	r3, r2
 80071ae:	81a3      	strh	r3, [r4, #12]
 80071b0:	2300      	movs	r3, #0
 80071b2:	6063      	str	r3, [r4, #4]
 80071b4:	6923      	ldr	r3, [r4, #16]
 80071b6:	6023      	str	r3, [r4, #0]
 80071b8:	2308      	movs	r3, #8
 80071ba:	89a2      	ldrh	r2, [r4, #12]
 80071bc:	4313      	orrs	r3, r2
 80071be:	81a3      	strh	r3, [r4, #12]
 80071c0:	6923      	ldr	r3, [r4, #16]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d10b      	bne.n	80071de <__swsetup_r+0x86>
 80071c6:	21a0      	movs	r1, #160	@ 0xa0
 80071c8:	2280      	movs	r2, #128	@ 0x80
 80071ca:	89a3      	ldrh	r3, [r4, #12]
 80071cc:	0089      	lsls	r1, r1, #2
 80071ce:	0092      	lsls	r2, r2, #2
 80071d0:	400b      	ands	r3, r1
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d003      	beq.n	80071de <__swsetup_r+0x86>
 80071d6:	0021      	movs	r1, r4
 80071d8:	0028      	movs	r0, r5
 80071da:	f000 f89b 	bl	8007314 <__smakebuf_r>
 80071de:	230c      	movs	r3, #12
 80071e0:	5ee2      	ldrsh	r2, [r4, r3]
 80071e2:	2101      	movs	r1, #1
 80071e4:	0013      	movs	r3, r2
 80071e6:	400b      	ands	r3, r1
 80071e8:	420a      	tst	r2, r1
 80071ea:	d00b      	beq.n	8007204 <__swsetup_r+0xac>
 80071ec:	2300      	movs	r3, #0
 80071ee:	60a3      	str	r3, [r4, #8]
 80071f0:	6963      	ldr	r3, [r4, #20]
 80071f2:	425b      	negs	r3, r3
 80071f4:	61a3      	str	r3, [r4, #24]
 80071f6:	2000      	movs	r0, #0
 80071f8:	6923      	ldr	r3, [r4, #16]
 80071fa:	4283      	cmp	r3, r0
 80071fc:	d101      	bne.n	8007202 <__swsetup_r+0xaa>
 80071fe:	0613      	lsls	r3, r2, #24
 8007200:	d4be      	bmi.n	8007180 <__swsetup_r+0x28>
 8007202:	bd70      	pop	{r4, r5, r6, pc}
 8007204:	0791      	lsls	r1, r2, #30
 8007206:	d400      	bmi.n	800720a <__swsetup_r+0xb2>
 8007208:	6963      	ldr	r3, [r4, #20]
 800720a:	60a3      	str	r3, [r4, #8]
 800720c:	e7f3      	b.n	80071f6 <__swsetup_r+0x9e>
 800720e:	46c0      	nop			@ (mov r8, r8)
 8007210:	20000018 	.word	0x20000018

08007214 <memmove>:
 8007214:	b510      	push	{r4, lr}
 8007216:	4288      	cmp	r0, r1
 8007218:	d806      	bhi.n	8007228 <memmove+0x14>
 800721a:	2300      	movs	r3, #0
 800721c:	429a      	cmp	r2, r3
 800721e:	d008      	beq.n	8007232 <memmove+0x1e>
 8007220:	5ccc      	ldrb	r4, [r1, r3]
 8007222:	54c4      	strb	r4, [r0, r3]
 8007224:	3301      	adds	r3, #1
 8007226:	e7f9      	b.n	800721c <memmove+0x8>
 8007228:	188b      	adds	r3, r1, r2
 800722a:	4298      	cmp	r0, r3
 800722c:	d2f5      	bcs.n	800721a <memmove+0x6>
 800722e:	3a01      	subs	r2, #1
 8007230:	d200      	bcs.n	8007234 <memmove+0x20>
 8007232:	bd10      	pop	{r4, pc}
 8007234:	5c8b      	ldrb	r3, [r1, r2]
 8007236:	5483      	strb	r3, [r0, r2]
 8007238:	e7f9      	b.n	800722e <memmove+0x1a>

0800723a <memchr>:
 800723a:	b2c9      	uxtb	r1, r1
 800723c:	1882      	adds	r2, r0, r2
 800723e:	4290      	cmp	r0, r2
 8007240:	d101      	bne.n	8007246 <memchr+0xc>
 8007242:	2000      	movs	r0, #0
 8007244:	4770      	bx	lr
 8007246:	7803      	ldrb	r3, [r0, #0]
 8007248:	428b      	cmp	r3, r1
 800724a:	d0fb      	beq.n	8007244 <memchr+0xa>
 800724c:	3001      	adds	r0, #1
 800724e:	e7f6      	b.n	800723e <memchr+0x4>

08007250 <memcpy>:
 8007250:	2300      	movs	r3, #0
 8007252:	b510      	push	{r4, lr}
 8007254:	429a      	cmp	r2, r3
 8007256:	d100      	bne.n	800725a <memcpy+0xa>
 8007258:	bd10      	pop	{r4, pc}
 800725a:	5ccc      	ldrb	r4, [r1, r3]
 800725c:	54c4      	strb	r4, [r0, r3]
 800725e:	3301      	adds	r3, #1
 8007260:	e7f8      	b.n	8007254 <memcpy+0x4>

08007262 <_realloc_r>:
 8007262:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007264:	0006      	movs	r6, r0
 8007266:	000c      	movs	r4, r1
 8007268:	0015      	movs	r5, r2
 800726a:	2900      	cmp	r1, #0
 800726c:	d105      	bne.n	800727a <_realloc_r+0x18>
 800726e:	0011      	movs	r1, r2
 8007270:	f7fe ff96 	bl	80061a0 <_malloc_r>
 8007274:	0004      	movs	r4, r0
 8007276:	0020      	movs	r0, r4
 8007278:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800727a:	2a00      	cmp	r2, #0
 800727c:	d103      	bne.n	8007286 <_realloc_r+0x24>
 800727e:	f7ff fa0d 	bl	800669c <_free_r>
 8007282:	2400      	movs	r4, #0
 8007284:	e7f7      	b.n	8007276 <_realloc_r+0x14>
 8007286:	f000 f8ab 	bl	80073e0 <_malloc_usable_size_r>
 800728a:	0007      	movs	r7, r0
 800728c:	4285      	cmp	r5, r0
 800728e:	d802      	bhi.n	8007296 <_realloc_r+0x34>
 8007290:	0843      	lsrs	r3, r0, #1
 8007292:	42ab      	cmp	r3, r5
 8007294:	d3ef      	bcc.n	8007276 <_realloc_r+0x14>
 8007296:	0029      	movs	r1, r5
 8007298:	0030      	movs	r0, r6
 800729a:	f7fe ff81 	bl	80061a0 <_malloc_r>
 800729e:	9001      	str	r0, [sp, #4]
 80072a0:	2800      	cmp	r0, #0
 80072a2:	d0ee      	beq.n	8007282 <_realloc_r+0x20>
 80072a4:	002a      	movs	r2, r5
 80072a6:	42bd      	cmp	r5, r7
 80072a8:	d900      	bls.n	80072ac <_realloc_r+0x4a>
 80072aa:	003a      	movs	r2, r7
 80072ac:	0021      	movs	r1, r4
 80072ae:	9801      	ldr	r0, [sp, #4]
 80072b0:	f7ff ffce 	bl	8007250 <memcpy>
 80072b4:	0021      	movs	r1, r4
 80072b6:	0030      	movs	r0, r6
 80072b8:	f7ff f9f0 	bl	800669c <_free_r>
 80072bc:	9c01      	ldr	r4, [sp, #4]
 80072be:	e7da      	b.n	8007276 <_realloc_r+0x14>

080072c0 <__swhatbuf_r>:
 80072c0:	b570      	push	{r4, r5, r6, lr}
 80072c2:	000e      	movs	r6, r1
 80072c4:	001d      	movs	r5, r3
 80072c6:	230e      	movs	r3, #14
 80072c8:	5ec9      	ldrsh	r1, [r1, r3]
 80072ca:	0014      	movs	r4, r2
 80072cc:	b096      	sub	sp, #88	@ 0x58
 80072ce:	2900      	cmp	r1, #0
 80072d0:	da0c      	bge.n	80072ec <__swhatbuf_r+0x2c>
 80072d2:	89b2      	ldrh	r2, [r6, #12]
 80072d4:	2380      	movs	r3, #128	@ 0x80
 80072d6:	0011      	movs	r1, r2
 80072d8:	4019      	ands	r1, r3
 80072da:	421a      	tst	r2, r3
 80072dc:	d114      	bne.n	8007308 <__swhatbuf_r+0x48>
 80072de:	2380      	movs	r3, #128	@ 0x80
 80072e0:	00db      	lsls	r3, r3, #3
 80072e2:	2000      	movs	r0, #0
 80072e4:	6029      	str	r1, [r5, #0]
 80072e6:	6023      	str	r3, [r4, #0]
 80072e8:	b016      	add	sp, #88	@ 0x58
 80072ea:	bd70      	pop	{r4, r5, r6, pc}
 80072ec:	466a      	mov	r2, sp
 80072ee:	f000 f853 	bl	8007398 <_fstat_r>
 80072f2:	2800      	cmp	r0, #0
 80072f4:	dbed      	blt.n	80072d2 <__swhatbuf_r+0x12>
 80072f6:	23f0      	movs	r3, #240	@ 0xf0
 80072f8:	9901      	ldr	r1, [sp, #4]
 80072fa:	021b      	lsls	r3, r3, #8
 80072fc:	4019      	ands	r1, r3
 80072fe:	4b04      	ldr	r3, [pc, #16]	@ (8007310 <__swhatbuf_r+0x50>)
 8007300:	18c9      	adds	r1, r1, r3
 8007302:	424b      	negs	r3, r1
 8007304:	4159      	adcs	r1, r3
 8007306:	e7ea      	b.n	80072de <__swhatbuf_r+0x1e>
 8007308:	2100      	movs	r1, #0
 800730a:	2340      	movs	r3, #64	@ 0x40
 800730c:	e7e9      	b.n	80072e2 <__swhatbuf_r+0x22>
 800730e:	46c0      	nop			@ (mov r8, r8)
 8007310:	ffffe000 	.word	0xffffe000

08007314 <__smakebuf_r>:
 8007314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007316:	2602      	movs	r6, #2
 8007318:	898b      	ldrh	r3, [r1, #12]
 800731a:	0005      	movs	r5, r0
 800731c:	000c      	movs	r4, r1
 800731e:	b085      	sub	sp, #20
 8007320:	4233      	tst	r3, r6
 8007322:	d007      	beq.n	8007334 <__smakebuf_r+0x20>
 8007324:	0023      	movs	r3, r4
 8007326:	3347      	adds	r3, #71	@ 0x47
 8007328:	6023      	str	r3, [r4, #0]
 800732a:	6123      	str	r3, [r4, #16]
 800732c:	2301      	movs	r3, #1
 800732e:	6163      	str	r3, [r4, #20]
 8007330:	b005      	add	sp, #20
 8007332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007334:	ab03      	add	r3, sp, #12
 8007336:	aa02      	add	r2, sp, #8
 8007338:	f7ff ffc2 	bl	80072c0 <__swhatbuf_r>
 800733c:	9f02      	ldr	r7, [sp, #8]
 800733e:	9001      	str	r0, [sp, #4]
 8007340:	0039      	movs	r1, r7
 8007342:	0028      	movs	r0, r5
 8007344:	f7fe ff2c 	bl	80061a0 <_malloc_r>
 8007348:	2800      	cmp	r0, #0
 800734a:	d108      	bne.n	800735e <__smakebuf_r+0x4a>
 800734c:	220c      	movs	r2, #12
 800734e:	5ea3      	ldrsh	r3, [r4, r2]
 8007350:	059a      	lsls	r2, r3, #22
 8007352:	d4ed      	bmi.n	8007330 <__smakebuf_r+0x1c>
 8007354:	2203      	movs	r2, #3
 8007356:	4393      	bics	r3, r2
 8007358:	431e      	orrs	r6, r3
 800735a:	81a6      	strh	r6, [r4, #12]
 800735c:	e7e2      	b.n	8007324 <__smakebuf_r+0x10>
 800735e:	2380      	movs	r3, #128	@ 0x80
 8007360:	89a2      	ldrh	r2, [r4, #12]
 8007362:	6020      	str	r0, [r4, #0]
 8007364:	4313      	orrs	r3, r2
 8007366:	81a3      	strh	r3, [r4, #12]
 8007368:	9b03      	ldr	r3, [sp, #12]
 800736a:	6120      	str	r0, [r4, #16]
 800736c:	6167      	str	r7, [r4, #20]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00c      	beq.n	800738c <__smakebuf_r+0x78>
 8007372:	0028      	movs	r0, r5
 8007374:	230e      	movs	r3, #14
 8007376:	5ee1      	ldrsh	r1, [r4, r3]
 8007378:	f000 f820 	bl	80073bc <_isatty_r>
 800737c:	2800      	cmp	r0, #0
 800737e:	d005      	beq.n	800738c <__smakebuf_r+0x78>
 8007380:	2303      	movs	r3, #3
 8007382:	89a2      	ldrh	r2, [r4, #12]
 8007384:	439a      	bics	r2, r3
 8007386:	3b02      	subs	r3, #2
 8007388:	4313      	orrs	r3, r2
 800738a:	81a3      	strh	r3, [r4, #12]
 800738c:	89a3      	ldrh	r3, [r4, #12]
 800738e:	9a01      	ldr	r2, [sp, #4]
 8007390:	4313      	orrs	r3, r2
 8007392:	81a3      	strh	r3, [r4, #12]
 8007394:	e7cc      	b.n	8007330 <__smakebuf_r+0x1c>
	...

08007398 <_fstat_r>:
 8007398:	2300      	movs	r3, #0
 800739a:	b570      	push	{r4, r5, r6, lr}
 800739c:	4d06      	ldr	r5, [pc, #24]	@ (80073b8 <_fstat_r+0x20>)
 800739e:	0004      	movs	r4, r0
 80073a0:	0008      	movs	r0, r1
 80073a2:	0011      	movs	r1, r2
 80073a4:	602b      	str	r3, [r5, #0]
 80073a6:	f7fb fbf9 	bl	8002b9c <_fstat>
 80073aa:	1c43      	adds	r3, r0, #1
 80073ac:	d103      	bne.n	80073b6 <_fstat_r+0x1e>
 80073ae:	682b      	ldr	r3, [r5, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d000      	beq.n	80073b6 <_fstat_r+0x1e>
 80073b4:	6023      	str	r3, [r4, #0]
 80073b6:	bd70      	pop	{r4, r5, r6, pc}
 80073b8:	200002f8 	.word	0x200002f8

080073bc <_isatty_r>:
 80073bc:	2300      	movs	r3, #0
 80073be:	b570      	push	{r4, r5, r6, lr}
 80073c0:	4d06      	ldr	r5, [pc, #24]	@ (80073dc <_isatty_r+0x20>)
 80073c2:	0004      	movs	r4, r0
 80073c4:	0008      	movs	r0, r1
 80073c6:	602b      	str	r3, [r5, #0]
 80073c8:	f7fb fbf6 	bl	8002bb8 <_isatty>
 80073cc:	1c43      	adds	r3, r0, #1
 80073ce:	d103      	bne.n	80073d8 <_isatty_r+0x1c>
 80073d0:	682b      	ldr	r3, [r5, #0]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d000      	beq.n	80073d8 <_isatty_r+0x1c>
 80073d6:	6023      	str	r3, [r4, #0]
 80073d8:	bd70      	pop	{r4, r5, r6, pc}
 80073da:	46c0      	nop			@ (mov r8, r8)
 80073dc:	200002f8 	.word	0x200002f8

080073e0 <_malloc_usable_size_r>:
 80073e0:	1f0b      	subs	r3, r1, #4
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	1f18      	subs	r0, r3, #4
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	da01      	bge.n	80073ee <_malloc_usable_size_r+0xe>
 80073ea:	580b      	ldr	r3, [r1, r0]
 80073ec:	18c0      	adds	r0, r0, r3
 80073ee:	4770      	bx	lr

080073f0 <_init>:
 80073f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073f2:	46c0      	nop			@ (mov r8, r8)
 80073f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073f6:	bc08      	pop	{r3}
 80073f8:	469e      	mov	lr, r3
 80073fa:	4770      	bx	lr

080073fc <_fini>:
 80073fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073fe:	46c0      	nop			@ (mov r8, r8)
 8007400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007402:	bc08      	pop	{r3}
 8007404:	469e      	mov	lr, r3
 8007406:	4770      	bx	lr
