21:11:50 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
21:11:55 INFO  : Registering command handlers for Vitis TCF services
21:11:56 INFO  : Platform repository initialization has completed.
21:11:58 INFO  : XSCT server has started successfully.
21:11:58 INFO  : plnx-install-location is set to ''
21:12:02 INFO  : Successfully done setting XSCT server connection channel  
21:12:02 INFO  : Successfully done query RDI_DATADIR 
21:12:02 INFO  : Successfully done setting workspace for the tool. 
21:15:34 INFO  : Result from executing command 'getProjects': caerus_v4
21:15:34 INFO  : Result from executing command 'getPlatforms': 
21:15:59 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:16:01 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:25:37 INFO  : Result from executing command 'getProjects': caerus_v4
21:25:37 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
21:25:59 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:27:03 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:28:08 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:28:30 INFO  : Inferring section assignments and sizes from elf file: /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
21:29:06 INFO  : Successfully generated /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/src/lscript.ld.
21:29:06 INFO  : Applying linker script to all configurations of project Caerus_Mem_Test.
21:29:06 INFO  : Setting rebuild state to true for all configurations of project Caerus_Mem_Test.
21:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:31:05 INFO  : 'jtag frequency' command is executed.
21:31:05 INFO  : Context for 'APU' is selected.
21:31:05 INFO  : System reset is completed.
21:31:08 INFO  : 'after 3000' command is executed.
21:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:31:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:31:11 INFO  : Context for 'APU' is selected.
21:31:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:11 INFO  : Context for 'APU' is selected.
21:31:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:31:11 INFO  : 'ps7_init' command is executed.
21:31:11 INFO  : 'ps7_post_config' command is executed.
21:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:11 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:12 INFO  : 'con' command is executed.
21:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:33:13 INFO  : Disconnected from the channel tcfchan#4.
21:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:33:14 INFO  : 'jtag frequency' command is executed.
21:33:14 INFO  : Context for 'APU' is selected.
21:33:14 INFO  : System reset is completed.
21:33:17 INFO  : 'after 3000' command is executed.
21:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:33:19 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:33:19 INFO  : Context for 'APU' is selected.
21:33:19 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:19 INFO  : Context for 'APU' is selected.
21:33:19 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:33:19 INFO  : 'ps7_init' command is executed.
21:33:19 INFO  : 'ps7_post_config' command is executed.
21:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:20 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:20 INFO  : 'con' command is executed.
21:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:20 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:33:37 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:34:22 INFO  : Disconnected from the channel tcfchan#5.
21:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:34:22 INFO  : 'jtag frequency' command is executed.
21:34:22 INFO  : Context for 'APU' is selected.
21:34:22 INFO  : System reset is completed.
21:34:25 INFO  : 'after 3000' command is executed.
21:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:34:27 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:34:27 INFO  : Context for 'APU' is selected.
21:34:27 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:27 INFO  : Context for 'APU' is selected.
21:34:27 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:34:28 INFO  : 'ps7_init' command is executed.
21:34:28 INFO  : 'ps7_post_config' command is executed.
21:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:28 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:28 INFO  : 'con' command is executed.
21:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:28 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:35:37 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:35:43 INFO  : Disconnected from the channel tcfchan#7.
21:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:35:43 INFO  : 'jtag frequency' command is executed.
21:35:43 INFO  : Context for 'APU' is selected.
21:35:43 INFO  : System reset is completed.
21:35:46 INFO  : 'after 3000' command is executed.
21:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:35:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:35:48 INFO  : Context for 'APU' is selected.
21:35:48 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:48 INFO  : Context for 'APU' is selected.
21:35:48 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:35:49 INFO  : 'ps7_init' command is executed.
21:35:49 INFO  : 'ps7_post_config' command is executed.
21:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:49 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:49 INFO  : 'con' command is executed.
21:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:49 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:48:38 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:48:53 INFO  : Disconnected from the channel tcfchan#8.
21:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:48:53 INFO  : 'jtag frequency' command is executed.
21:48:53 INFO  : Context for 'APU' is selected.
21:48:53 INFO  : System reset is completed.
21:48:56 INFO  : 'after 3000' command is executed.
21:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:48:59 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:48:59 INFO  : 'ps7_init' command is executed.
21:48:59 INFO  : 'ps7_post_config' command is executed.
21:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:00 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:00 INFO  : 'con' command is executed.
21:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:00 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:50:14 INFO  : Result from executing command 'getProjects': caerus_v4
21:50:14 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
21:50:17 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:50:34 INFO  : Disconnected from the channel tcfchan#10.
21:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:50:34 INFO  : 'jtag frequency' command is executed.
21:50:35 INFO  : Context for 'APU' is selected.
21:50:35 INFO  : System reset is completed.
21:50:38 INFO  : 'after 3000' command is executed.
21:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:50:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:50:40 INFO  : Context for 'APU' is selected.
21:50:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:40 INFO  : Context for 'APU' is selected.
21:50:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:50:41 INFO  : 'ps7_init' command is executed.
21:50:41 INFO  : 'ps7_post_config' command is executed.
21:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:41 INFO  : 'con' command is executed.
21:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:52:05 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:52:19 INFO  : Disconnected from the channel tcfchan#14.
21:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:52:19 INFO  : 'jtag frequency' command is executed.
21:52:19 INFO  : Context for 'APU' is selected.
21:52:19 INFO  : System reset is completed.
21:52:22 INFO  : 'after 3000' command is executed.
21:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:52:25 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:52:25 INFO  : Context for 'APU' is selected.
21:52:25 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:25 INFO  : Context for 'APU' is selected.
21:52:25 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:52:25 INFO  : 'ps7_init' command is executed.
21:52:25 INFO  : 'ps7_post_config' command is executed.
21:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:25 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:25 INFO  : 'con' command is executed.
21:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:25 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:54:03 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:54:38 INFO  : Disconnected from the channel tcfchan#16.
21:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:54:38 INFO  : 'jtag frequency' command is executed.
21:54:38 INFO  : Context for 'APU' is selected.
21:54:38 INFO  : System reset is completed.
21:54:41 INFO  : 'after 3000' command is executed.
21:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:54:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:54:43 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:43 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:54:44 INFO  : 'ps7_init' command is executed.
21:54:44 INFO  : 'ps7_post_config' command is executed.
21:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:44 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:44 INFO  : 'con' command is executed.
21:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:44 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:56:19 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:56:26 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:56:38 INFO  : Disconnected from the channel tcfchan#17.
21:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:56:38 INFO  : 'jtag frequency' command is executed.
21:56:38 INFO  : Context for 'APU' is selected.
21:56:38 INFO  : System reset is completed.
21:56:41 INFO  : 'after 3000' command is executed.
21:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:56:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:56:43 INFO  : Context for 'APU' is selected.
21:56:44 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:44 INFO  : Context for 'APU' is selected.
21:56:44 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:56:44 INFO  : 'ps7_init' command is executed.
21:56:44 INFO  : 'ps7_post_config' command is executed.
21:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:44 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:44 INFO  : 'con' command is executed.
21:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:56:44 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:57:47 INFO  : Disconnected from the channel tcfchan#19.
21:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:57:47 INFO  : 'jtag frequency' command is executed.
21:57:47 INFO  : Context for 'APU' is selected.
21:57:47 INFO  : System reset is completed.
21:57:50 INFO  : 'after 3000' command is executed.
21:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:57:52 ERROR : 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' is cancelled.
21:57:52 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' is cancelled.
21:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:57:52 ERROR : 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' is cancelled.
21:57:55 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:58:06 INFO  : 'jtag frequency' command is executed.
21:58:06 INFO  : Context for 'APU' is selected.
21:58:06 INFO  : System reset is completed.
21:58:09 INFO  : 'after 3000' command is executed.
21:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:58:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:58:12 INFO  : Context for 'APU' is selected.
21:58:12 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:12 INFO  : Context for 'APU' is selected.
21:58:12 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:58:12 INFO  : 'ps7_init' command is executed.
21:58:12 INFO  : 'ps7_post_config' command is executed.
21:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:12 INFO  : 'con' command is executed.
21:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:02:00 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:02:44 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:02:55 INFO  : Disconnected from the channel tcfchan#20.
22:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:02:55 INFO  : 'jtag frequency' command is executed.
22:02:55 INFO  : Context for 'APU' is selected.
22:02:55 INFO  : System reset is completed.
22:02:58 INFO  : 'after 3000' command is executed.
22:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:03:00 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:03:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:03:01 INFO  : 'ps7_init' command is executed.
22:03:01 INFO  : 'ps7_post_config' command is executed.
22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : 'con' command is executed.
22:03:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:01 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:03:55 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:04:05 INFO  : Disconnected from the channel tcfchan#24.
22:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:04:05 INFO  : 'jtag frequency' command is executed.
22:04:05 INFO  : Context for 'APU' is selected.
22:04:06 INFO  : System reset is completed.
22:04:09 INFO  : 'after 3000' command is executed.
22:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:04:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:04:11 INFO  : Context for 'APU' is selected.
22:04:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:11 INFO  : Context for 'APU' is selected.
22:04:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:04:11 INFO  : 'ps7_init' command is executed.
22:04:11 INFO  : 'ps7_post_config' command is executed.
22:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:12 INFO  : 'con' command is executed.
22:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:12:19 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:12:43 INFO  : Disconnected from the channel tcfchan#26.
22:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:12:43 INFO  : 'jtag frequency' command is executed.
22:12:44 INFO  : Context for 'APU' is selected.
22:12:44 INFO  : System reset is completed.
22:12:47 INFO  : 'after 3000' command is executed.
22:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:12:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:12:49 INFO  : Context for 'APU' is selected.
22:12:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:49 INFO  : Context for 'APU' is selected.
22:12:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:12:49 INFO  : 'ps7_init' command is executed.
22:12:49 INFO  : 'ps7_post_config' command is executed.
22:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:50 INFO  : 'con' command is executed.
22:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:18:23 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:18:57 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:19:11 INFO  : Disconnected from the channel tcfchan#28.
22:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:19:11 INFO  : 'jtag frequency' command is executed.
22:19:11 INFO  : Context for 'APU' is selected.
22:19:11 INFO  : System reset is completed.
22:19:14 INFO  : 'after 3000' command is executed.
22:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:19:17 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:19:17 INFO  : Context for 'APU' is selected.
22:19:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:17 INFO  : Context for 'APU' is selected.
22:19:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:19:17 INFO  : 'ps7_init' command is executed.
22:19:17 INFO  : 'ps7_post_config' command is executed.
22:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:17 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:17 INFO  : 'con' command is executed.
22:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:19:17 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:32:48 INFO  : Disconnected from the channel tcfchan#29.
22:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:32:48 INFO  : 'jtag frequency' command is executed.
22:32:48 INFO  : Context for 'APU' is selected.
22:32:48 INFO  : System reset is completed.
22:32:51 INFO  : 'after 3000' command is executed.
22:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:32:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:32:53 INFO  : Context for 'APU' is selected.
22:32:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:53 INFO  : Context for 'APU' is selected.
22:32:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:32:54 INFO  : 'ps7_init' command is executed.
22:32:54 INFO  : 'ps7_post_config' command is executed.
22:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:54 INFO  : 'con' command is executed.
22:32:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:54 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:50:31 INFO  : Disconnected from the channel tcfchan#30.
22:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:50:31 INFO  : 'jtag frequency' command is executed.
22:50:31 INFO  : Context for 'APU' is selected.
22:50:31 INFO  : System reset is completed.
22:50:34 INFO  : 'after 3000' command is executed.
22:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:50:36 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:50:36 INFO  : Context for 'APU' is selected.
22:50:36 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:50:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:36 INFO  : Context for 'APU' is selected.
22:50:36 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:50:37 INFO  : 'ps7_init' command is executed.
22:50:37 INFO  : 'ps7_post_config' command is executed.
22:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:37 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:37 INFO  : 'con' command is executed.
22:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:37 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:53:02 INFO  : Disconnected from the channel tcfchan#31.
22:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:53:02 INFO  : 'jtag frequency' command is executed.
22:53:02 INFO  : Context for 'APU' is selected.
22:53:03 INFO  : System reset is completed.
22:53:06 INFO  : 'after 3000' command is executed.
22:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:53:08 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:53:08 INFO  : Context for 'APU' is selected.
22:53:08 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:08 INFO  : Context for 'APU' is selected.
22:53:08 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:53:08 INFO  : 'ps7_init' command is executed.
22:53:08 INFO  : 'ps7_post_config' command is executed.
22:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:08 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:09 INFO  : 'con' command is executed.
22:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:09 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
23:48:45 INFO  : Result from executing command 'getProjects': caerus_v4
23:48:46 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
23:49:19 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
23:49:23 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:49:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
23:49:23 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
23:49:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
23:49:33 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
23:50:05 INFO  : Disconnected from the channel tcfchan#32.
23:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:50:05 INFO  : 'jtag frequency' command is executed.
23:50:05 INFO  : Context for 'APU' is selected.
23:50:05 INFO  : System reset is completed.
23:50:08 INFO  : 'after 3000' command is executed.
23:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:50:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
23:50:11 INFO  : Context for 'APU' is selected.
23:50:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
23:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:11 INFO  : Context for 'APU' is selected.
23:50:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
23:50:11 INFO  : 'ps7_init' command is executed.
23:50:11 INFO  : 'ps7_post_config' command is executed.
23:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:12 INFO  : 'con' command is executed.
23:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:50:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
23:52:24 INFO  : Disconnected from the channel tcfchan#35.
00:57:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
00:57:39 INFO  : XSCT server has started successfully.
00:57:39 INFO  : Successfully done setting XSCT server connection channel  
00:57:39 INFO  : plnx-install-location is set to ''
00:57:39 INFO  : Successfully done setting workspace for the tool. 
00:57:58 INFO  : Platform repository initialization has completed.
00:57:58 INFO  : Registering command handlers for Vitis TCF services
00:58:04 INFO  : Successfully done query RDI_DATADIR 
01:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:02:29 INFO  : 'jtag frequency' command is executed.
01:02:29 INFO  : Context for 'APU' is selected.
01:02:29 INFO  : System reset is completed.
01:02:32 INFO  : 'after 3000' command is executed.
01:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:02:34 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:02:34 INFO  : Context for 'APU' is selected.
01:02:35 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:35 INFO  : Context for 'APU' is selected.
01:02:35 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:02:35 INFO  : 'ps7_init' command is executed.
01:02:35 INFO  : 'ps7_post_config' command is executed.
01:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:35 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:35 INFO  : 'con' command is executed.
01:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:02:35 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:09:12 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
01:09:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa is already opened

01:09:34 INFO  : Disconnected from the channel tcfchan#1.
01:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:09:35 INFO  : 'jtag frequency' command is executed.
01:09:35 INFO  : Context for 'APU' is selected.
01:09:35 INFO  : System reset is completed.
01:09:38 INFO  : 'after 3000' command is executed.
01:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:09:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:09:40 INFO  : Context for 'APU' is selected.
01:09:42 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:09:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:42 INFO  : Context for 'APU' is selected.
01:09:42 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:09:42 INFO  : 'ps7_init' command is executed.
01:09:42 INFO  : 'ps7_post_config' command is executed.
01:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:43 INFO  : 'con' command is executed.
01:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:43 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:12:30 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
01:12:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa is already opened

01:12:45 INFO  : Disconnected from the channel tcfchan#3.
01:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:12:45 INFO  : 'jtag frequency' command is executed.
01:12:45 INFO  : Context for 'APU' is selected.
01:12:45 INFO  : System reset is completed.
01:12:48 INFO  : 'after 3000' command is executed.
01:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:12:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:12:50 INFO  : Context for 'APU' is selected.
01:12:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:52 INFO  : Context for 'APU' is selected.
01:12:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:12:53 INFO  : 'ps7_init' command is executed.
01:12:53 INFO  : 'ps7_post_config' command is executed.
01:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:53 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:53 INFO  : 'con' command is executed.
01:12:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:12:53 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:13:39 INFO  : Disconnected from the channel tcfchan#5.
01:49:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
01:49:28 INFO  : XSCT server has started successfully.
01:49:28 INFO  : plnx-install-location is set to ''
01:49:28 INFO  : Successfully done setting XSCT server connection channel  
01:49:28 INFO  : Successfully done setting workspace for the tool. 
01:49:29 INFO  : Platform repository initialization has completed.
01:49:29 INFO  : Successfully done query RDI_DATADIR 
01:49:30 INFO  : Registering command handlers for Vitis TCF services
01:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:50:18 INFO  : 'jtag frequency' command is executed.
01:50:18 INFO  : Context for 'APU' is selected.
01:50:18 INFO  : System reset is completed.
01:50:21 INFO  : 'after 3000' command is executed.
01:50:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:50:23 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:50:24 INFO  : Context for 'APU' is selected.
01:50:24 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:24 INFO  : Context for 'APU' is selected.
01:50:24 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:50:24 INFO  : 'ps7_init' command is executed.
01:50:24 INFO  : 'ps7_post_config' command is executed.
01:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:24 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:24 INFO  : 'con' command is executed.
01:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:50:24 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:55:03 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
01:55:17 INFO  : Result from executing command 'getProjects': caerus_v4
01:55:17 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
01:55:20 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
01:55:24 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:55:24 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
01:55:24 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
01:55:24 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
01:55:31 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
01:55:46 INFO  : Disconnected from the channel tcfchan#1.
01:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:55:46 INFO  : 'jtag frequency' command is executed.
01:55:46 INFO  : Context for 'APU' is selected.
01:55:46 INFO  : System reset is completed.
01:55:49 INFO  : 'after 3000' command is executed.
01:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:55:52 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:55:52 INFO  : Context for 'APU' is selected.
01:55:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:52 INFO  : Context for 'APU' is selected.
01:55:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:55:52 INFO  : 'ps7_init' command is executed.
01:55:52 INFO  : 'ps7_post_config' command is executed.
01:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:52 INFO  : 'con' command is executed.
01:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:55:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:56:59 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
01:57:46 INFO  : Disconnected from the channel tcfchan#4.
01:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:57:46 INFO  : 'jtag frequency' command is executed.
01:57:46 INFO  : Context for 'APU' is selected.
01:57:46 INFO  : System reset is completed.
01:57:49 INFO  : 'after 3000' command is executed.
01:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:57:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:57:52 INFO  : Context for 'APU' is selected.
01:57:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:52 INFO  : Context for 'APU' is selected.
01:57:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:57:52 INFO  : 'ps7_init' command is executed.
01:57:52 INFO  : 'ps7_post_config' command is executed.
01:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:52 INFO  : 'con' command is executed.
01:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:57:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:10:36 INFO  : Disconnected from the channel tcfchan#6.
02:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:10:36 INFO  : 'jtag frequency' command is executed.
02:10:36 INFO  : Context for 'APU' is selected.
02:10:36 INFO  : System reset is completed.
02:10:39 INFO  : 'after 3000' command is executed.
02:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:10:42 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:10:42 INFO  : Context for 'APU' is selected.
02:10:42 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:10:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:42 INFO  : Context for 'APU' is selected.
02:10:42 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:10:42 INFO  : 'ps7_init' command is executed.
02:10:42 INFO  : 'ps7_post_config' command is executed.
02:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:42 INFO  : 'con' command is executed.
02:10:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:10:42 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:11:56 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:12:23 INFO  : Disconnected from the channel tcfchan#7.
02:12:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:12:24 INFO  : 'jtag frequency' command is executed.
02:12:24 INFO  : Context for 'APU' is selected.
02:12:24 INFO  : System reset is completed.
02:12:27 INFO  : 'after 3000' command is executed.
02:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:12:29 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:12:29 INFO  : Context for 'APU' is selected.
02:12:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:29 INFO  : Context for 'APU' is selected.
02:12:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:12:29 INFO  : 'ps7_init' command is executed.
02:12:29 INFO  : 'ps7_post_config' command is executed.
02:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:30 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:30 INFO  : 'con' command is executed.
02:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:12:30 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:13:12 INFO  : Disconnected from the channel tcfchan#9.
02:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:13:13 INFO  : 'jtag frequency' command is executed.
02:13:13 INFO  : Context for 'APU' is selected.
02:13:13 INFO  : System reset is completed.
02:13:16 INFO  : 'after 3000' command is executed.
02:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:13:18 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:13:18 INFO  : Context for 'APU' is selected.
02:13:18 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:18 INFO  : Context for 'APU' is selected.
02:13:18 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:13:18 INFO  : 'ps7_init' command is executed.
02:13:18 INFO  : 'ps7_post_config' command is executed.
02:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:19 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:19 INFO  : 'con' command is executed.
02:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:13:19 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:13:35 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:13:47 INFO  : Disconnected from the channel tcfchan#10.
02:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:13:48 INFO  : 'jtag frequency' command is executed.
02:13:48 INFO  : Context for 'APU' is selected.
02:13:48 INFO  : System reset is completed.
02:13:51 INFO  : 'after 3000' command is executed.
02:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:13:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:13:53 INFO  : Context for 'APU' is selected.
02:13:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:53 INFO  : Context for 'APU' is selected.
02:13:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:13:53 INFO  : 'ps7_init' command is executed.
02:13:53 INFO  : 'ps7_post_config' command is executed.
02:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:54 INFO  : 'con' command is executed.
02:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:13:54 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:15:57 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:19:51 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:20:34 INFO  : Disconnected from the channel tcfchan#12.
02:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:20:34 INFO  : 'jtag frequency' command is executed.
02:20:34 INFO  : Context for 'APU' is selected.
02:20:34 INFO  : System reset is completed.
02:20:37 INFO  : 'after 3000' command is executed.
02:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:20:39 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:20:39 INFO  : Context for 'APU' is selected.
02:20:39 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:39 INFO  : Context for 'APU' is selected.
02:20:39 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:20:40 INFO  : 'ps7_init' command is executed.
02:20:40 INFO  : 'ps7_post_config' command is executed.
02:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:40 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:40 INFO  : 'con' command is executed.
02:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:20:40 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:23:29 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:23:42 INFO  : Disconnected from the channel tcfchan#15.
02:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:23:42 INFO  : 'jtag frequency' command is executed.
02:23:42 INFO  : Context for 'APU' is selected.
02:23:42 INFO  : System reset is completed.
02:23:45 INFO  : 'after 3000' command is executed.
02:23:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:23:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:23:47 INFO  : Context for 'APU' is selected.
02:23:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:23:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:47 INFO  : Context for 'APU' is selected.
02:23:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:23:48 INFO  : 'ps7_init' command is executed.
02:23:48 INFO  : 'ps7_post_config' command is executed.
02:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:48 INFO  : 'con' command is executed.
02:23:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:23:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:35:13 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:36:31 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:36:42 INFO  : Disconnected from the channel tcfchan#17.
02:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:36:42 INFO  : 'jtag frequency' command is executed.
02:36:43 INFO  : Context for 'APU' is selected.
02:36:43 INFO  : System reset is completed.
02:36:46 INFO  : 'after 3000' command is executed.
02:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:36:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:36:48 INFO  : Context for 'APU' is selected.
02:36:48 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:48 INFO  : Context for 'APU' is selected.
02:36:48 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:36:48 INFO  : 'ps7_init' command is executed.
02:36:48 INFO  : 'ps7_post_config' command is executed.
02:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:49 INFO  : 'con' command is executed.
02:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:36:49 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:45:33 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:45:42 INFO  : Disconnected from the channel tcfchan#20.
02:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:45:42 INFO  : 'jtag frequency' command is executed.
02:45:42 INFO  : Context for 'APU' is selected.
02:45:42 INFO  : System reset is completed.
02:45:45 INFO  : 'after 3000' command is executed.
02:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:45:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:45:47 INFO  : Context for 'APU' is selected.
02:45:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:47 INFO  : Context for 'APU' is selected.
02:45:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:45:48 INFO  : 'ps7_init' command is executed.
02:45:48 INFO  : 'ps7_post_config' command is executed.
02:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:48 INFO  : 'con' command is executed.
02:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:45:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:50:30 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:50:34 INFO  : Disconnected from the channel tcfchan#22.
02:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:50:35 INFO  : 'jtag frequency' command is executed.
02:50:35 INFO  : Context for 'APU' is selected.
02:50:35 INFO  : System reset is completed.
02:50:38 INFO  : 'after 3000' command is executed.
02:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:50:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:50:40 INFO  : Context for 'APU' is selected.
02:50:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:40 INFO  : Context for 'APU' is selected.
02:50:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:50:40 INFO  : 'ps7_init' command is executed.
02:50:41 INFO  : 'ps7_post_config' command is executed.
02:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:41 INFO  : 'con' command is executed.
02:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:50:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:51:39 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:51:53 INFO  : Disconnected from the channel tcfchan#23.
02:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:51:53 INFO  : 'jtag frequency' command is executed.
02:51:53 INFO  : Context for 'APU' is selected.
02:51:53 INFO  : System reset is completed.
02:51:56 INFO  : 'after 3000' command is executed.
02:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:51:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:51:58 INFO  : Context for 'APU' is selected.
02:51:58 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:58 INFO  : Context for 'APU' is selected.
02:51:58 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:51:59 INFO  : 'ps7_init' command is executed.
02:51:59 INFO  : 'ps7_post_config' command is executed.
02:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:59 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:59 INFO  : 'con' command is executed.
02:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:51:59 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:52:29 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:52:42 INFO  : Disconnected from the channel tcfchan#25.
02:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:52:42 INFO  : 'jtag frequency' command is executed.
02:52:42 INFO  : Context for 'APU' is selected.
02:52:42 INFO  : System reset is completed.
02:52:45 INFO  : 'after 3000' command is executed.
02:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:52:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:52:48 INFO  : Context for 'APU' is selected.
02:52:48 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:52:48 INFO  : Context for 'APU' is selected.
02:52:48 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:52:48 INFO  : 'ps7_init' command is executed.
02:52:48 INFO  : 'ps7_post_config' command is executed.
02:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:48 INFO  : 'con' command is executed.
02:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:52:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:55:24 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:55:36 INFO  : Disconnected from the channel tcfchan#27.
02:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:55:36 INFO  : 'jtag frequency' command is executed.
02:55:36 INFO  : Context for 'APU' is selected.
02:55:36 INFO  : System reset is completed.
02:55:39 INFO  : 'after 3000' command is executed.
02:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:55:41 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:55:41 INFO  : Context for 'APU' is selected.
02:55:41 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:41 INFO  : Context for 'APU' is selected.
02:55:41 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:55:42 INFO  : 'ps7_init' command is executed.
02:55:42 INFO  : 'ps7_post_config' command is executed.
02:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:42 INFO  : 'con' command is executed.
02:55:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:55:42 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:56:14 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:56:24 INFO  : Disconnected from the channel tcfchan#29.
02:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:56:24 INFO  : 'jtag frequency' command is executed.
02:56:24 INFO  : Context for 'APU' is selected.
02:56:24 INFO  : System reset is completed.
02:56:27 INFO  : 'after 3000' command is executed.
02:56:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:56:30 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:56:30 INFO  : Context for 'APU' is selected.
02:56:30 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:30 INFO  : Context for 'APU' is selected.
02:56:30 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:56:30 INFO  : 'ps7_init' command is executed.
02:56:30 INFO  : 'ps7_post_config' command is executed.
02:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:30 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:30 INFO  : 'con' command is executed.
02:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:56:30 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
03:06:38 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
03:06:56 INFO  : Disconnected from the channel tcfchan#31.
03:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
03:06:56 INFO  : 'jtag frequency' command is executed.
03:06:56 INFO  : Context for 'APU' is selected.
03:06:56 INFO  : System reset is completed.
03:06:59 INFO  : 'after 3000' command is executed.
03:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
03:07:02 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
03:07:02 INFO  : Context for 'APU' is selected.
03:07:02 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
03:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:07:02 INFO  : Context for 'APU' is selected.
03:07:02 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
03:07:02 INFO  : 'ps7_init' command is executed.
03:07:02 INFO  : 'ps7_post_config' command is executed.
03:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:02 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:07:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:07:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:02 INFO  : 'con' command is executed.
03:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:07:02 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
03:07:53 ERROR : (XSDB Server)Terminated

12:01:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
12:01:55 INFO  : XSCT server has started successfully.
12:01:55 INFO  : plnx-install-location is set to ''
12:01:55 INFO  : Successfully done setting XSCT server connection channel  
12:01:55 INFO  : Successfully done setting workspace for the tool. 
12:02:01 INFO  : Platform repository initialization has completed.
12:02:02 INFO  : Registering command handlers for Vitis TCF services
12:02:09 INFO  : Successfully done query RDI_DATADIR 
12:44:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
12:44:47 INFO  : XSCT server has started successfully.
12:44:47 INFO  : plnx-install-location is set to ''
12:44:47 INFO  : Successfully done setting XSCT server connection channel  
12:44:47 INFO  : Successfully done setting workspace for the tool. 
12:44:48 INFO  : Platform repository initialization has completed.
12:44:48 INFO  : Successfully done query RDI_DATADIR 
12:44:48 INFO  : Registering command handlers for Vitis TCF services
12:52:22 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
12:54:23 INFO  : Result from executing command 'getProjects': caerus_v4
12:54:23 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
12:54:53 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
12:54:56 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:54:56 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
12:54:56 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
12:54:56 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:55:03 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
12:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
12:58:55 INFO  : 'jtag frequency' command is executed.
12:58:55 INFO  : Context for 'APU' is selected.
12:58:55 INFO  : System reset is completed.
12:58:58 INFO  : 'after 3000' command is executed.
12:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
12:59:01 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
12:59:01 INFO  : Context for 'APU' is selected.
12:59:01 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
12:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:01 INFO  : Context for 'APU' is selected.
12:59:01 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
12:59:02 INFO  : 'ps7_init' command is executed.
12:59:02 INFO  : 'ps7_post_config' command is executed.
12:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:02 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:02 INFO  : 'con' command is executed.
12:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:02 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
13:07:21 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
13:07:37 INFO  : Disconnected from the channel tcfchan#3.
13:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:07:37 INFO  : 'jtag frequency' command is executed.
13:07:37 INFO  : Context for 'APU' is selected.
13:07:37 INFO  : System reset is completed.
13:07:40 INFO  : 'after 3000' command is executed.
13:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:07:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
13:07:43 INFO  : Context for 'APU' is selected.
13:07:43 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
13:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:43 INFO  : Context for 'APU' is selected.
13:07:43 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
13:07:43 INFO  : 'ps7_init' command is executed.
13:07:43 INFO  : 'ps7_post_config' command is executed.
13:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:43 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:43 INFO  : 'con' command is executed.
13:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:07:43 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
14:40:01 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
14:40:09 INFO  : Result from executing command 'getProjects': caerus_v4
14:40:09 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
14:40:16 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
14:40:23 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:40:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
14:40:23 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
14:40:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:40:31 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
14:40:40 INFO  : Disconnected from the channel tcfchan#5.
14:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:40:40 INFO  : 'jtag frequency' command is executed.
14:40:40 INFO  : Context for 'APU' is selected.
14:40:40 INFO  : System reset is completed.
14:40:43 INFO  : 'after 3000' command is executed.
14:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:40:46 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
14:40:46 INFO  : Context for 'APU' is selected.
14:40:46 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
14:40:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:46 INFO  : Context for 'APU' is selected.
14:40:46 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
14:40:46 INFO  : 'ps7_init' command is executed.
14:40:46 INFO  : 'ps7_post_config' command is executed.
14:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:47 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:47 INFO  : 'con' command is executed.
14:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:47 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
14:46:17 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
14:47:05 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
14:49:01 INFO  : Disconnected from the channel tcfchan#8.
14:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:49:02 INFO  : 'jtag frequency' command is executed.
14:49:02 INFO  : Context for 'APU' is selected.
14:49:02 INFO  : System reset is completed.
14:49:05 INFO  : 'after 3000' command is executed.
14:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:49:07 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
14:49:07 INFO  : Context for 'APU' is selected.
14:49:07 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
14:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:07 INFO  : Context for 'APU' is selected.
14:49:07 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
14:49:07 INFO  : 'ps7_init' command is executed.
14:49:07 INFO  : 'ps7_post_config' command is executed.
14:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:08 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:08 INFO  : 'con' command is executed.
14:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:08 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
14:50:51 INFO  : Disconnected from the channel tcfchan#11.
14:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:50:51 INFO  : 'jtag frequency' command is executed.
14:50:51 INFO  : Context for 'APU' is selected.
14:50:51 INFO  : System reset is completed.
14:50:54 INFO  : 'after 3000' command is executed.
14:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:50:56 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
14:50:56 INFO  : Context for 'APU' is selected.
14:50:56 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
14:50:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:56 INFO  : Context for 'APU' is selected.
14:50:56 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
14:50:57 INFO  : 'ps7_init' command is executed.
14:50:57 INFO  : 'ps7_post_config' command is executed.
14:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:57 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:57 INFO  : 'con' command is executed.
14:50:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:57 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
15:11:39 INFO  : Disconnected from the channel tcfchan#12.
15:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:11:39 INFO  : 'jtag frequency' command is executed.
15:11:39 INFO  : Context for 'APU' is selected.
15:11:39 INFO  : System reset is completed.
15:11:42 INFO  : 'after 3000' command is executed.
15:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:11:45 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
15:11:45 INFO  : Context for 'APU' is selected.
15:11:45 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
15:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:45 INFO  : Context for 'APU' is selected.
15:11:45 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
15:11:45 INFO  : 'ps7_init' command is executed.
15:11:45 INFO  : 'ps7_post_config' command is executed.
15:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:45 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:45 INFO  : 'con' command is executed.
15:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:45 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
15:25:50 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
15:26:17 INFO  : Disconnected from the channel tcfchan#13.
15:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:26:18 INFO  : 'jtag frequency' command is executed.
15:26:18 INFO  : Context for 'APU' is selected.
15:26:18 INFO  : System reset is completed.
15:26:21 INFO  : 'after 3000' command is executed.
15:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:26:23 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
15:26:23 INFO  : Context for 'APU' is selected.
15:26:23 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
15:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:23 INFO  : Context for 'APU' is selected.
15:26:23 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
15:26:23 INFO  : 'ps7_init' command is executed.
15:26:23 INFO  : 'ps7_post_config' command is executed.
15:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:24 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:24 INFO  : 'con' command is executed.
15:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:24 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
15:26:51 INFO  : Disconnected from the channel tcfchan#15.
15:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:26:52 INFO  : 'jtag frequency' command is executed.
15:26:52 INFO  : Context for 'APU' is selected.
15:26:52 INFO  : System reset is completed.
15:26:55 INFO  : 'after 3000' command is executed.
15:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:26:57 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
15:26:57 INFO  : Context for 'APU' is selected.
15:26:57 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
15:26:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:57 INFO  : Context for 'APU' is selected.
15:26:57 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
15:26:57 INFO  : 'ps7_init' command is executed.
15:26:57 INFO  : 'ps7_post_config' command is executed.
15:26:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:58 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:58 INFO  : 'con' command is executed.
15:26:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:58 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
15:28:15 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
15:28:35 INFO  : Disconnected from the channel tcfchan#16.
15:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:28:35 INFO  : 'jtag frequency' command is executed.
15:28:35 INFO  : Context for 'APU' is selected.
15:28:35 INFO  : System reset is completed.
15:28:38 INFO  : 'after 3000' command is executed.
15:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:28:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
15:28:40 INFO  : Context for 'APU' is selected.
15:28:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
15:28:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:40 INFO  : Context for 'APU' is selected.
15:28:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
15:28:41 INFO  : 'ps7_init' command is executed.
15:28:41 INFO  : 'ps7_post_config' command is executed.
15:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:41 INFO  : 'con' command is executed.
15:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
15:28:59 INFO  : Disconnected from the channel tcfchan#18.
15:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:28:59 INFO  : 'jtag frequency' command is executed.
15:28:59 INFO  : Context for 'APU' is selected.
15:28:59 INFO  : System reset is completed.
15:29:02 INFO  : 'after 3000' command is executed.
15:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:29:04 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
15:29:04 INFO  : Context for 'APU' is selected.
15:29:04 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
15:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:04 INFO  : Context for 'APU' is selected.
15:29:04 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
15:29:05 INFO  : 'ps7_init' command is executed.
15:29:05 INFO  : 'ps7_post_config' command is executed.
15:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:05 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:05 INFO  : 'con' command is executed.
15:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:05 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
15:29:48 INFO  : Disconnected from the channel tcfchan#19.
15:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:29:49 INFO  : 'jtag frequency' command is executed.
15:29:49 INFO  : Context for 'APU' is selected.
15:29:49 INFO  : System reset is completed.
15:29:52 INFO  : 'after 3000' command is executed.
15:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:29:54 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
15:29:54 INFO  : Context for 'APU' is selected.
15:29:54 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
15:29:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:54 INFO  : Context for 'APU' is selected.
15:29:54 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
15:29:54 INFO  : 'ps7_init' command is executed.
15:29:54 INFO  : 'ps7_post_config' command is executed.
15:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:55 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:55 INFO  : 'con' command is executed.
15:29:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:55 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
15:31:03 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
15:31:53 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
15:32:35 INFO  : Disconnected from the channel tcfchan#20.
15:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:32:36 INFO  : 'jtag frequency' command is executed.
15:32:36 INFO  : Context for 'APU' is selected.
15:32:36 INFO  : System reset is completed.
15:32:39 INFO  : 'after 3000' command is executed.
15:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:32:41 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
15:32:41 INFO  : Context for 'APU' is selected.
15:32:41 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
15:32:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:41 INFO  : Context for 'APU' is selected.
15:32:41 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
15:32:41 INFO  : 'ps7_init' command is executed.
15:32:41 INFO  : 'ps7_post_config' command is executed.
15:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:42 INFO  : 'con' command is executed.
15:32:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:42 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
16:51:13 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
16:52:43 INFO  : Result from executing command 'getProjects': caerus_v4
16:52:43 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
16:53:25 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
16:53:30 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:53:30 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
16:53:30 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
16:53:30 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:53:37 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
16:53:47 INFO  : Disconnected from the channel tcfchan#23.
16:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:53:47 INFO  : 'jtag frequency' command is executed.
16:53:47 INFO  : Context for 'APU' is selected.
16:53:47 INFO  : System reset is completed.
16:53:50 INFO  : 'after 3000' command is executed.
16:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:53:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
16:53:53 INFO  : Context for 'APU' is selected.
16:53:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
16:53:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:53 INFO  : Context for 'APU' is selected.
16:53:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
16:53:53 INFO  : 'ps7_init' command is executed.
16:53:53 INFO  : 'ps7_post_config' command is executed.
16:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:54 INFO  : 'con' command is executed.
16:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:54 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
16:55:46 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
16:55:57 INFO  : Disconnected from the channel tcfchan#26.
16:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:55:58 INFO  : 'jtag frequency' command is executed.
16:55:58 INFO  : Context for 'APU' is selected.
16:55:58 INFO  : System reset is completed.
16:56:01 INFO  : 'after 3000' command is executed.
16:56:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:56:03 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
16:56:03 INFO  : Context for 'APU' is selected.
16:56:03 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
16:56:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:03 INFO  : Context for 'APU' is selected.
16:56:03 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
16:56:03 INFO  : 'ps7_init' command is executed.
16:56:03 INFO  : 'ps7_post_config' command is executed.
16:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:04 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:04 INFO  : 'con' command is executed.
16:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:04 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
16:57:16 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
16:57:43 INFO  : Disconnected from the channel tcfchan#28.
16:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:57:43 INFO  : 'jtag frequency' command is executed.
16:57:43 INFO  : Context for 'APU' is selected.
16:57:43 INFO  : System reset is completed.
16:57:46 INFO  : 'after 3000' command is executed.
16:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:57:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
16:57:49 INFO  : Context for 'APU' is selected.
16:57:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
16:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:49 INFO  : Context for 'APU' is selected.
16:57:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
16:57:49 INFO  : 'ps7_init' command is executed.
16:57:49 INFO  : 'ps7_post_config' command is executed.
16:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:49 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:49 INFO  : 'con' command is executed.
16:57:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:49 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
17:03:28 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
17:03:46 INFO  : Disconnected from the channel tcfchan#30.
17:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:03:46 INFO  : 'jtag frequency' command is executed.
17:03:46 INFO  : Context for 'APU' is selected.
17:03:46 INFO  : System reset is completed.
17:03:49 INFO  : 'after 3000' command is executed.
17:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:03:52 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
17:03:52 INFO  : Context for 'APU' is selected.
17:03:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
17:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:52 INFO  : Context for 'APU' is selected.
17:03:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
17:03:52 INFO  : 'ps7_init' command is executed.
17:03:52 INFO  : 'ps7_post_config' command is executed.
17:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:53 INFO  : 'con' command is executed.
17:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:53 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
17:04:14 INFO  : Disconnected from the channel tcfchan#32.
17:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:04:14 INFO  : 'jtag frequency' command is executed.
17:04:14 INFO  : Context for 'APU' is selected.
17:04:15 INFO  : System reset is completed.
17:04:18 INFO  : 'after 3000' command is executed.
17:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:04:20 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
17:04:20 INFO  : Context for 'APU' is selected.
17:04:20 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
17:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:20 INFO  : Context for 'APU' is selected.
17:04:20 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
17:04:20 INFO  : 'ps7_init' command is executed.
17:04:20 INFO  : 'ps7_post_config' command is executed.
17:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:20 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:21 INFO  : 'con' command is executed.
17:04:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:21 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
17:34:33 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
17:35:17 INFO  : Result from executing command 'getProjects': caerus_v4
17:35:17 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
17:35:20 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
17:35:22 INFO  : Updating application flags with new BSP settings...
17:35:23 INFO  : Successfully updated application flags for project Caerus_Mem_Test.
17:35:26 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:35:26 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
17:35:26 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
17:35:26 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:35:35 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
17:38:14 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
17:38:27 INFO  : Disconnected from the channel tcfchan#33.
17:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:38:28 INFO  : 'jtag frequency' command is executed.
17:38:28 INFO  : Context for 'APU' is selected.
17:38:28 INFO  : System reset is completed.
17:38:31 INFO  : 'after 3000' command is executed.
17:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:38:33 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
17:38:33 INFO  : Context for 'APU' is selected.
17:38:33 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
17:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:33 INFO  : Context for 'APU' is selected.
17:38:33 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
17:38:34 INFO  : 'ps7_init' command is executed.
17:38:34 INFO  : 'ps7_post_config' command is executed.
17:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:34 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:34 INFO  : 'con' command is executed.
17:38:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:34 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
18:01:44 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
18:04:35 INFO  : Result from executing command 'getProjects': caerus_v4
18:04:35 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
18:04:49 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
18:04:52 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:04:52 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
18:04:52 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
18:04:52 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:04:58 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
18:05:51 INFO  : Disconnected from the channel tcfchan#37.
18:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:05:51 INFO  : 'jtag frequency' command is executed.
18:05:51 INFO  : Context for 'APU' is selected.
18:05:51 INFO  : System reset is completed.
18:05:54 INFO  : 'after 3000' command is executed.
18:05:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:05:57 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
18:05:57 INFO  : Context for 'APU' is selected.
18:05:57 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
18:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:57 INFO  : Context for 'APU' is selected.
18:05:57 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
18:05:57 INFO  : 'ps7_init' command is executed.
18:05:57 INFO  : 'ps7_post_config' command is executed.
18:05:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:57 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:58 INFO  : 'con' command is executed.
18:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:05:58 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
18:26:45 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
18:27:15 INFO  : Result from executing command 'getProjects': caerus_v4
18:27:15 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
18:27:18 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
18:27:23 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:27:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
18:27:23 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
18:27:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:27:32 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
18:28:52 INFO  : Disconnected from the channel tcfchan#42.
18:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:28:53 INFO  : 'jtag frequency' command is executed.
18:28:53 INFO  : Context for 'APU' is selected.
18:28:53 INFO  : System reset is completed.
18:28:56 INFO  : 'after 3000' command is executed.
18:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:28:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
18:28:58 INFO  : Context for 'APU' is selected.
18:28:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
18:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:59 INFO  : Context for 'APU' is selected.
18:28:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
18:28:59 INFO  : 'ps7_init' command is executed.
18:28:59 INFO  : 'ps7_post_config' command is executed.
18:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:59 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:59 INFO  : 'con' command is executed.
18:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:59 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
18:52:04 INFO  : Disconnected from the channel tcfchan#45.
14:15:40 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
14:15:46 INFO  : XSCT server has started successfully.
14:15:46 INFO  : plnx-install-location is set to ''
14:15:46 INFO  : Successfully done setting XSCT server connection channel  
14:15:46 INFO  : Successfully done setting workspace for the tool. 
14:15:50 INFO  : Platform repository initialization has completed.
14:15:53 INFO  : Registering command handlers for Vitis TCF services
14:16:00 INFO  : Successfully done query RDI_DATADIR 
14:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:24:16 INFO  : 'jtag frequency' command is executed.
14:24:16 INFO  : Context for 'APU' is selected.
14:24:16 INFO  : System reset is completed.
14:24:19 INFO  : 'after 3000' command is executed.
14:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:24:21 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
14:24:21 INFO  : Context for 'APU' is selected.
14:24:22 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
14:24:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:22 INFO  : Context for 'APU' is selected.
14:24:22 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
14:24:22 INFO  : 'ps7_init' command is executed.
14:24:22 INFO  : 'ps7_post_config' command is executed.
14:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:22 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:22 INFO  : 'con' command is executed.
14:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:22 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
14:47:56 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
14:48:05 INFO  : Result from executing command 'getProjects': caerus_v4
14:48:05 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
14:59:24 INFO  : Disconnected from the channel tcfchan#1.
13:13:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
13:13:09 INFO  : XSCT server has started successfully.
13:13:09 INFO  : Successfully done setting XSCT server connection channel  
13:13:09 INFO  : plnx-install-location is set to ''
13:13:09 INFO  : Successfully done setting workspace for the tool. 
13:13:19 INFO  : Platform repository initialization has completed.
13:13:20 INFO  : Registering command handlers for Vitis TCF services
13:13:29 INFO  : Successfully done query RDI_DATADIR 
13:16:04 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
13:16:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa is already opened

13:20:40 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:21:08 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:21:08 INFO  : No changes in MSS file content so sources will not be generated.
13:21:12 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:21:56 INFO  : Generated template bif file for Caerus_Mem_Test_system
13:24:17 INFO  : Invoking Bootgen: bootgen -image Caerus_Mem_Test_system.bif -arch zynq -o /home/mulholbn/Documents/Thesis/Kairos/ccs/bootImage/BOOT.bin
13:24:17 INFO  : Overwriting existing bif file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test_system/_ide/bootimage/Caerus_Mem_Test_system.bif
13:24:18 INFO  : Bootgen command execution is done.
10:48:27 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
10:48:30 INFO  : XSCT server has started successfully.
10:48:30 INFO  : plnx-install-location is set to ''
10:48:30 INFO  : Successfully done setting XSCT server connection channel  
10:48:30 INFO  : Successfully done setting workspace for the tool. 
10:48:34 INFO  : Platform repository initialization has completed.
10:48:34 INFO  : Registering command handlers for Vitis TCF services
10:48:39 INFO  : Successfully done query RDI_DATADIR 
10:52:04 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
10:54:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
10:54:11 INFO  : XSCT server has started successfully.
10:54:11 INFO  : plnx-install-location is set to ''
10:54:11 INFO  : Successfully done setting XSCT server connection channel  
10:54:11 INFO  : Successfully done setting workspace for the tool. 
10:54:13 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


10:54:13 INFO  : Platform repository initialization has completed.
10:54:13 INFO  : Successfully done query RDI_DATADIR 
10:54:13 INFO  : Registering command handlers for Vitis TCF services
10:55:21 INFO  : Result from executing command 'getProjects': caerus_can
10:55:21 INFO  : Result from executing command 'getPlatforms': 
10:55:32 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:55:48 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:56:41 INFO  : Result from executing command 'getProjects': caerus_can
10:56:41 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
10:57:16 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:57:16 INFO  : No changes in MSS file content so sources will not be generated.
21:47:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
21:47:17 INFO  : XSCT server has started successfully.
21:47:17 INFO  : plnx-install-location is set to ''
21:47:17 INFO  : Successfully done setting XSCT server connection channel  
21:47:17 INFO  : Successfully done setting workspace for the tool. 
21:47:27 INFO  : Platform repository initialization has completed.
21:47:30 INFO  : Registering command handlers for Vitis TCF services
21:47:40 INFO  : Successfully done query RDI_DATADIR 
21:54:02 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:01:50 INFO  : Result from executing command 'getProjects': caerus_can
22:01:50 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
22:01:54 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
22:02:15 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:22:38 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:22:45 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:23:00 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:25:07 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:25:30 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:26:01 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
13:15:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
13:15:18 INFO  : XSCT server has started successfully.
13:15:18 INFO  : plnx-install-location is set to ''
13:15:18 INFO  : Successfully done setting XSCT server connection channel  
13:15:18 INFO  : Successfully done setting workspace for the tool. 
13:15:27 INFO  : Registering command handlers for Vitis TCF services
13:15:29 INFO  : Platform repository initialization has completed.
13:15:40 INFO  : Successfully done query RDI_DATADIR 
14:52:07 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
14:52:12 INFO  : XSCT server has started successfully.
14:52:12 INFO  : Successfully done setting XSCT server connection channel  
14:52:12 INFO  : plnx-install-location is set to ''
14:52:12 INFO  : Successfully done setting workspace for the tool. 
14:52:23 INFO  : Platform repository initialization has completed.
14:52:26 INFO  : Registering command handlers for Vitis TCF services
14:52:38 INFO  : Successfully done query RDI_DATADIR 
15:36:30 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:36:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa is already opened

15:36:54 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:37:52 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
18:50:50 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
18:50:54 INFO  : XSCT server has started successfully.
18:50:54 INFO  : Successfully done setting XSCT server connection channel  
18:50:54 INFO  : plnx-install-location is set to ''
18:50:54 INFO  : Successfully done setting workspace for the tool. 
18:50:57 INFO  : Platform repository initialization has completed.
18:50:58 INFO  : Registering command handlers for Vitis TCF services
18:51:05 INFO  : Successfully done query RDI_DATADIR 
19:03:23 INFO  : Hardware specification for platform project 'caerus_can' is updated.
19:03:31 INFO  : Result from executing command 'getProjects': caerus_can
19:03:31 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
19:04:17 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:04:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:04:51 INFO  : 'jtag frequency' command is executed.
19:04:51 INFO  : Context for 'APU' is selected.
19:04:51 INFO  : System reset is completed.
19:04:54 INFO  : 'after 3000' command is executed.
19:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:04:56 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:04:56 INFO  : Context for 'APU' is selected.
19:04:56 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:56 INFO  : Context for 'APU' is selected.
19:04:56 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:04:57 INFO  : 'ps7_init' command is executed.
19:04:57 INFO  : 'ps7_post_config' command is executed.
19:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:57 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:57 INFO  : 'con' command is executed.
19:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:57 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:17:40 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:17:57 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:18:28 INFO  : 'jtag frequency' command is executed.
19:18:28 INFO  : Context for 'APU' is selected.
19:18:28 INFO  : System reset is completed.
19:18:31 INFO  : 'after 3000' command is executed.
19:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:18:34 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:18:34 INFO  : Context for 'APU' is selected.
19:18:34 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:18:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:34 INFO  : Context for 'APU' is selected.
19:18:34 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:18:34 INFO  : 'ps7_init' command is executed.
19:18:34 INFO  : 'ps7_post_config' command is executed.
19:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:35 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:18:35 INFO  : 'con' command is executed.
19:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:35 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_expirement1_system_standalone.tcl'
19:18:37 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:18:43 INFO  : Disconnected from the channel tcfchan#2.
19:18:44 WARN  : channel "tcfchan#2" closed
19:18:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:18:45 INFO  : 'jtag frequency' command is executed.
19:18:45 INFO  : Context for 'APU' is selected.
19:18:45 INFO  : System reset is completed.
19:18:48 INFO  : 'after 3000' command is executed.
19:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:18:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:18:51 INFO  : Context for 'APU' is selected.
19:18:51 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:51 INFO  : Context for 'APU' is selected.
19:18:51 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:18:51 INFO  : 'ps7_init' command is executed.
19:18:51 INFO  : 'ps7_post_config' command is executed.
19:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:51 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:52 INFO  : 'con' command is executed.
19:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_expirement1_system_standalone.tcl'
19:19:21 INFO  : Disconnected from the channel tcfchan#4.
19:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:19:21 INFO  : 'jtag frequency' command is executed.
19:19:21 INFO  : Context for 'APU' is selected.
19:19:21 INFO  : System reset is completed.
19:19:24 INFO  : 'after 3000' command is executed.
19:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:19:27 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:19:27 INFO  : Context for 'APU' is selected.
19:19:27 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:27 INFO  : Context for 'APU' is selected.
19:19:27 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:19:27 INFO  : 'ps7_init' command is executed.
19:19:27 INFO  : 'ps7_post_config' command is executed.
19:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:27 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:28 INFO  : 'con' command is executed.
19:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:19:28 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_expirement1_system_standalone.tcl'
19:19:58 INFO  : Disconnected from the channel tcfchan#5.
19:20:07 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
19:20:07 ERROR : Failed to get platform details for the project 'Caerus_Mem_Test'. Cannot sync application flags.
19:20:07 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:20:26 INFO  : 'jtag frequency' command is executed.
19:20:26 INFO  : Context for 'APU' is selected.
19:20:27 INFO  : System reset is completed.
19:20:30 INFO  : 'after 3000' command is executed.
19:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:20:32 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:20:32 INFO  : Context for 'APU' is selected.
19:20:32 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:20:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:32 INFO  : Context for 'APU' is selected.
19:20:32 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:20:33 INFO  : 'ps7_init' command is executed.
19:20:33 INFO  : 'ps7_post_config' command is executed.
19:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:33 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:33 INFO  : 'con' command is executed.
19:20:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:33 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_expirement1_system_standalone.tcl'
19:23:22 INFO  : Disconnected from the channel tcfchan#7.
19:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:23:23 INFO  : 'jtag frequency' command is executed.
19:23:23 INFO  : Context for 'APU' is selected.
19:23:24 INFO  : System reset is completed.
19:23:27 INFO  : 'after 3000' command is executed.
19:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:23:29 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:23:29 INFO  : Context for 'APU' is selected.
19:23:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:29 INFO  : Context for 'APU' is selected.
19:23:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:23:29 INFO  : 'ps7_init' command is executed.
19:23:29 INFO  : 'ps7_post_config' command is executed.
19:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:30 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:30 INFO  : 'con' command is executed.
19:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:30 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_expirement1_system_standalone.tcl'
19:25:32 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:25:42 INFO  : Disconnected from the channel tcfchan#8.
19:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:25:54 INFO  : 'jtag frequency' command is executed.
19:25:54 INFO  : Context for 'APU' is selected.
19:25:55 INFO  : System reset is completed.
19:25:58 INFO  : 'after 3000' command is executed.
19:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:26:00 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:26:01 INFO  : Context for 'APU' is selected.
19:26:01 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:01 INFO  : Context for 'APU' is selected.
19:26:01 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:26:01 INFO  : 'ps7_init' command is executed.
19:26:01 INFO  : 'ps7_post_config' command is executed.
19:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:01 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:01 INFO  : 'con' command is executed.
19:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:01 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_expirement1_system_standalone.tcl'
19:34:41 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:35:20 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:35:52 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:36:14 INFO  : Disconnected from the channel tcfchan#10.
19:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:36:15 INFO  : 'jtag frequency' command is executed.
19:36:15 INFO  : Context for 'APU' is selected.
19:36:15 INFO  : System reset is completed.
19:36:18 INFO  : 'after 3000' command is executed.
19:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:36:21 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:36:21 INFO  : Context for 'APU' is selected.
19:36:21 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:21 INFO  : Context for 'APU' is selected.
19:36:21 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:36:21 INFO  : 'ps7_init' command is executed.
19:36:21 INFO  : 'ps7_post_config' command is executed.
19:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:21 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:21 INFO  : 'con' command is executed.
19:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:21 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:37:23 INFO  : Disconnected from the channel tcfchan#11.
19:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:37:25 INFO  : 'jtag frequency' command is executed.
19:37:25 INFO  : Context for 'APU' is selected.
19:37:25 INFO  : System reset is completed.
19:37:28 INFO  : 'after 3000' command is executed.
19:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:37:30 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:37:30 INFO  : Context for 'APU' is selected.
19:37:30 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:30 INFO  : Context for 'APU' is selected.
19:37:30 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:37:30 INFO  : 'ps7_init' command is executed.
19:37:30 INFO  : 'ps7_post_config' command is executed.
19:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:31 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:31 INFO  : 'con' command is executed.
19:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:37:31 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:37:57 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:39:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:40:35 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:41:06 INFO  : Result from executing command 'getProjects': caerus_can
19:41:06 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
19:41:09 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:42:01 INFO  : Disconnected from the channel tcfchan#12.
19:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:42:03 INFO  : 'jtag frequency' command is executed.
19:42:03 INFO  : Context for 'APU' is selected.
19:42:03 INFO  : System reset is completed.
19:42:06 INFO  : 'after 3000' command is executed.
19:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:42:08 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:42:08 INFO  : Context for 'APU' is selected.
19:42:09 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:09 INFO  : Context for 'APU' is selected.
19:42:09 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:42:09 INFO  : 'ps7_init' command is executed.
19:42:09 INFO  : 'ps7_post_config' command is executed.
19:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:09 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:09 INFO  : 'con' command is executed.
19:42:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:09 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:44:02 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:44:19 INFO  : Disconnected from the channel tcfchan#15.
19:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:44:20 INFO  : 'jtag frequency' command is executed.
19:44:20 INFO  : Context for 'APU' is selected.
19:44:20 INFO  : System reset is completed.
19:44:23 INFO  : 'after 3000' command is executed.
19:44:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:44:26 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:44:26 INFO  : Context for 'APU' is selected.
19:44:26 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:26 INFO  : Context for 'APU' is selected.
19:44:26 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:44:26 INFO  : 'ps7_init' command is executed.
19:44:26 INFO  : 'ps7_post_config' command is executed.
19:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:26 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : 'con' command is executed.
19:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:27 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:46:29 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:47:00 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:47:19 INFO  : Disconnected from the channel tcfchan#16.
19:47:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:47:20 INFO  : 'jtag frequency' command is executed.
19:47:20 INFO  : Context for 'APU' is selected.
19:47:20 INFO  : System reset is completed.
19:47:23 INFO  : 'after 3000' command is executed.
19:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:47:26 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:47:26 INFO  : Context for 'APU' is selected.
19:47:26 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:26 INFO  : Context for 'APU' is selected.
19:47:26 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:47:26 INFO  : 'ps7_init' command is executed.
19:47:26 INFO  : 'ps7_post_config' command is executed.
19:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:26 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:27 INFO  : 'con' command is executed.
19:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:27 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:48:05 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:48:25 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:48:30 INFO  : Disconnected from the channel tcfchan#17.
19:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:48:32 INFO  : 'jtag frequency' command is executed.
19:48:32 INFO  : Context for 'APU' is selected.
19:48:32 INFO  : System reset is completed.
19:48:35 INFO  : 'after 3000' command is executed.
19:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:48:37 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:48:37 INFO  : Context for 'APU' is selected.
19:48:37 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:37 INFO  : Context for 'APU' is selected.
19:48:37 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:48:37 INFO  : 'ps7_init' command is executed.
19:48:37 INFO  : 'ps7_post_config' command is executed.
19:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:38 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:38 INFO  : 'con' command is executed.
19:48:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:38 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:49:35 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:49:41 INFO  : Disconnected from the channel tcfchan#18.
19:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:49:42 INFO  : 'jtag frequency' command is executed.
19:49:42 INFO  : Context for 'APU' is selected.
19:49:42 INFO  : System reset is completed.
19:49:45 INFO  : 'after 3000' command is executed.
19:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:49:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:49:47 INFO  : Context for 'APU' is selected.
19:49:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:47 INFO  : Context for 'APU' is selected.
19:49:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:49:48 INFO  : 'ps7_init' command is executed.
19:49:48 INFO  : 'ps7_post_config' command is executed.
19:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:48 INFO  : 'con' command is executed.
19:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:52:46 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
19:52:57 INFO  : Disconnected from the channel tcfchan#19.
19:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:52:58 INFO  : 'jtag frequency' command is executed.
19:52:58 INFO  : Context for 'APU' is selected.
19:52:58 INFO  : System reset is completed.
19:53:01 INFO  : 'after 3000' command is executed.
19:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:53:04 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
19:53:04 INFO  : Context for 'APU' is selected.
19:53:04 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
19:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:04 INFO  : Context for 'APU' is selected.
19:53:04 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
19:53:04 INFO  : 'ps7_init' command is executed.
19:53:04 INFO  : 'ps7_post_config' command is executed.
19:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:04 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:05 INFO  : 'con' command is executed.
19:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:05 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
19:54:41 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
19:54:41 ERROR : Failed to get platform details for the project 'Caerus_Mem_Test'. Cannot sync application flags.
19:54:56 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:00:40 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:00:55 INFO  : Disconnected from the channel tcfchan#20.
20:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:00:56 INFO  : 'jtag frequency' command is executed.
20:00:56 INFO  : Context for 'APU' is selected.
20:00:56 INFO  : System reset is completed.
20:00:59 INFO  : 'after 3000' command is executed.
20:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:01:01 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:01:01 INFO  : Context for 'APU' is selected.
20:01:01 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:01 INFO  : Context for 'APU' is selected.
20:01:01 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:01:02 INFO  : 'ps7_init' command is executed.
20:01:02 INFO  : 'ps7_post_config' command is executed.
20:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:02 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:02 INFO  : 'con' command is executed.
20:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:01:02 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:02:21 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:02:26 INFO  : Disconnected from the channel tcfchan#21.
20:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:02:27 INFO  : 'jtag frequency' command is executed.
20:02:27 INFO  : Context for 'APU' is selected.
20:02:28 INFO  : System reset is completed.
20:02:31 INFO  : 'after 3000' command is executed.
20:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:02:33 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:02:33 INFO  : Context for 'APU' is selected.
20:02:33 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:02:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:33 INFO  : Context for 'APU' is selected.
20:02:33 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:02:33 INFO  : 'ps7_init' command is executed.
20:02:33 INFO  : 'ps7_post_config' command is executed.
20:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:34 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:34 INFO  : 'con' command is executed.
20:02:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:34 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:03:47 INFO  : Disconnected from the channel tcfchan#22.
20:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:03:48 INFO  : 'jtag frequency' command is executed.
20:03:48 INFO  : Context for 'APU' is selected.
20:03:48 INFO  : System reset is completed.
20:03:51 INFO  : 'after 3000' command is executed.
20:03:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:03:54 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:03:54 INFO  : Context for 'APU' is selected.
20:03:54 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:54 INFO  : Context for 'APU' is selected.
20:03:54 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:03:54 INFO  : 'ps7_init' command is executed.
20:03:54 INFO  : 'ps7_post_config' command is executed.
20:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:55 INFO  : 'con' command is executed.
20:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:55 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:05:23 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:05:44 INFO  : Disconnected from the channel tcfchan#23.
20:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:05:45 INFO  : 'jtag frequency' command is executed.
20:05:45 INFO  : Context for 'APU' is selected.
20:05:45 INFO  : System reset is completed.
20:05:48 INFO  : 'after 3000' command is executed.
20:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:05:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:05:51 INFO  : Context for 'APU' is selected.
20:05:51 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:51 INFO  : Context for 'APU' is selected.
20:05:51 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:05:51 INFO  : 'ps7_init' command is executed.
20:05:51 INFO  : 'ps7_post_config' command is executed.
20:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:52 INFO  : 'con' command is executed.
20:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:06:47 INFO  : Disconnected from the channel tcfchan#24.
20:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:06:48 INFO  : 'jtag frequency' command is executed.
20:06:48 INFO  : Context for 'APU' is selected.
20:06:48 INFO  : System reset is completed.
20:06:51 INFO  : 'after 3000' command is executed.
20:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:06:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:06:53 INFO  : Context for 'APU' is selected.
20:06:54 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:54 INFO  : Context for 'APU' is selected.
20:06:54 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:06:54 INFO  : 'ps7_init' command is executed.
20:06:54 INFO  : 'ps7_post_config' command is executed.
20:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:54 INFO  : 'con' command is executed.
20:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:54 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:10:35 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:10:44 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:11:11 INFO  : Disconnected from the channel tcfchan#25.
20:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:11:13 INFO  : 'jtag frequency' command is executed.
20:11:13 INFO  : Context for 'APU' is selected.
20:11:13 INFO  : System reset is completed.
20:11:16 INFO  : 'after 3000' command is executed.
20:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:11:18 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:11:18 INFO  : Context for 'APU' is selected.
20:11:18 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:18 INFO  : Context for 'APU' is selected.
20:11:18 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:11:19 INFO  : 'ps7_init' command is executed.
20:11:19 INFO  : 'ps7_post_config' command is executed.
20:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:19 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:19 INFO  : 'con' command is executed.
20:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:19 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:12:47 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:13:09 INFO  : Disconnected from the channel tcfchan#26.
20:13:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:13:10 INFO  : 'jtag frequency' command is executed.
20:13:10 INFO  : Context for 'APU' is selected.
20:13:10 INFO  : System reset is completed.
20:13:13 INFO  : 'after 3000' command is executed.
20:13:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:13:16 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:13:16 INFO  : Context for 'APU' is selected.
20:13:16 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:16 INFO  : Context for 'APU' is selected.
20:13:16 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:13:16 INFO  : 'ps7_init' command is executed.
20:13:16 INFO  : 'ps7_post_config' command is executed.
20:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:16 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:16 INFO  : 'con' command is executed.
20:13:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:13:16 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:29:48 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:29:59 INFO  : Disconnected from the channel tcfchan#27.
20:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:30:00 INFO  : 'jtag frequency' command is executed.
20:30:00 INFO  : Context for 'APU' is selected.
20:30:01 INFO  : System reset is completed.
20:30:04 INFO  : 'after 3000' command is executed.
20:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:30:06 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:30:06 INFO  : Context for 'APU' is selected.
20:30:06 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:30:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:06 INFO  : Context for 'APU' is selected.
20:30:06 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:30:06 INFO  : 'ps7_init' command is executed.
20:30:06 INFO  : 'ps7_post_config' command is executed.
20:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:07 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:07 INFO  : 'con' command is executed.
20:30:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:30:07 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:31:23 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:31:32 INFO  : Disconnected from the channel tcfchan#28.
20:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:31:33 INFO  : 'jtag frequency' command is executed.
20:31:33 INFO  : Context for 'APU' is selected.
20:31:34 INFO  : System reset is completed.
20:31:37 INFO  : 'after 3000' command is executed.
20:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:31:39 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:31:39 INFO  : Context for 'APU' is selected.
20:31:39 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:39 INFO  : Context for 'APU' is selected.
20:31:39 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:31:39 INFO  : 'ps7_init' command is executed.
20:31:39 INFO  : 'ps7_post_config' command is executed.
20:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:40 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:40 INFO  : 'con' command is executed.
20:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:31:40 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:34:46 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:34:58 INFO  : Disconnected from the channel tcfchan#29.
20:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:34:59 INFO  : 'jtag frequency' command is executed.
20:34:59 INFO  : Context for 'APU' is selected.
20:34:59 INFO  : System reset is completed.
20:35:02 INFO  : 'after 3000' command is executed.
20:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:35:04 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:35:04 INFO  : Context for 'APU' is selected.
20:35:05 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:05 INFO  : Context for 'APU' is selected.
20:35:05 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:35:05 INFO  : 'ps7_init' command is executed.
20:35:05 INFO  : 'ps7_post_config' command is executed.
20:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:05 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:05 INFO  : 'con' command is executed.
20:35:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:35:05 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:42:39 INFO  : Disconnected from the channel tcfchan#30.
20:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:42:41 INFO  : 'jtag frequency' command is executed.
20:42:41 INFO  : Context for 'APU' is selected.
20:42:41 INFO  : System reset is completed.
20:42:44 INFO  : 'after 3000' command is executed.
20:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:42:46 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:42:46 INFO  : Context for 'APU' is selected.
20:42:46 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:46 INFO  : Context for 'APU' is selected.
20:42:46 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:42:47 INFO  : 'ps7_init' command is executed.
20:42:47 INFO  : 'ps7_post_config' command is executed.
20:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:47 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:47 INFO  : 'con' command is executed.
20:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:47 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:42:57 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:45:46 INFO  : Disconnected from the channel tcfchan#31.
20:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:45:47 INFO  : 'jtag frequency' command is executed.
20:45:47 INFO  : Context for 'APU' is selected.
20:45:47 INFO  : System reset is completed.
20:45:50 INFO  : 'after 3000' command is executed.
20:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:45:52 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:45:52 INFO  : Context for 'APU' is selected.
20:45:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:53 INFO  : Context for 'APU' is selected.
20:45:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:45:53 INFO  : 'ps7_init' command is executed.
20:45:53 INFO  : 'ps7_post_config' command is executed.
20:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:53 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:53 INFO  : 'con' command is executed.
20:45:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:53 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:49:22 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:49:59 INFO  : Disconnected from the channel tcfchan#33.
20:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:50:00 INFO  : 'jtag frequency' command is executed.
20:50:00 INFO  : Context for 'APU' is selected.
20:50:00 INFO  : System reset is completed.
20:50:03 INFO  : 'after 3000' command is executed.
20:50:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:50:05 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:50:06 INFO  : Context for 'APU' is selected.
20:50:06 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:06 INFO  : Context for 'APU' is selected.
20:50:06 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:50:06 INFO  : 'ps7_init' command is executed.
20:50:06 INFO  : 'ps7_post_config' command is executed.
20:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:06 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:06 INFO  : 'con' command is executed.
20:50:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:06 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:50:35 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:50:40 INFO  : Disconnected from the channel tcfchan#34.
20:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:50:41 INFO  : 'jtag frequency' command is executed.
20:50:41 INFO  : Context for 'APU' is selected.
20:50:41 INFO  : System reset is completed.
20:50:44 INFO  : 'after 3000' command is executed.
20:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:50:46 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:50:46 INFO  : Context for 'APU' is selected.
20:50:46 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:46 INFO  : Context for 'APU' is selected.
20:50:46 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:50:47 INFO  : 'ps7_init' command is executed.
20:50:47 INFO  : 'ps7_post_config' command is executed.
20:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:47 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:47 INFO  : 'con' command is executed.
20:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:47 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
20:58:37 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
20:58:59 INFO  : Disconnected from the channel tcfchan#35.
20:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:59:00 INFO  : 'jtag frequency' command is executed.
20:59:00 INFO  : Context for 'APU' is selected.
20:59:00 INFO  : System reset is completed.
20:59:03 INFO  : 'after 3000' command is executed.
20:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:59:05 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
20:59:05 INFO  : Context for 'APU' is selected.
20:59:05 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
20:59:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:05 INFO  : Context for 'APU' is selected.
20:59:05 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
20:59:06 INFO  : 'ps7_init' command is executed.
20:59:06 INFO  : 'ps7_post_config' command is executed.
20:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:06 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:06 INFO  : 'con' command is executed.
20:59:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:06 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:09:03 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:09:18 INFO  : Disconnected from the channel tcfchan#36.
21:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:09:19 INFO  : 'jtag frequency' command is executed.
21:09:19 INFO  : Context for 'APU' is selected.
21:09:19 INFO  : System reset is completed.
21:09:22 INFO  : 'after 3000' command is executed.
21:09:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:09:25 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:09:25 INFO  : Context for 'APU' is selected.
21:09:25 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:25 INFO  : Context for 'APU' is selected.
21:09:25 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:09:25 INFO  : 'ps7_init' command is executed.
21:09:25 INFO  : 'ps7_post_config' command is executed.
21:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:25 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:25 INFO  : 'con' command is executed.
21:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:09:25 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:16:37 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:16:46 INFO  : Disconnected from the channel tcfchan#37.
21:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:16:48 INFO  : 'jtag frequency' command is executed.
21:16:48 INFO  : Context for 'APU' is selected.
21:16:48 INFO  : System reset is completed.
21:16:51 INFO  : 'after 3000' command is executed.
21:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:16:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:16:53 INFO  : Context for 'APU' is selected.
21:16:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:53 INFO  : Context for 'APU' is selected.
21:16:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:16:54 INFO  : 'ps7_init' command is executed.
21:16:54 INFO  : 'ps7_post_config' command is executed.
21:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:54 INFO  : 'con' command is executed.
21:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:54 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:25:44 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:25:52 INFO  : Disconnected from the channel tcfchan#38.
21:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:25:53 INFO  : 'jtag frequency' command is executed.
21:25:53 INFO  : Context for 'APU' is selected.
21:25:53 INFO  : System reset is completed.
21:25:56 INFO  : 'after 3000' command is executed.
21:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:25:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:25:58 INFO  : Context for 'APU' is selected.
21:25:58 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:59 INFO  : Context for 'APU' is selected.
21:25:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:25:59 INFO  : 'ps7_init' command is executed.
21:25:59 INFO  : 'ps7_post_config' command is executed.
21:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:59 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:59 INFO  : 'con' command is executed.
21:25:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:59 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:31:57 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:32:06 INFO  : Disconnected from the channel tcfchan#39.
21:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:32:07 INFO  : 'jtag frequency' command is executed.
21:32:07 INFO  : Context for 'APU' is selected.
21:32:07 INFO  : System reset is completed.
21:32:10 INFO  : 'after 3000' command is executed.
21:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:32:13 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:32:13 INFO  : Context for 'APU' is selected.
21:32:13 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:13 INFO  : Context for 'APU' is selected.
21:32:13 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:32:13 INFO  : 'ps7_init' command is executed.
21:32:13 INFO  : 'ps7_post_config' command is executed.
21:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:13 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:13 INFO  : 'con' command is executed.
21:32:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:32:13 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:43:42 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:44:12 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:44:24 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:44:44 INFO  : Disconnected from the channel tcfchan#40.
21:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:44:46 INFO  : 'jtag frequency' command is executed.
21:44:46 INFO  : Context for 'APU' is selected.
21:44:46 INFO  : System reset is completed.
21:44:49 INFO  : 'after 3000' command is executed.
21:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:44:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:44:51 INFO  : Context for 'APU' is selected.
21:44:51 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:51 INFO  : Context for 'APU' is selected.
21:44:51 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:44:52 INFO  : 'ps7_init' command is executed.
21:44:52 INFO  : 'ps7_post_config' command is executed.
21:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:52 INFO  : 'con' command is executed.
21:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:45:02 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:45:05 INFO  : Disconnected from the channel tcfchan#41.
21:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:45:07 INFO  : 'jtag frequency' command is executed.
21:45:07 INFO  : Context for 'APU' is selected.
21:45:07 INFO  : System reset is completed.
21:45:10 INFO  : 'after 3000' command is executed.
21:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:45:12 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:45:12 INFO  : Context for 'APU' is selected.
21:45:12 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:12 INFO  : Context for 'APU' is selected.
21:45:12 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:45:12 INFO  : 'ps7_init' command is executed.
21:45:12 INFO  : 'ps7_post_config' command is executed.
21:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:13 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:13 INFO  : 'con' command is executed.
21:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:13 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:47:30 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
21:47:43 INFO  : Disconnected from the channel tcfchan#42.
21:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:47:44 INFO  : 'jtag frequency' command is executed.
21:47:44 INFO  : Context for 'APU' is selected.
21:47:44 INFO  : System reset is completed.
21:47:47 INFO  : 'after 3000' command is executed.
21:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:47:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:47:50 INFO  : Context for 'APU' is selected.
21:47:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:47:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:50 INFO  : Context for 'APU' is selected.
21:47:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:47:50 INFO  : 'ps7_init' command is executed.
21:47:50 INFO  : 'ps7_post_config' command is executed.
21:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:50 INFO  : 'con' command is executed.
21:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:51:10 INFO  : Disconnected from the channel tcfchan#43.
21:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:51:12 INFO  : 'jtag frequency' command is executed.
21:51:12 INFO  : Context for 'APU' is selected.
21:51:12 INFO  : System reset is completed.
21:51:15 INFO  : 'after 3000' command is executed.
21:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:51:17 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:51:17 INFO  : Context for 'APU' is selected.
21:51:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:17 INFO  : Context for 'APU' is selected.
21:51:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:51:18 INFO  : 'ps7_init' command is executed.
21:51:18 INFO  : 'ps7_post_config' command is executed.
21:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:18 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:18 INFO  : 'con' command is executed.
21:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:18 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:52:00 INFO  : Disconnected from the channel tcfchan#44.
21:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:53:05 INFO  : 'jtag frequency' command is executed.
21:53:05 INFO  : Context for 'APU' is selected.
21:53:05 INFO  : System reset is completed.
21:53:08 INFO  : 'after 3000' command is executed.
21:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:53:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:53:11 INFO  : Context for 'APU' is selected.
21:53:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:11 INFO  : Context for 'APU' is selected.
21:53:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:53:11 INFO  : 'ps7_init' command is executed.
21:53:11 INFO  : 'ps7_post_config' command is executed.
21:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:12 INFO  : 'con' command is executed.
21:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
21:53:24 INFO  : Disconnected from the channel tcfchan#45.
21:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:53:26 INFO  : 'jtag frequency' command is executed.
21:53:26 INFO  : Context for 'APU' is selected.
21:53:26 INFO  : System reset is completed.
21:53:29 INFO  : 'after 3000' command is executed.
21:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:53:32 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
21:53:32 INFO  : Context for 'APU' is selected.
21:53:32 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
21:53:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:32 INFO  : Context for 'APU' is selected.
21:53:32 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
21:53:32 INFO  : 'ps7_init' command is executed.
21:53:32 INFO  : 'ps7_post_config' command is executed.
21:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:32 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:33 INFO  : 'con' command is executed.
21:53:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:33 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:05:15 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
22:05:41 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
22:05:57 INFO  : Disconnected from the channel tcfchan#46.
22:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:05:58 INFO  : 'jtag frequency' command is executed.
22:05:58 INFO  : Context for 'APU' is selected.
22:05:59 INFO  : System reset is completed.
22:06:02 INFO  : 'after 3000' command is executed.
22:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:06:04 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:06:04 INFO  : Context for 'APU' is selected.
22:06:04 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:06:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:04 INFO  : Context for 'APU' is selected.
22:06:04 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:06:04 INFO  : 'ps7_init' command is executed.
22:06:04 INFO  : 'ps7_post_config' command is executed.
22:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:05 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:05 INFO  : 'con' command is executed.
22:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:06:05 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:06:43 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
22:06:48 INFO  : Disconnected from the channel tcfchan#47.
22:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:06:49 INFO  : 'jtag frequency' command is executed.
22:06:49 INFO  : Context for 'APU' is selected.
22:06:49 INFO  : System reset is completed.
22:06:52 INFO  : 'after 3000' command is executed.
22:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:06:55 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:06:55 INFO  : Context for 'APU' is selected.
22:06:55 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:06:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:55 INFO  : Context for 'APU' is selected.
22:06:55 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:06:55 INFO  : 'ps7_init' command is executed.
22:06:55 INFO  : 'ps7_post_config' command is executed.
22:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:55 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:55 INFO  : 'con' command is executed.
22:06:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:06:55 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:07:05 INFO  : Disconnected from the channel tcfchan#48.
22:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:07:07 INFO  : 'jtag frequency' command is executed.
22:07:07 INFO  : Context for 'APU' is selected.
22:07:07 INFO  : System reset is completed.
22:07:10 INFO  : 'after 3000' command is executed.
22:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:07:12 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:07:12 INFO  : Context for 'APU' is selected.
22:07:12 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:12 INFO  : Context for 'APU' is selected.
22:07:12 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:07:12 INFO  : 'ps7_init' command is executed.
22:07:12 INFO  : 'ps7_post_config' command is executed.
22:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:13 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:13 INFO  : 'con' command is executed.
22:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:13 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:13:06 INFO  : Disconnected from the channel tcfchan#49.
22:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:13:07 INFO  : 'jtag frequency' command is executed.
22:13:07 INFO  : Context for 'APU' is selected.
22:13:07 INFO  : System reset is completed.
22:13:10 INFO  : 'after 3000' command is executed.
22:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:13:13 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:13:13 INFO  : Context for 'APU' is selected.
22:13:13 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:13:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:13 INFO  : Context for 'APU' is selected.
22:13:13 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:13:13 INFO  : 'ps7_init' command is executed.
22:13:13 INFO  : 'ps7_post_config' command is executed.
22:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:13 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:13 INFO  : 'con' command is executed.
22:13:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:13 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:16:33 INFO  : Disconnected from the channel tcfchan#50.
22:16:38 ERROR : Hardaware specification file used in the launch configuration 'Debugger_expirement1-Default' doesn't exist at the location '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:16:44 ERROR : Hardaware specification file used in the launch configuration 'Debugger_expirement1-Default' doesn't exist at the location '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:16:55 ERROR : Hardaware specification file used in the launch configuration 'Debugger_expirement1-Default' doesn't exist at the location '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:17:06 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:17:35 INFO  : Result from executing command 'getProjects': caerus_can
22:17:35 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
22:17:38 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
22:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:18:17 INFO  : 'jtag frequency' command is executed.
22:18:17 INFO  : Context for 'APU' is selected.
22:18:17 INFO  : System reset is completed.
22:18:20 INFO  : 'after 3000' command is executed.
22:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:18:22 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:18:22 INFO  : Context for 'APU' is selected.
22:18:23 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:23 INFO  : Context for 'APU' is selected.
22:18:23 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:18:23 INFO  : 'ps7_init' command is executed.
22:18:23 INFO  : 'ps7_post_config' command is executed.
22:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:23 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:23 INFO  : 'con' command is executed.
22:18:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:23 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:19:29 INFO  : Disconnected from the channel tcfchan#54.
22:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:19:30 INFO  : 'jtag frequency' command is executed.
22:19:30 INFO  : Context for 'APU' is selected.
22:19:30 INFO  : System reset is completed.
22:19:33 INFO  : 'after 3000' command is executed.
22:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:19:35 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:19:35 INFO  : Context for 'APU' is selected.
22:19:35 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:35 INFO  : Context for 'APU' is selected.
22:19:35 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:19:36 INFO  : 'ps7_init' command is executed.
22:19:36 INFO  : 'ps7_post_config' command is executed.
22:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:36 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:36 INFO  : 'con' command is executed.
22:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:19:36 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:23:10 INFO  : Disconnected from the channel tcfchan#55.
22:23:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:23:11 INFO  : 'jtag frequency' command is executed.
22:23:11 INFO  : Context for 'APU' is selected.
22:23:11 INFO  : System reset is completed.
22:23:14 INFO  : 'after 3000' command is executed.
22:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:23:17 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:23:17 INFO  : Context for 'APU' is selected.
22:23:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:23:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:17 INFO  : Context for 'APU' is selected.
22:23:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:23:17 INFO  : 'ps7_init' command is executed.
22:23:17 INFO  : 'ps7_post_config' command is executed.
22:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:17 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:17 INFO  : 'con' command is executed.
22:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:23:17 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:26:51 INFO  : Disconnected from the channel tcfchan#56.
22:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:26:52 INFO  : 'jtag frequency' command is executed.
22:26:52 INFO  : Context for 'APU' is selected.
22:26:52 INFO  : System reset is completed.
22:26:55 INFO  : 'after 3000' command is executed.
22:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:26:57 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:26:58 INFO  : Context for 'APU' is selected.
22:26:58 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:26:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:58 INFO  : Context for 'APU' is selected.
22:26:58 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:26:58 INFO  : 'ps7_init' command is executed.
22:26:58 INFO  : 'ps7_post_config' command is executed.
22:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:58 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:58 INFO  : 'con' command is executed.
22:26:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:58 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:29:33 INFO  : Disconnected from the channel tcfchan#57.
22:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:29:35 INFO  : 'jtag frequency' command is executed.
22:29:35 INFO  : Context for 'APU' is selected.
22:29:35 INFO  : System reset is completed.
22:29:38 INFO  : 'after 3000' command is executed.
22:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:29:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:29:40 INFO  : Context for 'APU' is selected.
22:29:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:40 INFO  : Context for 'APU' is selected.
22:29:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:29:40 INFO  : 'ps7_init' command is executed.
22:29:40 INFO  : 'ps7_post_config' command is executed.
22:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:41 INFO  : 'con' command is executed.
22:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:30:26 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:30:37 INFO  : Disconnected from the channel tcfchan#58.
22:30:41 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:31:08 INFO  : Result from executing command 'getProjects': caerus_can
22:31:08 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
22:31:11 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
22:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:31:18 INFO  : 'jtag frequency' command is executed.
22:31:18 INFO  : Context for 'APU' is selected.
22:31:19 INFO  : System reset is completed.
22:31:22 INFO  : 'after 3000' command is executed.
22:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:31:24 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:31:24 INFO  : Context for 'APU' is selected.
22:31:24 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:24 INFO  : Context for 'APU' is selected.
22:31:24 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:31:25 INFO  : 'ps7_init' command is executed.
22:31:25 INFO  : 'ps7_post_config' command is executed.
22:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:25 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:25 INFO  : 'con' command is executed.
22:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:31:25 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:43:44 INFO  : Disconnected from the channel tcfchan#61.
22:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:43:47 INFO  : 'jtag frequency' command is executed.
22:43:47 INFO  : Context for 'APU' is selected.
22:43:47 INFO  : System reset is completed.
22:43:50 INFO  : 'after 3000' command is executed.
22:43:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:43:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:43:53 INFO  : Context for 'APU' is selected.
22:43:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:53 INFO  : Context for 'APU' is selected.
22:43:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:43:53 INFO  : 'ps7_init' command is executed.
22:43:53 INFO  : 'ps7_post_config' command is executed.
22:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:53 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:53 INFO  : 'con' command is executed.
22:43:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:43:53 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:49:42 INFO  : Disconnected from the channel tcfchan#62.
22:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:49:43 INFO  : 'jtag frequency' command is executed.
22:49:43 INFO  : Context for 'APU' is selected.
22:49:43 INFO  : System reset is completed.
22:49:46 INFO  : 'after 3000' command is executed.
22:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:49:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:49:48 INFO  : Context for 'APU' is selected.
22:49:48 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:48 INFO  : Context for 'APU' is selected.
22:49:48 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:49:49 INFO  : 'ps7_init' command is executed.
22:49:49 INFO  : 'ps7_post_config' command is executed.
22:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:49 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:49 INFO  : 'con' command is executed.
22:49:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:49:49 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:52:33 INFO  : Disconnected from the channel tcfchan#63.
22:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:52:34 INFO  : 'jtag frequency' command is executed.
22:52:34 INFO  : Context for 'APU' is selected.
22:52:34 INFO  : System reset is completed.
22:52:37 INFO  : 'after 3000' command is executed.
22:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:52:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:52:40 INFO  : Context for 'APU' is selected.
22:52:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:40 INFO  : Context for 'APU' is selected.
22:52:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:52:40 INFO  : 'ps7_init' command is executed.
22:52:40 INFO  : 'ps7_post_config' command is executed.
22:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:40 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:40 INFO  : 'con' command is executed.
22:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:52:40 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
22:55:22 INFO  : Disconnected from the channel tcfchan#64.
22:55:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:55:23 INFO  : 'jtag frequency' command is executed.
22:55:23 INFO  : Context for 'APU' is selected.
22:55:23 INFO  : System reset is completed.
22:55:26 INFO  : 'after 3000' command is executed.
22:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:55:28 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
22:55:28 INFO  : Context for 'APU' is selected.
22:55:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
22:55:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:29 INFO  : Context for 'APU' is selected.
22:55:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
22:55:29 INFO  : 'ps7_init' command is executed.
22:55:29 INFO  : 'ps7_post_config' command is executed.
22:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:29 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:29 INFO  : 'con' command is executed.
22:55:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:29 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
23:01:27 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

23:01:55 INFO  : Result from executing command 'getProjects': caerus_can
23:01:55 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
23:01:58 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:02:51 INFO  : Disconnected from the channel tcfchan#65.
23:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:03:16 INFO  : 'jtag frequency' command is executed.
23:03:16 INFO  : Context for 'APU' is selected.
23:03:16 INFO  : System reset is completed.
23:03:19 INFO  : 'after 3000' command is executed.
23:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:03:21 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
23:03:21 INFO  : Context for 'APU' is selected.
23:03:22 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
23:03:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:22 INFO  : Context for 'APU' is selected.
23:03:22 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
23:03:22 INFO  : 'ps7_init' command is executed.
23:03:22 INFO  : 'ps7_post_config' command is executed.
23:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:22 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:22 INFO  : 'con' command is executed.
23:03:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:22 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
23:04:07 INFO  : Disconnected from the channel tcfchan#68.
23:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:04:09 INFO  : 'jtag frequency' command is executed.
23:04:09 INFO  : Context for 'APU' is selected.
23:04:09 INFO  : System reset is completed.
23:04:12 INFO  : 'after 3000' command is executed.
23:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:04:14 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
23:04:14 INFO  : Context for 'APU' is selected.
23:04:14 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
23:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:14 INFO  : Context for 'APU' is selected.
23:04:14 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
23:04:14 INFO  : 'ps7_init' command is executed.
23:04:15 INFO  : 'ps7_post_config' command is executed.
23:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:15 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:15 INFO  : 'con' command is executed.
23:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:04:15 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
23:05:25 INFO  : Disconnected from the channel tcfchan#69.
23:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:05:30 INFO  : 'jtag frequency' command is executed.
23:05:30 INFO  : Context for 'APU' is selected.
23:05:30 INFO  : System reset is completed.
23:05:33 INFO  : 'after 3000' command is executed.
23:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:05:35 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
23:05:35 INFO  : Context for 'APU' is selected.
23:05:35 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
23:05:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:35 INFO  : Context for 'APU' is selected.
23:05:35 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
23:05:36 INFO  : 'ps7_init' command is executed.
23:05:36 INFO  : 'ps7_post_config' command is executed.
23:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:36 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:36 INFO  : 'con' command is executed.
23:05:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:36 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
23:12:26 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:12:37 INFO  : Disconnected from the channel tcfchan#70.
23:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:12:38 INFO  : 'jtag frequency' command is executed.
23:12:38 INFO  : Context for 'APU' is selected.
23:12:38 INFO  : System reset is completed.
23:12:41 INFO  : 'after 3000' command is executed.
23:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:12:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
23:12:44 INFO  : Context for 'APU' is selected.
23:12:44 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
23:12:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:44 INFO  : Context for 'APU' is selected.
23:12:44 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
23:12:44 INFO  : 'ps7_init' command is executed.
23:12:44 INFO  : 'ps7_post_config' command is executed.
23:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:44 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:44 INFO  : 'con' command is executed.
23:12:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:12:44 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
23:14:18 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:14:34 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:14:43 INFO  : Disconnected from the channel tcfchan#71.
23:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:14:44 INFO  : 'jtag frequency' command is executed.
23:14:44 INFO  : Context for 'APU' is selected.
23:14:44 INFO  : System reset is completed.
23:14:47 INFO  : 'after 3000' command is executed.
23:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:14:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
23:14:50 INFO  : Context for 'APU' is selected.
23:14:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
23:14:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:50 INFO  : Context for 'APU' is selected.
23:14:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
23:14:50 INFO  : 'ps7_init' command is executed.
23:14:50 INFO  : 'ps7_post_config' command is executed.
23:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:50 INFO  : 'con' command is executed.
23:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:14:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
23:18:36 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:19:20 INFO  : Generated template bif file for expirement1_system
23:19:29 INFO  : Invoking Bootgen: bootgen -image expirement1_system.bif -arch zynq -o /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1_system/_ide/bootimage/BOOT.bin
23:19:30 INFO  : Bootgen command execution is done.
23:24:18 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:24:37 INFO  : Disconnected from the channel tcfchan#72.
23:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:24:39 INFO  : 'jtag frequency' command is executed.
23:24:39 INFO  : Context for 'APU' is selected.
23:24:39 INFO  : System reset is completed.
23:24:42 INFO  : 'after 3000' command is executed.
23:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:24:44 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
23:24:44 INFO  : Context for 'APU' is selected.
23:24:44 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
23:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:44 INFO  : Context for 'APU' is selected.
23:24:44 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
23:24:45 INFO  : 'ps7_init' command is executed.
23:24:45 INFO  : 'ps7_post_config' command is executed.
23:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:45 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:45 INFO  : 'con' command is executed.
23:24:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:45 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
23:25:15 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
23:25:22 INFO  : Disconnected from the channel tcfchan#73.
23:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:25:23 INFO  : 'jtag frequency' command is executed.
23:25:23 INFO  : Context for 'APU' is selected.
23:25:23 INFO  : System reset is completed.
23:25:26 INFO  : 'after 3000' command is executed.
23:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:25:29 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
23:25:29 INFO  : Context for 'APU' is selected.
23:25:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
23:25:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:29 INFO  : Context for 'APU' is selected.
23:25:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
23:25:29 INFO  : 'ps7_init' command is executed.
23:25:29 INFO  : 'ps7_post_config' command is executed.
23:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:29 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:30 INFO  : 'con' command is executed.
23:25:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:25:30 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
23:28:56 INFO  : Generated template bif file for expirement1
23:29:00 INFO  : Invoking Bootgen: bootgen -image expirement1.bif -arch zynq -o /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bootimage/BOOT.bin
23:29:01 INFO  : Bootgen command execution is done.
23:29:38 INFO  : Disconnected from the channel tcfchan#74.
11:01:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
11:01:51 INFO  : XSCT server has started successfully.
11:01:51 INFO  : plnx-install-location is set to ''
11:01:51 INFO  : Successfully done setting XSCT server connection channel  
11:01:51 INFO  : Successfully done setting workspace for the tool. 
11:02:42 INFO  : Platform repository initialization has completed.
11:02:50 INFO  : Registering command handlers for Vitis TCF services
11:05:01 INFO  : Successfully done query RDI_DATADIR 
11:43:00 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:43:00 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:01:14 INFO  : Result from executing command 'getProjects': caerus_can
12:01:14 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
12:01:19 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
12:02:16 INFO  : Invoking Bootgen: bootgen -image expirement1.bif -arch zynq -o /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bootimage/BOOT.bin -w on
12:02:19 INFO  : Bootgen command execution is done.
12:36:14 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
12:36:17 INFO  : XSCT server has started successfully.
12:36:17 INFO  : Successfully done setting XSCT server connection channel  
12:36:17 INFO  : plnx-install-location is set to ''
12:36:17 INFO  : Successfully done setting workspace for the tool. 
12:36:17 INFO  : Platform repository initialization has completed.
12:36:18 INFO  : Successfully done query RDI_DATADIR 
12:36:18 INFO  : Registering command handlers for Vitis TCF services
12:38:52 INFO  : Result from executing command 'getProjects': caerus_can
12:38:52 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
12:38:55 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
12:40:09 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
12:40:54 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
12:41:07 INFO  : Invoking Bootgen: bootgen -image expirement1.bif -arch zynq -o /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bootimage/BOOT.bin -w on
12:41:09 INFO  : Bootgen command execution is done.
13:29:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
13:29:08 INFO  : XSCT server has started successfully.
13:29:08 INFO  : Successfully done setting XSCT server connection channel  
13:29:08 INFO  : plnx-install-location is set to ''
13:29:08 INFO  : Successfully done setting workspace for the tool. 
13:29:09 INFO  : Platform repository initialization has completed.
13:29:09 INFO  : Successfully done query RDI_DATADIR 
13:29:09 INFO  : Registering command handlers for Vitis TCF services
13:42:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
13:42:46 INFO  : XSCT server has started successfully.
13:42:46 INFO  : Successfully done setting XSCT server connection channel  
13:42:46 INFO  : plnx-install-location is set to ''
13:42:46 INFO  : Successfully done setting workspace for the tool. 
13:42:58 INFO  : Registering command handlers for Vitis TCF services
13:42:59 INFO  : Platform repository initialization has completed.
13:43:58 INFO  : Successfully done query RDI_DATADIR 
13:44:31 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
13:44:51 INFO  : Invoking Bootgen: bootgen -image expirement1.bif -arch zynq -o /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bootimage/BOOT.bin -w on
13:44:53 INFO  : Bootgen command execution is done.
13:45:14 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
13:45:22 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
13:45:27 INFO  : Invoking Bootgen: bootgen -image expirement1.bif -arch zynq -o /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bootimage/BOOT.bin -w on
13:45:29 INFO  : Bootgen command execution is done.
14:03:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
14:03:38 INFO  : XSCT server has started successfully.
14:03:38 INFO  : plnx-install-location is set to ''
14:03:38 INFO  : Successfully done setting XSCT server connection channel  
14:03:38 INFO  : Successfully done setting workspace for the tool. 
14:03:53 INFO  : Platform repository initialization has completed.
14:03:54 INFO  : Registering command handlers for Vitis TCF services
14:04:04 INFO  : Successfully done query RDI_DATADIR 
14:04:22 INFO  : Hardware specification for platform project 'caerus_can' is updated.
14:04:46 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:05:10 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:05:19 INFO  : Result from executing command 'getProjects': caerus_can
14:05:19 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
14:08:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
14:08:37 INFO  : XSCT server has started successfully.
14:08:37 INFO  : plnx-install-location is set to ''
14:08:37 INFO  : Successfully done setting XSCT server connection channel  
14:08:37 INFO  : Successfully done query RDI_DATADIR 
14:08:37 INFO  : Successfully done setting workspace for the tool. 
14:08:37 INFO  : Platform repository initialization has completed.
14:08:37 INFO  : Registering command handlers for Vitis TCF services
14:08:53 INFO  : Hardware specification for platform project 'caerus_can' is updated.
14:08:59 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:09:28 INFO  : Result from executing command 'getProjects': caerus_can
14:09:28 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
14:32:28 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
14:32:28 INFO  : Updating application flags with new BSP settings...
14:32:29 INFO  : Successfully updated application flags for project expirement1.
14:32:29 INFO  : The hardware specfication used by project 'expirement1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:32:29 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit' stored in project is removed.
14:32:29 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream' in project 'expirement1'.
14:32:29 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:32:36 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit' in project 'expirement1'.
14:33:28 INFO  : Result from executing command 'getProjects': caerus_can
14:33:28 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
14:33:31 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:24:43 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:28:24 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:29:16 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:36:11 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:38:35 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:40:58 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:41:22 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:41:40 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:42:43 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:43:06 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:45:46 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:45:56 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:46:25 INFO  : Result from executing command 'getProjects': caerus_can
15:46:25 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
15:46:28 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
15:47:22 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
16:06:22 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:06:27 ERROR : Hardaware specification file used in the launch configuration 'Debugger_expirement1-Default' doesn't exist at the location '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:07:17 ERROR : The platform '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm' used by the system project 'Caerus_Mem_Test_system' is not valid.
16:07:37 INFO  : Hardware specification for platform project 'caerus_can' is updated.
16:07:47 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
16:07:47 ERROR : Failed to get platform details for the project 'Caerus_Mem_Test'. Cannot sync application flags.
16:07:52 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
16:07:52 ERROR : Failed to get platform details for the project 'Caerus_Mem_Test'. Cannot sync application flags.
16:08:07 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
16:08:07 ERROR : Failed to get platform details for the project 'Caerus_Mem_Test'. Cannot sync application flags.
16:08:32 ERROR : Failed to compute checksum of hardware specification file used by project 'Caerus_Mem_Test'
16:09:34 INFO  : Result from executing command 'getProjects': caerus_can
16:09:34 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
16:09:37 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
16:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:09:50 INFO  : 'jtag frequency' command is executed.
16:09:50 INFO  : Context for 'APU' is selected.
16:09:50 INFO  : System reset is completed.
16:09:53 INFO  : 'after 3000' command is executed.
16:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:09:55 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:09:55 INFO  : Context for 'APU' is selected.
16:09:55 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:55 INFO  : Context for 'APU' is selected.
16:09:55 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:09:56 INFO  : 'ps7_init' command is executed.
16:09:56 INFO  : 'ps7_post_config' command is executed.
16:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:56 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:56 INFO  : 'con' command is executed.
16:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:56 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_expirement1_system_standalone.tcl'
16:14:30 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
16:14:36 INFO  : Disconnected from the channel tcfchan#12.
16:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:14:37 INFO  : 'jtag frequency' command is executed.
16:14:37 INFO  : Context for 'APU' is selected.
16:14:37 INFO  : System reset is completed.
16:14:40 INFO  : 'after 3000' command is executed.
16:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:14:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:14:43 INFO  : Context for 'APU' is selected.
16:14:43 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:14:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:43 INFO  : Context for 'APU' is selected.
16:14:43 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:14:43 INFO  : 'ps7_init' command is executed.
16:14:43 INFO  : 'ps7_post_config' command is executed.
16:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:43 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:43 INFO  : 'con' command is executed.
16:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:14:43 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
16:16:01 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
16:16:23 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
16:16:30 INFO  : Disconnected from the channel tcfchan#13.
16:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:16:31 INFO  : 'jtag frequency' command is executed.
16:16:31 INFO  : Context for 'APU' is selected.
16:16:31 INFO  : System reset is completed.
16:16:34 INFO  : 'after 3000' command is executed.
16:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:16:37 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:16:37 INFO  : Context for 'APU' is selected.
16:16:37 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:37 INFO  : Context for 'APU' is selected.
16:16:37 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:16:37 INFO  : 'ps7_init' command is executed.
16:16:37 INFO  : 'ps7_post_config' command is executed.
16:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:37 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:37 INFO  : 'con' command is executed.
16:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:37 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
16:32:50 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
16:33:01 INFO  : Disconnected from the channel tcfchan#14.
16:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:33:03 INFO  : 'jtag frequency' command is executed.
16:33:03 INFO  : Context for 'APU' is selected.
16:33:03 INFO  : System reset is completed.
16:33:06 INFO  : 'after 3000' command is executed.
16:33:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:33:08 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:33:08 INFO  : Context for 'APU' is selected.
16:33:08 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:08 INFO  : Context for 'APU' is selected.
16:33:08 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:33:08 INFO  : 'ps7_init' command is executed.
16:33:08 INFO  : 'ps7_post_config' command is executed.
16:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:09 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:09 INFO  : 'con' command is executed.
16:33:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:09 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
16:33:49 INFO  : Disconnected from the channel tcfchan#15.
16:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:33:50 INFO  : 'jtag frequency' command is executed.
16:33:50 INFO  : Context for 'APU' is selected.
16:33:50 INFO  : System reset is completed.
16:33:53 INFO  : 'after 3000' command is executed.
16:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:33:56 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:33:56 INFO  : Context for 'APU' is selected.
16:33:56 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:56 INFO  : Context for 'APU' is selected.
16:33:56 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:33:56 INFO  : 'ps7_init' command is executed.
16:33:56 INFO  : 'ps7_post_config' command is executed.
16:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:56 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:57 INFO  : 'con' command is executed.
16:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:57 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
16:37:03 INFO  : Disconnected from the channel tcfchan#16.
16:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:37:04 INFO  : 'jtag frequency' command is executed.
16:37:04 INFO  : Context for 'APU' is selected.
16:37:04 INFO  : System reset is completed.
16:37:07 INFO  : 'after 3000' command is executed.
16:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:37:10 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:37:10 INFO  : Context for 'APU' is selected.
16:37:10 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:10 INFO  : Context for 'APU' is selected.
16:37:10 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:37:10 INFO  : 'ps7_init' command is executed.
16:37:10 INFO  : 'ps7_post_config' command is executed.
16:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:10 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:10 INFO  : 'con' command is executed.
16:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:10 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
16:39:58 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
16:40:11 INFO  : Disconnected from the channel tcfchan#17.
16:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:40:12 INFO  : 'jtag frequency' command is executed.
16:40:12 INFO  : Context for 'APU' is selected.
16:40:12 INFO  : System reset is completed.
16:40:15 INFO  : 'after 3000' command is executed.
16:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:40:18 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:40:18 INFO  : Context for 'APU' is selected.
16:40:18 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:18 INFO  : Context for 'APU' is selected.
16:40:18 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:40:18 INFO  : 'ps7_init' command is executed.
16:40:18 INFO  : 'ps7_post_config' command is executed.
16:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:18 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:18 INFO  : 'con' command is executed.
16:40:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:18 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
16:41:50 INFO  : Result from executing command 'getProjects': caerus_can
16:41:50 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
16:41:53 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
16:42:23 INFO  : Disconnected from the channel tcfchan#18.
16:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:42:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:42:42 INFO  : 'jtag frequency' command is executed.
16:42:42 INFO  : Context for 'APU' is selected.
16:42:42 INFO  : System reset is completed.
16:42:45 INFO  : 'after 3000' command is executed.
16:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:42:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:42:47 INFO  : Context for 'APU' is selected.
16:42:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:42:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:47 INFO  : Context for 'APU' is selected.
16:42:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:42:47 INFO  : 'ps7_init' command is executed.
16:42:47 INFO  : 'ps7_post_config' command is executed.
16:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:48 INFO  : 'con' command is executed.
16:42:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
16:42:56 INFO  : Disconnected from the channel tcfchan#21.
16:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:42:58 INFO  : 'jtag frequency' command is executed.
16:42:58 INFO  : Context for 'APU' is selected.
16:42:58 INFO  : System reset is completed.
16:43:01 INFO  : 'after 3000' command is executed.
16:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:43:03 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:43:03 INFO  : Context for 'APU' is selected.
16:43:03 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:43:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:03 INFO  : Context for 'APU' is selected.
16:43:03 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:43:03 INFO  : 'ps7_init' command is executed.
16:43:03 INFO  : 'ps7_post_config' command is executed.
16:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:04 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:04 INFO  : 'con' command is executed.
16:43:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:04 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
16:43:53 INFO  : Disconnected from the channel tcfchan#22.
16:43:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:43:54 INFO  : 'jtag frequency' command is executed.
16:43:54 INFO  : Context for 'APU' is selected.
16:43:54 INFO  : System reset is completed.
16:43:57 INFO  : 'after 3000' command is executed.
16:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:43:59 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
16:43:59 INFO  : Context for 'APU' is selected.
16:43:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
16:43:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:59 INFO  : Context for 'APU' is selected.
16:43:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
16:44:00 INFO  : 'ps7_init' command is executed.
16:44:00 INFO  : 'ps7_post_config' command is executed.
16:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:00 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:00 INFO  : 'con' command is executed.
16:44:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:00 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
17:21:30 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
17:22:17 INFO  : Disconnected from the channel tcfchan#23.
17:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:22:18 INFO  : 'jtag frequency' command is executed.
17:22:18 INFO  : Context for 'APU' is selected.
17:22:18 INFO  : System reset is completed.
17:22:21 INFO  : 'after 3000' command is executed.
17:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:22:23 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
17:22:23 INFO  : Context for 'APU' is selected.
17:22:23 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
17:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:23 INFO  : Context for 'APU' is selected.
17:22:23 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
17:22:24 INFO  : 'ps7_init' command is executed.
17:22:24 INFO  : 'ps7_post_config' command is executed.
17:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:24 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:24 INFO  : 'con' command is executed.
17:22:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:24 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_expirement1_system_standalone.tcl'
17:23:38 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
17:23:52 INFO  : Disconnected from the channel tcfchan#25.
17:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:23:53 INFO  : 'jtag frequency' command is executed.
17:23:54 INFO  : Context for 'APU' is selected.
17:23:54 INFO  : System reset is completed.
17:23:57 INFO  : 'after 3000' command is executed.
17:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:23:59 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
17:23:59 INFO  : Context for 'APU' is selected.
17:23:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
17:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:59 INFO  : Context for 'APU' is selected.
17:23:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
17:23:59 INFO  : 'ps7_init' command is executed.
17:23:59 INFO  : 'ps7_post_config' command is executed.
17:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:00 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:00 INFO  : 'con' command is executed.
17:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:00 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
17:24:59 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
17:25:05 INFO  : Disconnected from the channel tcfchan#26.
17:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:25:06 INFO  : 'jtag frequency' command is executed.
17:25:06 INFO  : Context for 'APU' is selected.
17:25:06 INFO  : System reset is completed.
17:25:09 INFO  : 'after 3000' command is executed.
17:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:25:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
17:25:11 INFO  : Context for 'APU' is selected.
17:25:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
17:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:11 INFO  : Context for 'APU' is selected.
17:25:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
17:25:12 INFO  : 'ps7_init' command is executed.
17:25:12 INFO  : 'ps7_post_config' command is executed.
17:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:12 INFO  : 'con' command is executed.
17:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
17:26:35 INFO  : Disconnected from the channel tcfchan#27.
17:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:26:36 INFO  : 'jtag frequency' command is executed.
17:26:36 INFO  : Context for 'APU' is selected.
17:26:36 INFO  : System reset is completed.
17:26:39 INFO  : 'after 3000' command is executed.
17:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:26:41 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
17:26:41 INFO  : Context for 'APU' is selected.
17:26:41 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
17:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:41 INFO  : Context for 'APU' is selected.
17:26:41 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
17:26:42 INFO  : 'ps7_init' command is executed.
17:26:42 INFO  : 'ps7_post_config' command is executed.
17:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:42 INFO  : 'con' command is executed.
17:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:42 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
17:27:03 INFO  : Disconnected from the channel tcfchan#28.
17:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:27:04 INFO  : 'jtag frequency' command is executed.
17:27:04 INFO  : Context for 'APU' is selected.
17:27:04 INFO  : System reset is completed.
17:27:08 INFO  : 'after 3000' command is executed.
17:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:27:10 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit"
17:27:10 INFO  : Context for 'APU' is selected.
17:27:10 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa'.
17:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:10 INFO  : Context for 'APU' is selected.
17:27:10 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl' is done.
17:27:10 INFO  : 'ps7_init' command is executed.
17:27:10 INFO  : 'ps7_post_config' command is executed.
17:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:10 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/Debug/expirement1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:11 INFO  : 'con' command is executed.
17:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:11 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_expirement1-default.tcl'
17:27:48 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
18:14:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
18:14:54 INFO  : XSCT server has started successfully.
18:14:54 INFO  : Successfully done setting XSCT server connection channel  
18:14:54 INFO  : plnx-install-location is set to ''
18:14:54 INFO  : Successfully done setting workspace for the tool. 
18:15:05 INFO  : Platform repository initialization has completed.
18:15:07 INFO  : Registering command handlers for Vitis TCF services
18:15:21 INFO  : Successfully done query RDI_DATADIR 
18:19:49 INFO  : Result from executing command 'getProjects': caerus_can
18:19:49 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
18:19:52 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
18:21:08 INFO  : Invoking Bootgen: bootgen -image expirement1_system.bif -arch zynq -o /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1_system/_ide/bootimage/BOOT.bin -w on
18:21:10 INFO  : Bootgen command execution is done.
17:04:40 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
17:04:48 INFO  : XSCT server has started successfully.
17:04:48 INFO  : Successfully done setting XSCT server connection channel  
17:04:48 INFO  : plnx-install-location is set to ''
17:04:48 INFO  : Successfully done setting workspace for the tool. 
17:05:06 INFO  : Platform repository initialization has completed.
17:05:10 INFO  : Registering command handlers for Vitis TCF services
17:05:31 INFO  : Successfully done query RDI_DATADIR 
18:45:53 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:46:12 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:32:15 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
14:32:19 INFO  : XSCT server has started successfully.
14:32:19 INFO  : plnx-install-location is set to ''
14:32:19 INFO  : Successfully done setting XSCT server connection channel  
14:32:19 INFO  : Successfully done setting workspace for the tool. 
14:32:22 INFO  : Platform repository initialization has completed.
14:32:23 INFO  : Registering command handlers for Vitis TCF services
14:32:28 INFO  : Successfully done query RDI_DATADIR 
14:34:31 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
14:34:31 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm
14:39:02 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:40:36 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:10:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
11:10:59 INFO  : XSCT server has started successfully.
11:10:59 INFO  : Successfully done setting XSCT server connection channel  
11:10:59 INFO  : plnx-install-location is set to ''
11:10:59 INFO  : Successfully done setting workspace for the tool. 
11:11:07 INFO  : Platform repository initialization has completed.
11:11:08 INFO  : Registering command handlers for Vitis TCF services
11:11:19 INFO  : Successfully done query RDI_DATADIR 
17:56:25 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
17:56:25 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
17:56:28 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
17:57:08 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
17:57:08 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
17:57:11 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
17:58:11 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
17:58:35 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:13:11 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:13:18 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:17:23 INFO  : Checking for BSP changes to sync application flags for project 'expirement1'...
18:17:33 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
18:17:33 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
18:17:37 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:17:55 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:18:28 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:18:43 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:19:08 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:19:22 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:19:51 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:20:08 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
09:42:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
09:42:07 INFO  : XSCT server has started successfully.
09:42:07 INFO  : plnx-install-location is set to ''
09:42:07 INFO  : Successfully done setting XSCT server connection channel  
09:42:07 INFO  : Successfully done setting workspace for the tool. 
09:42:24 INFO  : Platform repository initialization has completed.
09:42:25 INFO  : Registering command handlers for Vitis TCF services
09:42:42 INFO  : Successfully done query RDI_DATADIR 
09:45:59 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
09:45:59 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
09:46:03 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:40:15 ERROR : (XSDB Server)Terminated

20:07:08 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
20:07:12 INFO  : XSCT server has started successfully.
20:07:12 INFO  : plnx-install-location is set to ''
20:07:12 INFO  : Successfully done setting XSCT server connection channel  
20:07:12 INFO  : Successfully done setting workspace for the tool. 
20:07:16 INFO  : Platform repository initialization has completed.
20:07:17 INFO  : Registering command handlers for Vitis TCF services
20:07:26 INFO  : Successfully done query RDI_DATADIR 
20:08:17 INFO  : Hardware specification for platform project 'sampleHW' is updated.
20:09:05 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
20:09:05 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
20:09:08 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:09:37 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:09:37 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:09:37 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit' stored in project is removed.
20:09:37 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
20:09:37 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:09:44 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
20:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:17:57 INFO  : 'jtag frequency' command is executed.
20:17:57 INFO  : Context for 'APU' is selected.
20:17:57 INFO  : System reset is completed.
20:18:00 INFO  : 'after 3000' command is executed.
20:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:18:02 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:18:03 INFO  : Context for 'APU' is selected.
20:18:03 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:03 INFO  : Context for 'APU' is selected.
20:18:03 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:18:03 INFO  : 'ps7_init' command is executed.
20:18:03 INFO  : 'ps7_post_config' command is executed.
20:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:03 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:04 INFO  : 'con' command is executed.
20:18:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:04 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_sampledetectsw-default.tcl'
20:22:36 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:24:08 INFO  : Disconnected from the channel tcfchan#3.
20:24:26 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
20:24:29 INFO  : XSCT server has started successfully.
20:24:29 INFO  : plnx-install-location is set to ''
20:24:29 INFO  : Successfully done setting XSCT server connection channel  
20:24:29 INFO  : Successfully done setting workspace for the tool. 
20:24:30 INFO  : Platform repository initialization has completed.
20:24:30 INFO  : Successfully done query RDI_DATADIR 
20:24:30 INFO  : Registering command handlers for Vitis TCF services
20:24:49 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:25:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
20:25:48 INFO  : XSCT server has started successfully.
20:25:48 INFO  : Successfully done setting XSCT server connection channel  
20:25:48 INFO  : plnx-install-location is set to ''
20:25:48 INFO  : Successfully done setting workspace for the tool. 
20:25:49 INFO  : Platform repository initialization has completed.
20:25:49 INFO  : Successfully done query RDI_DATADIR 
20:25:49 INFO  : Registering command handlers for Vitis TCF services
20:26:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
20:26:36 INFO  : XSCT server has started successfully.
20:26:36 INFO  : Successfully done setting XSCT server connection channel  
20:26:36 INFO  : plnx-install-location is set to ''
20:26:36 INFO  : Successfully done setting workspace for the tool. 
20:26:37 INFO  : Platform repository initialization has completed.
20:26:37 INFO  : Successfully done query RDI_DATADIR 
20:26:37 INFO  : Registering command handlers for Vitis TCF services
20:27:34 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
20:27:34 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
20:27:37 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:27:52 INFO  : 'jtag frequency' command is executed.
20:27:52 INFO  : Context for 'APU' is selected.
20:27:52 INFO  : System reset is completed.
20:27:55 INFO  : 'after 3000' command is executed.
20:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:27:57 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:27:57 INFO  : Context for 'APU' is selected.
20:27:57 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:27:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:57 INFO  : Context for 'APU' is selected.
20:27:57 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:27:58 INFO  : 'ps7_init' command is executed.
20:27:58 INFO  : 'ps7_post_config' command is executed.
20:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:58 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:11 INFO  : Disconnected from the channel tcfchan#2.
20:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:29:14 INFO  : 'jtag frequency' command is executed.
20:29:14 INFO  : Context for 'APU' is selected.
20:29:14 INFO  : System reset is completed.
20:29:17 INFO  : 'after 3000' command is executed.
20:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:29:20 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:29:20 INFO  : Context for 'APU' is selected.
20:29:20 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:20 INFO  : Context for 'APU' is selected.
20:29:20 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:29:20 INFO  : 'ps7_init' command is executed.
20:29:20 INFO  : 'ps7_post_config' command is executed.
20:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:21 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:50 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:32:55 INFO  : Disconnected from the channel tcfchan#3.
20:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:32:57 INFO  : 'jtag frequency' command is executed.
20:32:57 INFO  : Context for 'APU' is selected.
20:32:58 INFO  : System reset is completed.
20:33:01 INFO  : 'after 3000' command is executed.
20:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:33:03 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:33:03 INFO  : Context for 'APU' is selected.
20:33:03 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:33:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:03 INFO  : Context for 'APU' is selected.
20:33:03 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:33:03 INFO  : 'ps7_init' command is executed.
20:33:03 INFO  : 'ps7_post_config' command is executed.
20:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:04 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:05 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:34:08 INFO  : Disconnected from the channel tcfchan#4.
20:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:34:12 INFO  : 'jtag frequency' command is executed.
20:34:12 INFO  : Context for 'APU' is selected.
20:34:12 INFO  : System reset is completed.
20:34:15 INFO  : 'after 3000' command is executed.
20:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:34:17 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:34:17 INFO  : Context for 'APU' is selected.
20:34:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:17 INFO  : Context for 'APU' is selected.
20:34:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:34:18 INFO  : 'ps7_init' command is executed.
20:34:18 INFO  : 'ps7_post_config' command is executed.
20:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:18 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:16 INFO  : Disconnected from the channel tcfchan#5.
20:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:36:17 INFO  : 'jtag frequency' command is executed.
20:36:17 INFO  : Context for 'APU' is selected.
20:36:17 INFO  : System reset is completed.
20:36:20 INFO  : 'after 3000' command is executed.
20:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:36:22 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:36:22 INFO  : Context for 'APU' is selected.
20:36:22 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:36:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:22 INFO  : Context for 'APU' is selected.
20:36:22 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:36:23 INFO  : 'ps7_init' command is executed.
20:36:23 INFO  : 'ps7_post_config' command is executed.
20:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:23 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:31 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:36:34 INFO  : Disconnected from the channel tcfchan#6.
20:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:36:37 INFO  : 'jtag frequency' command is executed.
20:36:37 INFO  : Context for 'APU' is selected.
20:36:38 INFO  : System reset is completed.
20:36:41 INFO  : 'after 3000' command is executed.
20:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:36:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:36:43 INFO  : Context for 'APU' is selected.
20:36:43 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:43 INFO  : Context for 'APU' is selected.
20:36:43 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:36:43 INFO  : 'ps7_init' command is executed.
20:36:43 INFO  : 'ps7_post_config' command is executed.
20:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:44 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:06 INFO  : Disconnected from the channel tcfchan#7.
20:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:39:11 INFO  : 'jtag frequency' command is executed.
20:39:11 INFO  : Context for 'APU' is selected.
20:39:11 INFO  : System reset is completed.
20:39:14 INFO  : 'after 3000' command is executed.
20:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:39:16 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:39:17 INFO  : Context for 'APU' is selected.
20:39:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:39:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:17 INFO  : Context for 'APU' is selected.
20:39:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:39:17 INFO  : 'ps7_init' command is executed.
20:39:17 INFO  : 'ps7_post_config' command is executed.
20:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:17 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:32 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:39:49 INFO  : Disconnected from the channel tcfchan#8.
20:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:39:50 INFO  : 'jtag frequency' command is executed.
20:39:50 INFO  : Context for 'APU' is selected.
20:39:51 INFO  : System reset is completed.
20:39:54 INFO  : 'after 3000' command is executed.
20:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:39:56 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:39:56 INFO  : Context for 'APU' is selected.
20:39:56 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:39:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:56 INFO  : Context for 'APU' is selected.
20:39:56 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:39:56 INFO  : 'ps7_init' command is executed.
20:39:56 INFO  : 'ps7_post_config' command is executed.
20:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:57 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:02 INFO  : Disconnected from the channel tcfchan#9.
20:56:41 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:56:52 INFO  : 'jtag frequency' command is executed.
20:56:52 INFO  : Context for 'APU' is selected.
20:56:52 INFO  : System reset is completed.
20:56:55 INFO  : 'after 3000' command is executed.
20:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:56:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:56:58 INFO  : Context for 'APU' is selected.
20:56:58 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:56:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:58 INFO  : Context for 'APU' is selected.
20:56:58 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:56:58 INFO  : 'ps7_init' command is executed.
20:56:58 INFO  : 'ps7_post_config' command is executed.
20:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:59 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:56:59 INFO  : 'jtag frequency' command is executed.
20:56:59 INFO  : Context for 'APU' is selected.
20:56:59 INFO  : System reset is completed.
20:57:02 INFO  : 'after 3000' command is executed.
20:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:57:05 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
20:57:05 INFO  : Context for 'APU' is selected.
20:57:05 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
20:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:05 INFO  : Context for 'APU' is selected.
20:57:05 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:57:05 INFO  : 'ps7_init' command is executed.
20:57:05 INFO  : 'ps7_post_config' command is executed.
20:57:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:05 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:46 INFO  : Disconnected from the channel tcfchan#10.
21:33:03 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:11:35 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
11:11:39 INFO  : XSCT server has started successfully.
11:11:39 INFO  : plnx-install-location is set to ''
11:11:39 INFO  : Successfully done setting XSCT server connection channel  
11:11:39 INFO  : Successfully done setting workspace for the tool. 
11:11:44 INFO  : Registering command handlers for Vitis TCF services
11:11:45 INFO  : Platform repository initialization has completed.
11:11:54 INFO  : Successfully done query RDI_DATADIR 
14:43:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/hw/sampleHW.xsa is already opened

14:43:11 INFO  : Hardware specification for platform project 'sampleHW' is updated.
14:44:59 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
14:44:59 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
14:50:55 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:50:56 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:50:56 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit' stored in project is removed.
14:50:56 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
14:50:56 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:51:02 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
14:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:53:29 INFO  : 'jtag frequency' command is executed.
14:53:29 INFO  : Context for 'APU' is selected.
14:53:29 INFO  : System reset is completed.
14:53:32 INFO  : 'after 3000' command is executed.
14:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:53:35 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
14:53:35 INFO  : Context for 'APU' is selected.
14:53:35 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
14:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:35 INFO  : Context for 'APU' is selected.
14:53:35 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:53:35 INFO  : 'ps7_init' command is executed.
14:53:35 INFO  : 'ps7_post_config' command is executed.
14:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:36 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:36 INFO  : 'con' command is executed.
14:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:36 INFO  : Disconnected from the channel tcfchan#3.
14:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:55:34 INFO  : 'jtag frequency' command is executed.
14:55:34 INFO  : Context for 'APU' is selected.
14:55:34 INFO  : System reset is completed.
14:55:37 INFO  : 'after 3000' command is executed.
14:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:55:39 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
14:55:39 INFO  : Context for 'APU' is selected.
14:55:39 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
14:55:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:39 INFO  : Context for 'APU' is selected.
14:55:39 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:55:40 INFO  : 'ps7_init' command is executed.
14:55:40 INFO  : 'ps7_post_config' command is executed.
14:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:40 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:40 INFO  : 'con' command is executed.
14:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:40 INFO  : Disconnected from the channel tcfchan#4.
15:12:45 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:17:49 INFO  : 'jtag frequency' command is executed.
15:17:49 INFO  : Context for 'APU' is selected.
15:17:49 INFO  : System reset is completed.
15:17:52 INFO  : 'after 3000' command is executed.
15:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:17:55 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
15:17:55 INFO  : Context for 'APU' is selected.
15:17:55 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
15:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:55 INFO  : Context for 'APU' is selected.
15:17:55 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:17:55 INFO  : 'ps7_init' command is executed.
15:17:55 INFO  : 'ps7_post_config' command is executed.
15:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:56 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:56 INFO  : 'con' command is executed.
15:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:56 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
15:50:53 INFO  : Disconnected from the channel tcfchan#6.
15:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:50:53 INFO  : 'jtag frequency' command is executed.
15:50:53 INFO  : Context for 'APU' is selected.
15:50:54 INFO  : System reset is completed.
15:50:57 INFO  : 'after 3000' command is executed.
15:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:50:59 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
15:50:59 INFO  : Context for 'APU' is selected.
15:50:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
15:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:59 INFO  : Context for 'APU' is selected.
15:50:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:50:59 INFO  : 'ps7_init' command is executed.
15:50:59 INFO  : 'ps7_post_config' command is executed.
15:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:00 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:00 INFO  : 'con' command is executed.
15:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:00 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:01:47 INFO  : Disconnected from the channel tcfchan#7.
16:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:01:47 INFO  : 'jtag frequency' command is executed.
16:01:47 INFO  : Context for 'APU' is selected.
16:01:47 INFO  : System reset is completed.
16:01:50 INFO  : 'after 3000' command is executed.
16:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:01:52 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:01:52 INFO  : Context for 'APU' is selected.
16:01:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:52 INFO  : Context for 'APU' is selected.
16:01:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:01:53 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:01:53 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:02:20 INFO  : 'jtag frequency' command is executed.
16:02:20 INFO  : Context for 'APU' is selected.
16:02:20 INFO  : System reset is completed.
16:02:23 INFO  : 'after 3000' command is executed.
16:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:02:25 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:02:25 INFO  : Context for 'APU' is selected.
16:02:25 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:02:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:25 INFO  : Context for 'APU' is selected.
16:02:25 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:02:26 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:02:26 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:02:44 INFO  : 'jtag frequency' command is executed.
16:02:44 INFO  : Context for 'APU' is selected.
16:02:44 INFO  : System reset is completed.
16:02:47 INFO  : 'after 3000' command is executed.
16:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:02:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:02:50 INFO  : Context for 'APU' is selected.
16:02:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:02:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:50 INFO  : Context for 'APU' is selected.
16:02:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:02:50 ERROR : Memory read error at 0xF8000758. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
16:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:02:50 ERROR : Memory read error at 0xF8000758. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
16:03:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
16:03:50 INFO  : XSCT server has started successfully.
16:03:50 INFO  : Successfully done setting XSCT server connection channel  
16:03:50 INFO  : plnx-install-location is set to ''
16:03:50 INFO  : Successfully done setting workspace for the tool. 
16:03:53 INFO  : Platform repository initialization has completed.
16:03:54 INFO  : Registering command handlers for Vitis TCF services
16:03:56 INFO  : Successfully done query RDI_DATADIR 
16:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:04:05 INFO  : 'jtag frequency' command is executed.
16:04:05 INFO  : Context for 'APU' is selected.
16:04:05 INFO  : System reset is completed.
16:04:08 INFO  : 'after 3000' command is executed.
16:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:04:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:04:11 INFO  : Context for 'APU' is selected.
16:04:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:11 INFO  : Context for 'APU' is selected.
16:04:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:04:11 ERROR : Memory write error at 0xF8000768. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:04:11 ERROR : Memory write error at 0xF8000768. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:04:56 ERROR : (XSDB Server)unexpected arguments: arm hw

16:05:06 ERROR : (XSDB Server)invalid command name "xmd"

16:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:05:44 INFO  : 'jtag frequency' command is executed.
16:05:44 INFO  : Context for 'APU' is selected.
16:05:44 INFO  : System reset is completed.
16:05:47 INFO  : 'after 3000' command is executed.
16:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:05:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:05:50 INFO  : Context for 'APU' is selected.
16:05:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:50 INFO  : Context for 'APU' is selected.
16:05:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:05:50 ERROR : Memory write error at 0xF800077C. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:05:50 ERROR : Memory write error at 0xF800077C. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:05:59 INFO  : 'jtag frequency' command is executed.
16:05:59 INFO  : Context for 'APU' is selected.
16:05:59 INFO  : System reset is completed.
16:06:02 INFO  : 'after 3000' command is executed.
16:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:06:05 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:06:05 INFO  : Context for 'APU' is selected.
16:06:05 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:05 INFO  : Context for 'APU' is selected.
16:06:05 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:06:05 ERROR : Memory read error at 0xF8000768. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:06:05 ERROR : Memory read error at 0xF8000768. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:06:15 INFO  : 'jtag frequency' command is executed.
16:06:15 INFO  : Context for 'APU' is selected.
16:06:15 INFO  : System reset is completed.
16:06:18 INFO  : 'after 3000' command is executed.
16:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:06:20 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:06:20 INFO  : Context for 'APU' is selected.
16:06:20 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:20 INFO  : Context for 'APU' is selected.
16:06:20 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:06:21 ERROR : Memory write error at 0xF8000760. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:06:21 ERROR : Memory write error at 0xF8000760. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:08:08 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:08:08 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:08:12 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:08:23 INFO  : 'jtag frequency' command is executed.
16:08:23 INFO  : Context for 'APU' is selected.
16:08:23 INFO  : System reset is completed.
16:08:26 INFO  : 'after 3000' command is executed.
16:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:08:28 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:08:29 INFO  : Context for 'APU' is selected.
16:08:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:29 INFO  : Context for 'APU' is selected.
16:08:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:08:29 ERROR : Memory read error at 0xF8000774. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:08:29 ERROR : Memory read error at 0xF8000774. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:10:11 INFO  : 'jtag frequency' command is executed.
16:10:11 INFO  : Context for 'APU' is selected.
16:10:11 INFO  : System reset is completed.
16:10:14 INFO  : 'after 3000' command is executed.
16:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:10:17 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:10:17 INFO  : Context for 'APU' is selected.
16:10:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:17 INFO  : Context for 'APU' is selected.
16:10:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:10:17 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
16:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:10:17 ERROR : Memory write error at 0xF8000104. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
16:16:22 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
16:16:25 INFO  : XSCT server has started successfully.
16:16:25 INFO  : plnx-install-location is set to ''
16:16:25 INFO  : Successfully done setting XSCT server connection channel  
16:16:25 INFO  : Successfully done setting workspace for the tool. 
16:16:27 INFO  : Platform repository initialization has completed.
16:16:27 INFO  : Registering command handlers for Vitis TCF services
16:16:29 INFO  : Successfully done query RDI_DATADIR 
16:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:16:57 INFO  : 'jtag frequency' command is executed.
16:16:57 INFO  : Context for 'APU' is selected.
16:16:58 INFO  : System reset is completed.
16:17:01 INFO  : 'after 3000' command is executed.
16:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:17:03 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:17:03 INFO  : Context for 'APU' is selected.
16:17:03 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:17:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:03 INFO  : Context for 'APU' is selected.
16:17:03 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:17:04 INFO  : 'ps7_init' command is executed.
16:17:04 INFO  : 'ps7_post_config' command is executed.
16:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:04 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:04 INFO  : 'con' command is executed.
16:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:04 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:19:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
16:19:50 INFO  : XSCT server has started successfully.
16:19:50 INFO  : plnx-install-location is set to ''
16:19:50 INFO  : Successfully done setting XSCT server connection channel  
16:19:50 INFO  : Successfully done setting workspace for the tool. 
16:19:51 INFO  : Platform repository initialization has completed.
16:19:51 INFO  : Successfully done query RDI_DATADIR 
16:19:51 INFO  : Registering command handlers for Vitis TCF services
16:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:21:00 INFO  : 'jtag frequency' command is executed.
16:21:00 INFO  : Context for 'APU' is selected.
16:21:00 INFO  : System reset is completed.
16:21:03 INFO  : 'after 3000' command is executed.
16:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:21:05 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:21:05 INFO  : Context for 'APU' is selected.
16:21:05 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:05 INFO  : Context for 'APU' is selected.
16:21:05 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:21:06 INFO  : 'ps7_init' command is executed.
16:21:06 INFO  : 'ps7_post_config' command is executed.
16:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:06 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:06 INFO  : 'con' command is executed.
16:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:06 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/debugger_sampledetectsw-default.tcl'
16:59:18 INFO  : Disconnected from the channel tcfchan#1.
16:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:59:19 INFO  : 'jtag frequency' command is executed.
16:59:19 INFO  : Context for 'APU' is selected.
16:59:19 INFO  : System reset is completed.
16:59:22 INFO  : 'after 3000' command is executed.
16:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:59:24 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
16:59:24 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
16:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:26 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:59:27 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
16:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:59:27 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
17:00:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
17:00:28 INFO  : XSCT server has started successfully.
17:00:28 INFO  : Successfully done setting XSCT server connection channel  
17:00:28 INFO  : plnx-install-location is set to ''
17:00:28 INFO  : Successfully done setting workspace for the tool. 
17:00:30 INFO  : Platform repository initialization has completed.
17:00:31 INFO  : Registering command handlers for Vitis TCF services
17:00:32 INFO  : Successfully done query RDI_DATADIR 
17:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:00:40 INFO  : 'jtag frequency' command is executed.
17:00:40 INFO  : Context for 'APU' is selected.
17:00:40 INFO  : System reset is completed.
17:00:43 INFO  : 'after 3000' command is executed.
17:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:00:46 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit"
17:00:46 INFO  : Context for 'APU' is selected.
17:00:46 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa'.
17:00:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:46 INFO  : Context for 'APU' is selected.
17:00:46 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
17:00:47 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
17:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/sampleHW.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:00:47 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
19:49:46 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
19:49:54 INFO  : XSCT server has started successfully.
19:49:54 INFO  : Successfully done setting XSCT server connection channel  
19:49:54 INFO  : plnx-install-location is set to ''
19:49:54 INFO  : Successfully done setting workspace for the tool. 
19:50:02 INFO  : Registering command handlers for Vitis TCF services
19:50:04 INFO  : Platform repository initialization has completed.
19:50:14 INFO  : Successfully done query RDI_DATADIR 
19:50:47 INFO  : Hardware specification for platform project 'sampleHW' is updated.
19:51:34 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:51:34 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:52:21 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:52:23 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:52:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit' stored in project is removed.
19:52:23 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
19:52:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:52:28 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
13:42:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
13:42:38 INFO  : XSCT server has started successfully.
13:42:38 INFO  : Successfully done setting XSCT server connection channel  
13:42:38 INFO  : plnx-install-location is set to ''
13:42:38 INFO  : Successfully done setting workspace for the tool. 
13:42:47 INFO  : Platform repository initialization has completed.
13:42:49 INFO  : Registering command handlers for Vitis TCF services
13:42:56 INFO  : Successfully done query RDI_DATADIR 
14:36:05 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
14:36:05 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
14:36:08 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:36:28 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:37:35 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:38:30 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:58:10 INFO  : 'jtag frequency' command is executed.
15:58:10 INFO  : Context for 'APU' is selected.
15:58:10 INFO  : System reset is completed.
15:58:13 INFO  : 'after 3000' command is executed.
15:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:58:15 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:58:15 INFO  : Context for 'APU' is selected.
15:58:15 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:15 INFO  : Context for 'APU' is selected.
15:58:15 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:58:16 INFO  : 'ps7_init' command is executed.
15:58:16 INFO  : 'ps7_post_config' command is executed.
15:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:16 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:16 INFO  : 'con' command is executed.
15:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:16 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:00:43 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:00:43 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:00:48 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:01:19 INFO  : Disconnected from the channel tcfchan#2.
16:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:01:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:01:55 INFO  : 'jtag frequency' command is executed.
16:01:55 INFO  : Context for 'APU' is selected.
16:01:55 INFO  : System reset is completed.
16:01:58 INFO  : 'after 3000' command is executed.
16:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:02:01 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:02:01 INFO  : Context for 'APU' is selected.
16:02:01 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:02:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:01 INFO  : Context for 'APU' is selected.
16:02:01 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:02:01 INFO  : 'ps7_init' command is executed.
16:02:01 INFO  : 'ps7_post_config' command is executed.
16:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:01 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:02 INFO  : 'con' command is executed.
16:02:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:02 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:07:44 INFO  : Disconnected from the channel tcfchan#6.
16:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:07:45 INFO  : 'jtag frequency' command is executed.
16:07:45 INFO  : Context for 'APU' is selected.
16:07:45 INFO  : System reset is completed.
16:07:48 INFO  : 'after 3000' command is executed.
16:07:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:07:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:07:51 INFO  : Context for 'APU' is selected.
16:07:51 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:51 INFO  : Context for 'APU' is selected.
16:07:51 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:07:51 INFO  : 'ps7_init' command is executed.
16:07:51 INFO  : 'ps7_post_config' command is executed.
16:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:51 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:51 INFO  : 'con' command is executed.
16:07:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:51 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:12:04 INFO  : Disconnected from the channel tcfchan#7.
16:12:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:12:05 INFO  : 'jtag frequency' command is executed.
16:12:05 INFO  : Context for 'APU' is selected.
16:12:05 INFO  : System reset is completed.
16:12:08 INFO  : 'after 3000' command is executed.
16:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:12:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:12:11 INFO  : Context for 'APU' is selected.
16:12:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:11 INFO  : Context for 'APU' is selected.
16:12:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:12:11 INFO  : 'ps7_init' command is executed.
16:12:11 INFO  : 'ps7_post_config' command is executed.
16:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:12 INFO  : 'con' command is executed.
16:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:13:33 INFO  : Disconnected from the channel tcfchan#8.
16:13:39 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:13:48 INFO  : 'jtag frequency' command is executed.
16:13:48 INFO  : Context for 'APU' is selected.
16:13:49 INFO  : System reset is completed.
16:13:52 INFO  : 'after 3000' command is executed.
16:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:13:54 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:13:54 INFO  : Context for 'APU' is selected.
16:13:54 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:13:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:54 INFO  : Context for 'APU' is selected.
16:13:54 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:13:54 INFO  : 'ps7_init' command is executed.
16:13:54 INFO  : 'ps7_post_config' command is executed.
16:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:55 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:55 INFO  : 'con' command is executed.
16:13:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:13:55 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:16:01 INFO  : Disconnected from the channel tcfchan#9.
16:16:16 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:16:32 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:16:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:16:39 INFO  : 'jtag frequency' command is executed.
16:16:39 INFO  : Context for 'APU' is selected.
16:16:39 INFO  : System reset is completed.
16:16:42 INFO  : 'after 3000' command is executed.
16:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:16:44 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:16:44 INFO  : Context for 'APU' is selected.
16:16:44 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:16:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:44 INFO  : Context for 'APU' is selected.
16:16:44 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:16:45 INFO  : 'ps7_init' command is executed.
16:16:45 INFO  : 'ps7_post_config' command is executed.
16:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:45 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:45 INFO  : 'con' command is executed.
16:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:16:45 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:24:46 INFO  : Disconnected from the channel tcfchan#11.
16:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:25:04 INFO  : 'jtag frequency' command is executed.
16:25:04 INFO  : Context for 'APU' is selected.
16:25:04 INFO  : System reset is completed.
16:25:07 INFO  : 'after 3000' command is executed.
16:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:25:10 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:25:10 INFO  : Context for 'APU' is selected.
16:25:10 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:25:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:10 INFO  : Context for 'APU' is selected.
16:25:10 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:25:10 INFO  : 'ps7_init' command is executed.
16:25:10 INFO  : 'ps7_post_config' command is executed.
16:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:10 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:10 INFO  : 'con' command is executed.
16:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:10 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:26:15 INFO  : Disconnected from the channel tcfchan#12.
16:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:26:40 INFO  : 'jtag frequency' command is executed.
16:26:40 INFO  : Context for 'APU' is selected.
16:26:40 INFO  : System reset is completed.
16:26:43 INFO  : 'after 3000' command is executed.
16:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:26:46 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:26:46 INFO  : Context for 'APU' is selected.
16:26:46 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:46 INFO  : Context for 'APU' is selected.
16:26:46 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:26:46 INFO  : 'ps7_init' command is executed.
16:26:46 INFO  : 'ps7_post_config' command is executed.
16:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:46 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:46 INFO  : 'con' command is executed.
16:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:46 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:17:23 INFO  : Disconnected from the channel tcfchan#13.
18:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:17:23 INFO  : 'jtag frequency' command is executed.
18:17:23 INFO  : Context for 'APU' is selected.
18:17:23 INFO  : System reset is completed.
18:17:26 INFO  : 'after 3000' command is executed.
18:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:17:29 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
18:17:29 INFO  : Context for 'APU' is selected.
18:17:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
18:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:29 INFO  : Context for 'APU' is selected.
18:17:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:17:29 INFO  : 'ps7_init' command is executed.
18:17:29 INFO  : 'ps7_post_config' command is executed.
18:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:29 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:29 INFO  : 'con' command is executed.
18:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:29 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:40:10 INFO  : Disconnected from the channel tcfchan#14.
18:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:40:17 INFO  : 'jtag frequency' command is executed.
18:40:17 INFO  : Context for 'APU' is selected.
18:40:17 INFO  : System reset is completed.
18:40:20 INFO  : 'after 3000' command is executed.
18:40:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:40:20 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
18:40:20 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
18:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:40:20 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
18:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:40:28 INFO  : 'jtag frequency' command is executed.
18:40:28 INFO  : Context for 'APU' is selected.
18:40:28 INFO  : System reset is completed.
18:40:31 INFO  : 'after 3000' command is executed.
18:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:40:31 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
18:40:31 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
18:40:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:40:31 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
18:40:39 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:41:11 INFO  : 'jtag frequency' command is executed.
18:41:11 INFO  : Context for 'APU' is selected.
18:41:11 INFO  : System reset is completed.
18:41:14 INFO  : 'after 3000' command is executed.
18:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:41:16 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
18:41:17 INFO  : Context for 'APU' is selected.
18:41:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
18:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:17 INFO  : Context for 'APU' is selected.
18:41:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:41:17 INFO  : 'ps7_init' command is executed.
18:41:17 INFO  : 'ps7_post_config' command is executed.
18:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:17 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:17 INFO  : 'con' command is executed.
18:41:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:17 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:45:06 INFO  : Disconnected from the channel tcfchan#15.
18:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:45:06 INFO  : 'jtag frequency' command is executed.
18:45:06 INFO  : Context for 'APU' is selected.
18:45:06 INFO  : System reset is completed.
18:45:09 INFO  : 'after 3000' command is executed.
18:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:45:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
18:45:11 INFO  : Context for 'APU' is selected.
18:45:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
18:45:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:11 INFO  : Context for 'APU' is selected.
18:45:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:45:12 INFO  : 'ps7_init' command is executed.
18:45:12 INFO  : 'ps7_post_config' command is executed.
18:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:12 INFO  : 'con' command is executed.
18:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:45:55 INFO  : Disconnected from the channel tcfchan#17.
18:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:45:56 INFO  : 'jtag frequency' command is executed.
18:45:56 INFO  : Context for 'APU' is selected.
18:45:56 INFO  : System reset is completed.
18:45:59 INFO  : 'after 3000' command is executed.
18:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:46:01 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
18:46:01 INFO  : Context for 'APU' is selected.
18:46:01 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
18:46:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:01 INFO  : Context for 'APU' is selected.
18:46:01 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:46:02 INFO  : 'ps7_init' command is executed.
18:46:02 INFO  : 'ps7_post_config' command is executed.
18:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:02 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:02 INFO  : 'con' command is executed.
18:46:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:02 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:52:35 INFO  : Disconnected from the channel tcfchan#18.
18:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:52:35 INFO  : 'jtag frequency' command is executed.
18:52:35 INFO  : Context for 'APU' is selected.
18:52:35 INFO  : System reset is completed.
18:52:38 INFO  : 'after 3000' command is executed.
18:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:52:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
18:52:40 INFO  : Context for 'APU' is selected.
18:52:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
18:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:41 INFO  : Context for 'APU' is selected.
18:52:41 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:52:41 INFO  : 'ps7_init' command is executed.
18:52:41 INFO  : 'ps7_post_config' command is executed.
18:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:41 INFO  : 'con' command is executed.
18:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:54:28 INFO  : Disconnected from the channel tcfchan#19.
18:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:54:28 INFO  : 'jtag frequency' command is executed.
18:54:28 INFO  : Context for 'APU' is selected.
18:54:28 INFO  : System reset is completed.
18:54:31 INFO  : 'after 3000' command is executed.
18:54:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:54:33 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
18:54:33 INFO  : Context for 'APU' is selected.
18:54:33 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
18:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:33 INFO  : Context for 'APU' is selected.
18:54:33 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:54:34 INFO  : 'ps7_init' command is executed.
18:54:34 INFO  : 'ps7_post_config' command is executed.
18:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:34 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:34 INFO  : 'con' command is executed.
18:54:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:34 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:11:30 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:11:42 INFO  : Disconnected from the channel tcfchan#20.
19:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:11:42 INFO  : 'jtag frequency' command is executed.
19:11:42 INFO  : Context for 'APU' is selected.
19:11:42 INFO  : System reset is completed.
19:11:45 INFO  : 'after 3000' command is executed.
19:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:11:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
19:11:48 INFO  : Context for 'APU' is selected.
19:11:48 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
19:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:48 INFO  : Context for 'APU' is selected.
19:11:48 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:11:48 INFO  : 'ps7_init' command is executed.
19:11:48 INFO  : 'ps7_post_config' command is executed.
19:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:49 INFO  : 'con' command is executed.
19:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:49 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
20:09:12 INFO  : Hardware specification for platform project 'sampleHW' is updated.
20:09:34 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
20:09:34 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
20:09:37 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:09:40 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:09:40 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
20:09:40 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
20:09:40 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:09:46 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
20:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:10:31 INFO  : 'jtag frequency' command is executed.
20:10:31 INFO  : Context for 'APU' is selected.
20:10:31 INFO  : System reset is completed.
20:10:34 INFO  : 'after 3000' command is executed.
20:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:10:34 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
20:10:34 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
20:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:10:34 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/sampleHW.bit": no such file or directory
20:10:34 INFO  : Disconnected from the channel tcfchan#21.
20:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:10:37 INFO  : 'jtag frequency' command is executed.
20:10:37 INFO  : Context for 'APU' is selected.
20:10:37 INFO  : System reset is completed.
20:10:40 INFO  : 'after 3000' command is executed.
20:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:10:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
20:10:43 INFO  : Context for 'APU' is selected.
20:10:43 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
20:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:43 INFO  : Context for 'APU' is selected.
20:10:43 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:10:43 INFO  : 'ps7_init' command is executed.
20:10:43 INFO  : 'ps7_post_config' command is executed.
20:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:43 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:43 INFO  : 'con' command is executed.
20:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:43 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
20:34:43 INFO  : Disconnected from the channel tcfchan#24.
20:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:34:43 INFO  : 'jtag frequency' command is executed.
20:34:43 INFO  : Context for 'APU' is selected.
20:34:43 INFO  : System reset is completed.
20:34:46 INFO  : 'after 3000' command is executed.
20:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:34:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
20:34:49 INFO  : Context for 'APU' is selected.
20:34:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
20:34:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:49 INFO  : Context for 'APU' is selected.
20:34:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:34:49 INFO  : 'ps7_init' command is executed.
20:34:49 INFO  : 'ps7_post_config' command is executed.
20:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:49 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:50 INFO  : 'con' command is executed.
20:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
20:44:45 INFO  : Disconnected from the channel tcfchan#25.
20:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:44:46 INFO  : 'jtag frequency' command is executed.
20:44:46 INFO  : Context for 'APU' is selected.
20:44:46 INFO  : System reset is completed.
20:44:49 INFO  : 'after 3000' command is executed.
20:44:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:44:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
20:44:51 INFO  : Context for 'APU' is selected.
20:44:51 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
20:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:51 INFO  : Context for 'APU' is selected.
20:44:51 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:44:51 INFO  : 'ps7_init' command is executed.
20:44:51 INFO  : 'ps7_post_config' command is executed.
20:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:52 INFO  : 'con' command is executed.
20:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:11:23 INFO  : Hardware specification for platform project 'sampleHW' is updated.
21:12:11 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
21:12:11 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
21:16:36 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:16:37 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:16:37 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
21:16:37 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
21:16:37 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:16:43 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
21:16:50 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:17:29 INFO  : Disconnected from the channel tcfchan#26.
21:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:17:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:17:56 INFO  : 'jtag frequency' command is executed.
21:17:56 INFO  : Context for 'APU' is selected.
21:17:57 INFO  : System reset is completed.
21:18:00 INFO  : 'after 3000' command is executed.
21:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:18:02 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
21:18:02 INFO  : Context for 'APU' is selected.
21:18:02 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
21:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:02 INFO  : Context for 'APU' is selected.
21:18:02 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:18:02 INFO  : 'ps7_init' command is executed.
21:18:02 INFO  : 'ps7_post_config' command is executed.
21:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:03 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:03 INFO  : 'con' command is executed.
21:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:18:03 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:19:35 INFO  : Disconnected from the channel tcfchan#31.
21:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:19:35 INFO  : 'jtag frequency' command is executed.
21:19:35 INFO  : Context for 'APU' is selected.
21:19:35 INFO  : System reset is completed.
21:19:38 INFO  : 'after 3000' command is executed.
21:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:19:41 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
21:19:41 INFO  : Context for 'APU' is selected.
21:19:41 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
21:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:41 INFO  : Context for 'APU' is selected.
21:19:41 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:19:41 INFO  : 'ps7_init' command is executed.
21:19:41 INFO  : 'ps7_post_config' command is executed.
21:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:41 INFO  : 'con' command is executed.
21:19:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:41:43 INFO  : Hardware specification for platform project 'sampleHW' is updated.
21:41:54 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
21:41:54 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
21:41:58 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:42:01 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:42:01 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
21:42:01 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
21:42:01 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:42:06 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
21:42:43 INFO  : Disconnected from the channel tcfchan#32.
21:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:42:43 INFO  : 'jtag frequency' command is executed.
21:42:43 INFO  : Context for 'APU' is selected.
21:42:43 INFO  : System reset is completed.
21:42:46 INFO  : 'after 3000' command is executed.
21:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:42:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
21:42:49 INFO  : Context for 'APU' is selected.
21:42:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
21:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:49 INFO  : Context for 'APU' is selected.
21:42:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:42:49 INFO  : 'ps7_init' command is executed.
21:42:49 INFO  : 'ps7_post_config' command is executed.
21:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:50 INFO  : 'con' command is executed.
21:42:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:54:47 INFO  : Disconnected from the channel tcfchan#35.
21:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:54:48 INFO  : 'jtag frequency' command is executed.
21:54:48 INFO  : Context for 'APU' is selected.
21:54:48 INFO  : System reset is completed.
21:54:51 INFO  : 'after 3000' command is executed.
21:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:54:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
21:54:53 INFO  : Context for 'APU' is selected.
21:54:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
21:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:53 INFO  : Context for 'APU' is selected.
21:54:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:54:54 INFO  : 'ps7_init' command is executed.
21:54:54 INFO  : 'ps7_post_config' command is executed.
21:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:54 INFO  : 'con' command is executed.
21:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:54 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:26:12 INFO  : Hardware specification for platform project 'sampleHW' is updated.
22:26:22 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:26:22 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:26:51 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:26:52 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:26:52 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
22:26:52 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
22:26:52 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:26:57 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
22:27:53 INFO  : Disconnected from the channel tcfchan#36.
22:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:27:53 INFO  : 'jtag frequency' command is executed.
22:27:53 INFO  : Context for 'APU' is selected.
22:27:53 INFO  : System reset is completed.
22:27:56 INFO  : 'after 3000' command is executed.
22:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:27:59 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
22:27:59 INFO  : Context for 'APU' is selected.
22:27:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
22:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:59 INFO  : Context for 'APU' is selected.
22:27:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:27:59 INFO  : 'ps7_init' command is executed.
22:27:59 INFO  : 'ps7_post_config' command is executed.
22:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:00 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:00 INFO  : 'con' command is executed.
22:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:28:00 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:31:34 INFO  : Disconnected from the channel tcfchan#39.
22:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:31:34 INFO  : 'jtag frequency' command is executed.
22:31:35 INFO  : Context for 'APU' is selected.
22:31:35 INFO  : System reset is completed.
22:31:38 INFO  : 'after 3000' command is executed.
22:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:31:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
22:31:40 INFO  : Context for 'APU' is selected.
22:31:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
22:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:40 INFO  : Context for 'APU' is selected.
22:31:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:31:40 INFO  : 'ps7_init' command is executed.
22:31:40 INFO  : 'ps7_post_config' command is executed.
22:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:41 INFO  : 'con' command is executed.
22:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:31:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:51:53 INFO  : Hardware specification for platform project 'sampleHW' is updated.
22:52:01 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:52:01 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:53:13 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:53:13 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:53:16 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:53:19 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:53:19 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
22:53:19 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
22:53:19 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:53:25 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
22:53:43 INFO  : Disconnected from the channel tcfchan#40.
22:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:53:43 INFO  : 'jtag frequency' command is executed.
22:53:43 INFO  : Context for 'APU' is selected.
22:53:43 INFO  : System reset is completed.
22:53:46 INFO  : 'after 3000' command is executed.
22:53:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:53:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
22:53:49 INFO  : Context for 'APU' is selected.
22:53:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
22:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:49 INFO  : Context for 'APU' is selected.
22:53:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:53:49 INFO  : 'ps7_init' command is executed.
22:53:49 INFO  : 'ps7_post_config' command is executed.
22:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:50 INFO  : 'con' command is executed.
22:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
23:28:11 INFO  : Disconnected from the channel tcfchan#45.
23:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:28:11 INFO  : 'jtag frequency' command is executed.
23:28:11 INFO  : Context for 'APU' is selected.
23:28:12 INFO  : System reset is completed.
23:28:15 INFO  : 'after 3000' command is executed.
23:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:28:17 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
23:28:17 INFO  : Context for 'APU' is selected.
23:28:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
23:28:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:17 INFO  : Context for 'APU' is selected.
23:28:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
23:28:17 INFO  : 'ps7_init' command is executed.
23:28:17 INFO  : 'ps7_post_config' command is executed.
23:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:18 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:18 INFO  : 'con' command is executed.
23:28:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:18 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
01:18:22 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
01:18:28 INFO  : XSCT server has started successfully.
01:18:28 INFO  : Successfully done setting XSCT server connection channel  
01:18:28 INFO  : plnx-install-location is set to ''
01:18:28 INFO  : Successfully done setting workspace for the tool. 
01:18:33 INFO  : Platform repository initialization has completed.
01:18:35 INFO  : Registering command handlers for Vitis TCF services
01:18:45 INFO  : Successfully done query RDI_DATADIR 
01:21:28 INFO  : Hardware specification for platform project 'sampleHW' is updated.
01:21:50 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
01:21:50 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
01:22:53 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
01:22:53 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
01:22:56 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
01:22:59 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:22:59 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
01:22:59 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
01:22:59 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
01:23:06 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
01:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:24:36 INFO  : 'jtag frequency' command is executed.
01:24:36 INFO  : Context for 'APU' is selected.
01:24:36 INFO  : System reset is completed.
01:24:39 INFO  : 'after 3000' command is executed.
01:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:24:42 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/design_1_wrapper.bit"
01:24:42 INFO  : Context for 'APU' is selected.
01:24:42 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/design_1_wrapper.xsa'.
01:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:42 INFO  : Context for 'APU' is selected.
01:24:42 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
01:24:43 INFO  : 'ps7_init' command is executed.
01:24:43 INFO  : 'ps7_post_config' command is executed.
01:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:43 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:43 INFO  : 'con' command is executed.
01:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:24:43 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
01:51:44 INFO  : Hardware specification for platform project 'sampleHW' is updated.
01:53:26 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
01:53:26 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
01:53:54 INFO  : Disconnected from the channel tcfchan#5.
01:53:54 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:53:54 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
01:53:54 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
01:53:54 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
01:54:00 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
01:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:16 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
01:54:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:54:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:54:36 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
01:54:39 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
01:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:55:02 INFO  : 'jtag frequency' command is executed.
01:55:02 INFO  : Context for 'APU' is selected.
01:55:02 INFO  : System reset is completed.
01:55:05 INFO  : 'after 3000' command is executed.
01:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:55:07 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
01:55:07 INFO  : Context for 'APU' is selected.
01:55:07 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
01:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:07 INFO  : Context for 'APU' is selected.
01:55:07 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
01:55:08 INFO  : 'ps7_init' command is executed.
01:55:08 INFO  : 'ps7_post_config' command is executed.
01:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:08 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:08 INFO  : 'con' command is executed.
01:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:55:08 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
02:00:41 INFO  : Disconnected from the channel tcfchan#7.
02:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:00:42 INFO  : 'jtag frequency' command is executed.
02:00:42 INFO  : Context for 'APU' is selected.
02:00:42 INFO  : System reset is completed.
02:00:45 INFO  : 'after 3000' command is executed.
02:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:00:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
02:00:47 INFO  : Context for 'APU' is selected.
02:00:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
02:00:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:00:47 INFO  : Context for 'APU' is selected.
02:00:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
02:00:48 INFO  : 'ps7_init' command is executed.
02:00:48 INFO  : 'ps7_post_config' command is executed.
02:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:00:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

02:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:48 INFO  : 'con' command is executed.
02:00:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:00:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
02:09:39 INFO  : Disconnected from the channel tcfchan#9.
02:09:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:09:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:10:11 INFO  : 'jtag frequency' command is executed.
02:10:11 INFO  : Context for 'APU' is selected.
02:10:11 INFO  : System reset is completed.
02:10:14 INFO  : 'after 3000' command is executed.
02:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:10:17 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
02:10:17 INFO  : Context for 'APU' is selected.
02:10:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
02:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:17 INFO  : Context for 'APU' is selected.
02:10:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
02:10:17 INFO  : 'ps7_init' command is executed.
02:10:17 INFO  : 'ps7_post_config' command is executed.
02:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:17 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:18 INFO  : 'con' command is executed.
02:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:10:18 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
02:21:29 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
02:21:56 INFO  : Disconnected from the channel tcfchan#10.
02:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:21:56 INFO  : 'jtag frequency' command is executed.
02:21:56 INFO  : Context for 'APU' is selected.
02:21:56 INFO  : System reset is completed.
02:21:59 INFO  : 'after 3000' command is executed.
02:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:22:02 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
02:22:02 INFO  : Context for 'APU' is selected.
02:22:02 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
02:22:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:22:02 INFO  : Context for 'APU' is selected.
02:22:02 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
02:22:02 INFO  : 'ps7_init' command is executed.
02:22:02 INFO  : 'ps7_post_config' command is executed.
02:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:02 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

02:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:03 INFO  : 'con' command is executed.
02:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:22:03 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
02:31:39 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
02:32:28 INFO  : Disconnected from the channel tcfchan#12.
02:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:32:28 INFO  : 'jtag frequency' command is executed.
02:32:28 INFO  : Context for 'APU' is selected.
02:32:28 INFO  : System reset is completed.
02:32:31 INFO  : 'after 3000' command is executed.
02:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:32:34 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
02:32:34 INFO  : Context for 'APU' is selected.
02:32:34 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
02:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:34 INFO  : Context for 'APU' is selected.
02:32:34 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
02:32:34 INFO  : 'ps7_init' command is executed.
02:32:34 INFO  : 'ps7_post_config' command is executed.
02:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:34 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

02:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:34 INFO  : 'con' command is executed.
02:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:32:34 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
02:44:03 ERROR : (XSDB Server)Terminated

02:44:06 WARN  : Unexpected exception occurred.
java.io.IOException: Command [C 695 xsdb eval "disconnect tcfchan#13"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:840)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)
Caused by: java.net.SocketException: Broken pipe (Write failed)
	at java.base/java.net.SocketOutputStream.socketWrite0(Native Method)
	at java.base/java.net.SocketOutputStream.socketWrite(Unknown Source)
	at java.base/java.net.SocketOutputStream.write(Unknown Source)
	at java.base/java.io.BufferedOutputStream.flushBuffer(Unknown Source)
	at java.base/java.io.BufferedOutputStream.flush(Unknown Source)
	at org.eclipse.tcf.core.ChannelTCP.flush(ChannelTCP.java:216)
	at org.eclipse.tcf.core.AbstractChannel$2.run(AbstractChannel.java:523)
13:07:48 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
13:07:53 INFO  : XSCT server has started successfully.
13:07:53 INFO  : Successfully done setting XSCT server connection channel  
13:07:53 INFO  : plnx-install-location is set to ''
13:07:53 INFO  : Successfully done setting workspace for the tool. 
13:08:03 INFO  : Platform repository initialization has completed.
13:08:04 INFO  : Registering command handlers for Vitis TCF services
13:08:19 INFO  : Successfully done query RDI_DATADIR 
13:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:16:32 INFO  : 'jtag frequency' command is executed.
13:16:32 INFO  : Context for 'APU' is selected.
13:16:32 INFO  : System reset is completed.
13:16:35 INFO  : 'after 3000' command is executed.
13:16:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:16:38 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
13:16:38 INFO  : Context for 'APU' is selected.
13:16:38 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
13:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:38 INFO  : Context for 'APU' is selected.
13:16:38 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:16:38 INFO  : 'ps7_init' command is executed.
13:16:38 INFO  : 'ps7_post_config' command is executed.
13:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:39 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:39 INFO  : 'con' command is executed.
13:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:39 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
13:17:19 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
13:17:19 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
13:17:22 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
13:23:14 INFO  : Disconnected from the channel tcfchan#1.
13:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:23:15 INFO  : 'jtag frequency' command is executed.
13:23:15 INFO  : Context for 'APU' is selected.
13:23:15 INFO  : System reset is completed.
13:23:18 INFO  : 'after 3000' command is executed.
13:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:23:20 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
13:23:20 INFO  : Context for 'APU' is selected.
13:23:20 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
13:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:20 INFO  : Context for 'APU' is selected.
13:23:20 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:23:21 INFO  : 'ps7_init' command is executed.
13:23:21 INFO  : 'ps7_post_config' command is executed.
13:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:21 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:21 INFO  : 'con' command is executed.
13:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:23:21 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
13:27:21 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
13:29:32 INFO  : Disconnected from the channel tcfchan#4.
13:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:29:32 INFO  : 'jtag frequency' command is executed.
13:29:32 INFO  : Context for 'APU' is selected.
13:29:32 INFO  : System reset is completed.
13:29:35 INFO  : 'after 3000' command is executed.
13:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:29:38 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
13:29:38 INFO  : Context for 'APU' is selected.
13:29:38 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
13:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:38 INFO  : Context for 'APU' is selected.
13:29:38 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:29:38 INFO  : 'ps7_init' command is executed.
13:29:38 INFO  : 'ps7_post_config' command is executed.
13:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:39 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:39 INFO  : 'con' command is executed.
13:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:39 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
13:35:01 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
13:40:40 INFO  : Disconnected from the channel tcfchan#6.
13:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:40:49 INFO  : 'jtag frequency' command is executed.
13:40:49 INFO  : Context for 'APU' is selected.
13:40:50 INFO  : System reset is completed.
13:40:53 INFO  : 'after 3000' command is executed.
13:40:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:40:55 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
13:40:55 INFO  : Context for 'APU' is selected.
13:40:55 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
13:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:55 INFO  : Context for 'APU' is selected.
13:40:55 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:40:55 INFO  : 'ps7_init' command is executed.
13:40:55 INFO  : 'ps7_post_config' command is executed.
13:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:56 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:56 INFO  : 'con' command is executed.
13:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:40:56 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
13:59:11 INFO  : Disconnected from the channel tcfchan#8.
13:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:59:11 INFO  : 'jtag frequency' command is executed.
13:59:11 INFO  : Context for 'APU' is selected.
13:59:11 INFO  : System reset is completed.
13:59:14 INFO  : 'after 3000' command is executed.
13:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:59:16 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
13:59:17 INFO  : Context for 'APU' is selected.
13:59:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
13:59:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:17 INFO  : Context for 'APU' is selected.
13:59:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:59:17 INFO  : 'ps7_init' command is executed.
13:59:17 INFO  : 'ps7_post_config' command is executed.
13:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:17 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:17 INFO  : 'con' command is executed.
13:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:17 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
14:01:44 INFO  : Disconnected from the channel tcfchan#9.
14:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:01:44 INFO  : 'jtag frequency' command is executed.
14:01:44 INFO  : Context for 'APU' is selected.
14:01:44 INFO  : System reset is completed.
14:01:47 INFO  : 'after 3000' command is executed.
14:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:01:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
14:01:50 INFO  : Context for 'APU' is selected.
14:01:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
14:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:50 INFO  : Context for 'APU' is selected.
14:01:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:01:50 INFO  : 'ps7_init' command is executed.
14:01:50 INFO  : 'ps7_post_config' command is executed.
14:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:51 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:51 INFO  : 'con' command is executed.
14:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:51 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:37:35 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:38:18 INFO  : Disconnected from the channel tcfchan#10.
16:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:38:18 INFO  : 'jtag frequency' command is executed.
16:38:18 INFO  : Context for 'APU' is selected.
16:38:18 INFO  : System reset is completed.
16:38:21 INFO  : 'after 3000' command is executed.
16:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:38:24 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
16:38:24 INFO  : Context for 'APU' is selected.
16:38:24 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
16:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:24 INFO  : Context for 'APU' is selected.
16:38:24 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:38:24 INFO  : 'ps7_init' command is executed.
16:38:24 INFO  : 'ps7_post_config' command is executed.
16:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:24 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:24 INFO  : 'con' command is executed.
16:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:24 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:47:59 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:48:19 INFO  : Disconnected from the channel tcfchan#12.
16:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:48:19 INFO  : 'jtag frequency' command is executed.
16:48:19 INFO  : Context for 'APU' is selected.
16:48:19 INFO  : System reset is completed.
16:48:22 INFO  : 'after 3000' command is executed.
16:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:48:25 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
16:48:25 INFO  : Context for 'APU' is selected.
16:48:25 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
16:48:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:25 INFO  : Context for 'APU' is selected.
16:48:25 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:48:25 INFO  : 'ps7_init' command is executed.
16:48:25 INFO  : 'ps7_post_config' command is executed.
16:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:26 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:26 INFO  : 'con' command is executed.
16:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:48:26 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:13:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
18:13:37 INFO  : XSCT server has started successfully.
18:13:37 INFO  : Successfully done setting XSCT server connection channel  
18:13:37 INFO  : plnx-install-location is set to ''
18:13:37 INFO  : Successfully done setting workspace for the tool. 
18:13:44 INFO  : Registering command handlers for Vitis TCF services
18:13:46 INFO  : Platform repository initialization has completed.
18:13:59 INFO  : Successfully done query RDI_DATADIR 
18:17:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
18:17:03 INFO  : XSCT server has started successfully.
18:17:03 INFO  : Successfully done setting XSCT server connection channel  
18:17:03 INFO  : plnx-install-location is set to ''
18:17:03 INFO  : Successfully done setting workspace for the tool. 
18:17:04 INFO  : Platform repository initialization has completed.
18:17:04 INFO  : Successfully done query RDI_DATADIR 
18:17:04 INFO  : Registering command handlers for Vitis TCF services
18:19:46 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
18:19:46 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
18:19:49 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:21:32 INFO  : 'jtag frequency' command is executed.
18:21:32 INFO  : Context for 'APU' is selected.
18:21:32 INFO  : System reset is completed.
18:21:35 INFO  : 'after 3000' command is executed.
18:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:21:38 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
18:21:38 INFO  : Context for 'APU' is selected.
18:21:38 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
18:21:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:38 INFO  : Context for 'APU' is selected.
18:21:38 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:21:38 INFO  : 'ps7_init' command is executed.
18:21:38 INFO  : 'ps7_post_config' command is executed.
18:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:39 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:39 INFO  : 'con' command is executed.
18:21:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:39 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:12:06 INFO  : Disconnected from the channel tcfchan#3.
19:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:12:06 INFO  : 'jtag frequency' command is executed.
19:12:06 INFO  : Context for 'APU' is selected.
19:12:06 INFO  : System reset is completed.
19:12:09 INFO  : 'after 3000' command is executed.
19:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:12:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
19:12:11 INFO  : Context for 'APU' is selected.
19:12:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
19:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:11 INFO  : Context for 'APU' is selected.
19:12:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:12:12 INFO  : 'ps7_init' command is executed.
19:12:12 INFO  : 'ps7_post_config' command is executed.
19:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:12 INFO  : 'con' command is executed.
19:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:12:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:14:51 INFO  : Disconnected from the channel tcfchan#4.
19:14:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:14:51 INFO  : 'jtag frequency' command is executed.
19:14:51 INFO  : Context for 'APU' is selected.
19:14:51 INFO  : System reset is completed.
19:14:54 INFO  : 'after 3000' command is executed.
19:14:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:14:57 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
19:14:57 INFO  : Context for 'APU' is selected.
19:14:57 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
19:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:57 INFO  : Context for 'APU' is selected.
19:14:57 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:14:57 INFO  : 'ps7_init' command is executed.
19:14:57 INFO  : 'ps7_post_config' command is executed.
19:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:57 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:57 INFO  : 'con' command is executed.
19:14:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:57 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:15:36 INFO  : Disconnected from the channel tcfchan#5.
19:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:15:36 INFO  : 'jtag frequency' command is executed.
19:15:36 INFO  : Context for 'APU' is selected.
19:15:36 INFO  : System reset is completed.
19:15:39 INFO  : 'after 3000' command is executed.
19:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:15:42 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
19:15:42 INFO  : Context for 'APU' is selected.
19:15:42 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
19:15:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:42 INFO  : Context for 'APU' is selected.
19:15:42 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:15:42 INFO  : 'ps7_init' command is executed.
19:15:42 INFO  : 'ps7_post_config' command is executed.
19:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:42 INFO  : 'con' command is executed.
19:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:42 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:18:39 INFO  : Disconnected from the channel tcfchan#6.
19:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:18:39 INFO  : 'jtag frequency' command is executed.
19:18:39 INFO  : Context for 'APU' is selected.
19:18:39 INFO  : System reset is completed.
19:18:42 INFO  : 'after 3000' command is executed.
19:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:18:45 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit"
19:18:45 INFO  : Context for 'APU' is selected.
19:18:45 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa'.
19:18:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:45 INFO  : Context for 'APU' is selected.
19:18:45 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:18:45 INFO  : 'ps7_init' command is executed.
19:18:45 INFO  : 'ps7_post_config' command is executed.
19:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:46 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/testSetup.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:46 INFO  : 'con' command is executed.
19:18:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:46 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
20:54:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
20:54:23 INFO  : XSCT server has started successfully.
20:54:23 INFO  : plnx-install-location is set to ''
20:54:23 INFO  : Successfully done setting XSCT server connection channel  
20:54:23 INFO  : Successfully done setting workspace for the tool. 
20:54:28 INFO  : Platform repository initialization has completed.
20:54:30 INFO  : Registering command handlers for Vitis TCF services
20:54:41 INFO  : Successfully done query RDI_DATADIR 
20:55:25 INFO  : Hardware specification for platform project 'sampleHW' is updated.
20:56:29 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
20:56:29 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
20:56:32 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:56:35 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:56:35 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/testSetup.bit' stored in project is removed.
20:56:35 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
20:56:35 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:56:41 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
20:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:59:00 INFO  : 'jtag frequency' command is executed.
20:59:00 INFO  : Context for 'APU' is selected.
20:59:00 INFO  : System reset is completed.
20:59:03 INFO  : 'after 3000' command is executed.
20:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:59:06 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
20:59:06 INFO  : Context for 'APU' is selected.
20:59:06 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
20:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:06 INFO  : Context for 'APU' is selected.
20:59:06 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:59:06 INFO  : 'ps7_init' command is executed.
20:59:06 INFO  : 'ps7_post_config' command is executed.
20:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:06 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:07 INFO  : 'con' command is executed.
20:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:07 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:11:22 INFO  : Disconnected from the channel tcfchan#3.
21:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:11:22 INFO  : 'jtag frequency' command is executed.
21:11:22 INFO  : Context for 'APU' is selected.
21:11:22 INFO  : System reset is completed.
21:11:25 INFO  : 'after 3000' command is executed.
21:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:11:28 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
21:11:28 INFO  : Context for 'APU' is selected.
21:11:28 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
21:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:28 INFO  : Context for 'APU' is selected.
21:11:28 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:11:28 INFO  : 'ps7_init' command is executed.
21:11:28 INFO  : 'ps7_post_config' command is executed.
21:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:29 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:29 INFO  : 'con' command is executed.
21:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:11:29 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:14:02 INFO  : Disconnected from the channel tcfchan#4.
21:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:14:02 INFO  : 'jtag frequency' command is executed.
21:14:02 INFO  : Context for 'APU' is selected.
21:14:02 INFO  : System reset is completed.
21:14:05 INFO  : 'after 3000' command is executed.
21:14:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:14:08 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
21:14:08 INFO  : Context for 'APU' is selected.
21:14:08 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
21:14:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:08 INFO  : Context for 'APU' is selected.
21:14:08 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:14:08 INFO  : 'ps7_init' command is executed.
21:14:08 INFO  : 'ps7_post_config' command is executed.
21:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:08 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:08 INFO  : 'con' command is executed.
21:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:08 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:48:41 INFO  : Hardware specification for platform project 'sampleHW' is updated.
21:48:51 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
21:48:51 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
21:50:01 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:50:02 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:50:02 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
21:50:02 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
21:50:02 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:50:08 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
21:50:28 INFO  : Disconnected from the channel tcfchan#5.
21:50:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:50:29 INFO  : 'jtag frequency' command is executed.
21:50:29 INFO  : Context for 'APU' is selected.
21:50:29 INFO  : System reset is completed.
21:50:32 INFO  : 'after 3000' command is executed.
21:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:50:34 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
21:50:34 INFO  : Context for 'APU' is selected.
21:50:34 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
21:50:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:34 INFO  : Context for 'APU' is selected.
21:50:34 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:50:35 INFO  : 'ps7_init' command is executed.
21:50:35 INFO  : 'ps7_post_config' command is executed.
21:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:35 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:35 INFO  : 'con' command is executed.
21:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:35 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:00:57 INFO  : Disconnected from the channel tcfchan#8.
22:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:00:57 INFO  : 'jtag frequency' command is executed.
22:00:57 INFO  : Context for 'APU' is selected.
22:00:57 INFO  : System reset is completed.
22:01:00 INFO  : 'after 3000' command is executed.
22:01:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:01:02 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
22:01:03 INFO  : Context for 'APU' is selected.
22:01:03 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
22:01:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:03 INFO  : Context for 'APU' is selected.
22:01:03 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:01:03 INFO  : 'ps7_init' command is executed.
22:01:03 INFO  : 'ps7_post_config' command is executed.
22:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:03 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:03 INFO  : 'con' command is executed.
22:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:03 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:17:22 INFO  : Hardware specification for platform project 'sampleHW' is updated.
22:17:26 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:17:26 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:17:40 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:17:41 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:17:41 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
22:17:41 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
22:17:41 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:17:47 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
22:17:54 INFO  : Disconnected from the channel tcfchan#9.
22:17:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:17:55 INFO  : 'jtag frequency' command is executed.
22:17:55 INFO  : Context for 'APU' is selected.
22:17:55 INFO  : System reset is completed.
22:17:58 INFO  : 'after 3000' command is executed.
22:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:18:00 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
22:18:00 INFO  : Context for 'APU' is selected.
22:18:00 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
22:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:00 INFO  : Context for 'APU' is selected.
22:18:00 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:18:01 INFO  : 'ps7_init' command is executed.
22:18:01 INFO  : 'ps7_post_config' command is executed.
22:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:01 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:01 INFO  : 'con' command is executed.
22:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:01 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:26:17 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:26:43 INFO  : Disconnected from the channel tcfchan#12.
22:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:26:44 INFO  : 'jtag frequency' command is executed.
22:26:44 INFO  : Context for 'APU' is selected.
22:26:44 INFO  : System reset is completed.
22:26:47 INFO  : 'after 3000' command is executed.
22:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:26:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
22:26:49 INFO  : Context for 'APU' is selected.
22:26:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
22:26:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:49 INFO  : Context for 'APU' is selected.
22:26:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:26:50 INFO  : 'ps7_init' command is executed.
22:26:50 INFO  : 'ps7_post_config' command is executed.
22:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:50 INFO  : 'con' command is executed.
22:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:35:04 INFO  : Disconnected from the channel tcfchan#14.
15:03:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
15:03:53 INFO  : XSCT server has started successfully.
15:03:53 INFO  : Successfully done setting XSCT server connection channel  
15:03:53 INFO  : plnx-install-location is set to ''
15:03:53 INFO  : Successfully done setting workspace for the tool. 
15:03:59 INFO  : Platform repository initialization has completed.
15:04:00 INFO  : Registering command handlers for Vitis TCF services
15:04:07 INFO  : Successfully done query RDI_DATADIR 
15:05:29 INFO  : Hardware specification for platform project 'sampleHW' is updated.
15:06:03 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:06:03 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:07:48 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:07:48 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:07:52 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:07:55 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:07:55 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
15:07:55 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
15:07:55 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:08:00 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
15:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:09:34 INFO  : 'jtag frequency' command is executed.
15:09:34 INFO  : Context for 'APU' is selected.
15:09:34 INFO  : System reset is completed.
15:09:37 INFO  : 'after 3000' command is executed.
15:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:09:39 ERROR : 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit' is cancelled.
15:09:39 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit' is cancelled.
15:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:09:39 ERROR : 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/expirement1/_ide/bitstream/caerus_v4.bit' is cancelled.
15:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:09:44 INFO  : 'jtag frequency' command is executed.
15:09:44 INFO  : Context for 'APU' is selected.
15:09:44 INFO  : System reset is completed.
15:09:47 INFO  : 'after 3000' command is executed.
15:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:09:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:09:50 INFO  : Context for 'APU' is selected.
15:09:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:50 INFO  : Context for 'APU' is selected.
15:09:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:09:50 ERROR : Memory write error at 0xF8006068. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:09:50 ERROR : Memory write error at 0xF8006068. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:10:23 INFO  : 'jtag frequency' command is executed.
15:10:23 INFO  : Context for 'APU' is selected.
15:10:23 INFO  : System reset is completed.
15:10:26 INFO  : 'after 3000' command is executed.
15:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:10:28 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:10:28 INFO  : Context for 'APU' is selected.
15:10:28 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:10:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:28 INFO  : Context for 'APU' is selected.
15:10:28 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:10:29 ERROR : Memory read error at 0xF8000108. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
15:10:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:10:29 ERROR : Memory read error at 0xF8000108. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
15:11:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
15:11:05 INFO  : XSCT server has started successfully.
15:11:05 INFO  : plnx-install-location is set to ''
15:11:05 INFO  : Successfully done setting XSCT server connection channel  
15:11:05 INFO  : Successfully done setting workspace for the tool. 
15:11:06 INFO  : Platform repository initialization has completed.
15:11:06 INFO  : Successfully done query RDI_DATADIR 
15:11:06 INFO  : Registering command handlers for Vitis TCF services
15:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:11:34 INFO  : 'jtag frequency' command is executed.
15:11:34 INFO  : Context for 'APU' is selected.
15:11:34 INFO  : System reset is completed.
15:11:37 INFO  : 'after 3000' command is executed.
15:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:11:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:11:40 INFO  : Context for 'APU' is selected.
15:11:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:11:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:40 INFO  : Context for 'APU' is selected.
15:11:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:11:40 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:11:40 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:24:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
15:24:29 INFO  : XSCT server has started successfully.
15:24:29 INFO  : plnx-install-location is set to ''
15:24:29 INFO  : Successfully done setting XSCT server connection channel  
15:24:29 INFO  : Successfully done setting workspace for the tool. 
15:25:17 INFO  : Platform repository initialization has completed.
15:25:26 INFO  : Registering command handlers for Vitis TCF services
15:26:27 INFO  : Successfully done query RDI_DATADIR 
15:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:27:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:28:09 INFO  : 'jtag frequency' command is executed.
15:28:09 INFO  : Context for 'APU' is selected.
15:28:09 INFO  : System reset is completed.
15:28:12 INFO  : 'after 3000' command is executed.
15:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:28:15 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:28:15 INFO  : Context for 'APU' is selected.
15:28:15 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:15 INFO  : Context for 'APU' is selected.
15:28:15 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:28:15 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
15:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:28:15 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
15:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:28:35 INFO  : 'jtag frequency' command is executed.
15:28:35 INFO  : Context for 'APU' is selected.
15:28:35 INFO  : System reset is completed.
15:28:38 INFO  : 'after 3000' command is executed.
15:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:28:41 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:28:41 INFO  : Context for 'APU' is selected.
15:28:41 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:41 INFO  : Context for 'APU' is selected.
15:28:41 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:28:41 ERROR : Memory read error at 0xF8000118. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:28:41 ERROR : Memory read error at 0xF8000118. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:30:01 INFO  : 'jtag frequency' command is executed.
15:30:01 INFO  : Context for 'APU' is selected.
15:30:01 INFO  : System reset is completed.
15:30:04 INFO  : 'after 3000' command is executed.
15:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:30:06 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:30:06 INFO  : Context for 'APU' is selected.
15:30:06 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:30:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:06 INFO  : Context for 'APU' is selected.
15:30:06 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:30:07 ERROR : Memory read error at 0xF8000124. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:30:07 ERROR : Memory read error at 0xF8000124. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:30:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:30:56 INFO  : 'jtag frequency' command is executed.
15:30:56 INFO  : Context for 'APU' is selected.
15:30:56 INFO  : System reset is completed.
15:30:59 INFO  : 'after 3000' command is executed.
15:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:31:02 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:31:02 INFO  : Context for 'APU' is selected.
15:31:04 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:31:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:04 INFO  : Context for 'APU' is selected.
15:31:04 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:31:04 ERROR : Memory write error at 0xF8000004. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:31:04 ERROR : Memory write error at 0xF8000004. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:31:21 ERROR : (XSDB Server)Terminated

15:31:51 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
15:31:54 INFO  : XSCT server has started successfully.
15:31:54 INFO  : Successfully done setting XSCT server connection channel  
15:31:54 INFO  : plnx-install-location is set to ''
15:31:54 INFO  : Successfully done setting workspace for the tool. 
15:31:55 INFO  : Platform repository initialization has completed.
15:31:55 INFO  : Successfully done query RDI_DATADIR 
15:31:55 INFO  : Registering command handlers for Vitis TCF services
15:34:21 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:34:21 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:34:24 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:35:10 INFO  : 'jtag frequency' command is executed.
15:35:10 INFO  : Context for 'APU' is selected.
15:35:10 INFO  : System reset is completed.
15:35:13 INFO  : 'after 3000' command is executed.
15:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:35:15 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:35:15 INFO  : Context for 'APU' is selected.
15:35:16 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:35:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:16 INFO  : Context for 'APU' is selected.
15:35:16 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:35:16 INFO  : 'ps7_init' command is executed.
15:35:16 INFO  : 'ps7_post_config' command is executed.
15:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:16 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:16 INFO  : 'con' command is executed.
15:35:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:16 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
15:54:47 INFO  : Disconnected from the channel tcfchan#4.
15:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:54:47 INFO  : 'jtag frequency' command is executed.
15:54:47 INFO  : Context for 'APU' is selected.
15:54:47 INFO  : System reset is completed.
15:54:50 INFO  : 'after 3000' command is executed.
15:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:54:52 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:54:52 INFO  : Context for 'APU' is selected.
15:54:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:54:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:52 INFO  : Context for 'APU' is selected.
15:54:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:54:53 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:54:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:54:53 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:55:24 INFO  : 'jtag frequency' command is executed.
15:55:24 INFO  : Context for 'APU' is selected.
15:55:24 INFO  : System reset is completed.
15:55:27 INFO  : 'after 3000' command is executed.
15:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:55:30 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:55:30 INFO  : Context for 'APU' is selected.
15:55:30 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:55:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:30 INFO  : Context for 'APU' is selected.
15:55:30 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:55:30 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
15:55:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

15:55:30 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:08:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
16:08:57 INFO  : XSCT server has started successfully.
16:08:57 INFO  : Successfully done setting XSCT server connection channel  
16:08:57 INFO  : plnx-install-location is set to ''
16:08:57 INFO  : Successfully done setting workspace for the tool. 
16:09:03 INFO  : Platform repository initialization has completed.
16:09:04 INFO  : Registering command handlers for Vitis TCF services
16:09:14 INFO  : Successfully done query RDI_DATADIR 
16:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:17:52 INFO  : 'jtag frequency' command is executed.
16:17:52 INFO  : Context for 'APU' is selected.
16:17:52 INFO  : System reset is completed.
16:17:55 INFO  : 'after 3000' command is executed.
16:17:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:17:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:17:58 INFO  : Context for 'APU' is selected.
16:17:58 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:17:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:58 INFO  : Context for 'APU' is selected.
16:17:58 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:17:58 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:17:58 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:19:41 INFO  : 'jtag frequency' command is executed.
16:19:41 INFO  : Context for 'APU' is selected.
16:19:41 INFO  : System reset is completed.
16:19:44 INFO  : 'after 3000' command is executed.
16:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:19:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:19:47 INFO  : Context for 'APU' is selected.
16:19:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:47 INFO  : Context for 'APU' is selected.
16:19:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:19:47 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
16:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:19:47 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
16:21:17 INFO  : Hardware specification for platform project 'sampleHW' is updated.
16:21:55 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:21:55 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:22:28 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:24:41 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:25:17 INFO  : 'jtag frequency' command is executed.
16:25:17 INFO  : Context for 'APU' is selected.
16:25:18 INFO  : System reset is completed.
16:25:21 INFO  : 'after 3000' command is executed.
16:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:25:23 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:25:23 INFO  : Context for 'APU' is selected.
16:25:23 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:25:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:23 INFO  : Context for 'APU' is selected.
16:25:23 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:25:23 INFO  : 'ps7_init' command is executed.
16:25:23 INFO  : 'ps7_post_config' command is executed.
16:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:24 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:24 INFO  : 'con' command is executed.
16:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:24 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:58:21 INFO  : Hardware specification for platform project 'sampleHW' is updated.
19:05:30 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:05:30 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:16:15 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:16:44 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:16:44 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:16:47 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:17:34 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:17:34 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:17:37 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:17:40 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:17:40 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
19:17:40 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
19:17:40 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:17:46 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
19:17:53 INFO  : Disconnected from the channel tcfchan#1.
19:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:17:53 INFO  : 'jtag frequency' command is executed.
19:17:53 INFO  : Context for 'APU' is selected.
19:17:53 INFO  : System reset is completed.
19:17:56 INFO  : 'after 3000' command is executed.
19:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:17:59 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
19:17:59 INFO  : Context for 'APU' is selected.
19:17:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
19:17:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:59 INFO  : Context for 'APU' is selected.
19:17:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:17:59 INFO  : 'ps7_init' command is executed.
19:17:59 INFO  : 'ps7_post_config' command is executed.
19:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:00 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:00 INFO  : 'con' command is executed.
19:18:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:18:00 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:24:52 INFO  : Disconnected from the channel tcfchan#13.
19:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:24:52 INFO  : 'jtag frequency' command is executed.
19:24:52 INFO  : Context for 'APU' is selected.
19:24:52 INFO  : System reset is completed.
19:24:55 INFO  : 'after 3000' command is executed.
19:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:24:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
19:24:58 INFO  : Context for 'APU' is selected.
19:24:58 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
19:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:58 INFO  : Context for 'APU' is selected.
19:24:58 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:24:58 INFO  : 'ps7_init' command is executed.
19:24:58 INFO  : 'ps7_post_config' command is executed.
19:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:58 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:58 INFO  : 'con' command is executed.
19:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:58 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
20:09:16 INFO  : Hardware specification for platform project 'sampleHW' is updated.
20:10:49 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
20:10:49 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
20:12:35 INFO  : Disconnected from the channel tcfchan#14.
20:13:20 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
20:13:20 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
20:13:23 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:13:26 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:13:26 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
20:13:26 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
20:13:26 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:13:32 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
20:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:15:43 INFO  : 'jtag frequency' command is executed.
20:15:43 INFO  : Context for 'APU' is selected.
20:15:43 INFO  : System reset is completed.
20:15:46 INFO  : 'after 3000' command is executed.
20:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:15:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
20:15:49 INFO  : Context for 'APU' is selected.
20:15:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
20:15:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:49 INFO  : Context for 'APU' is selected.
20:15:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:15:49 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
20:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

20:15:49 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
20:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:16:13 INFO  : 'jtag frequency' command is executed.
20:16:13 INFO  : Context for 'APU' is selected.
20:16:14 INFO  : System reset is completed.
20:16:17 INFO  : 'after 3000' command is executed.
20:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:16:19 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
20:16:19 INFO  : Context for 'APU' is selected.
20:16:19 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
20:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:19 INFO  : Context for 'APU' is selected.
20:16:19 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:16:19 INFO  : 'ps7_init' command is executed.
20:16:19 INFO  : 'ps7_post_config' command is executed.
20:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:20 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:20 INFO  : 'con' command is executed.
20:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:20 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
20:36:52 INFO  : Hardware specification for platform project 'sampleHW' is updated.
20:37:24 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
20:37:24 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
20:38:39 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
20:38:39 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:38:39 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
20:38:39 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
20:38:39 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:38:46 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
20:40:01 INFO  : Disconnected from the channel tcfchan#19.
20:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
20:40:01 INFO  : 'jtag frequency' command is executed.
20:40:01 INFO  : Context for 'APU' is selected.
20:40:02 INFO  : System reset is completed.
20:40:05 INFO  : 'after 3000' command is executed.
20:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
20:40:07 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
20:40:07 INFO  : Context for 'APU' is selected.
20:40:07 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
20:40:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:07 INFO  : Context for 'APU' is selected.
20:40:07 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
20:40:08 INFO  : 'ps7_init' command is executed.
20:40:08 INFO  : 'ps7_post_config' command is executed.
20:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:08 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:08 INFO  : 'con' command is executed.
20:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:08 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
13:12:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
13:12:34 INFO  : XSCT server has started successfully.
13:12:34 INFO  : Successfully done setting XSCT server connection channel  
13:12:34 INFO  : plnx-install-location is set to ''
13:12:34 INFO  : Successfully done setting workspace for the tool. 
13:12:59 INFO  : Platform repository initialization has completed.
13:13:01 INFO  : Registering command handlers for Vitis TCF services
13:13:23 INFO  : Successfully done query RDI_DATADIR 
13:15:01 INFO  : Hardware specification for platform project 'sampleHW' is updated.
13:15:29 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
13:15:29 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
13:16:53 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
13:16:53 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
13:16:56 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
13:16:59 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:16:59 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
13:16:59 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
13:16:59 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:17:05 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
13:26:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:26:11 INFO  : 'jtag frequency' command is executed.
13:26:11 INFO  : Context for 'APU' is selected.
13:26:11 INFO  : System reset is completed.
13:26:14 INFO  : 'after 3000' command is executed.
13:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:26:16 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
13:26:16 INFO  : Context for 'APU' is selected.
13:26:16 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
13:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:16 INFO  : Context for 'APU' is selected.
13:26:16 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:26:17 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
13:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

13:26:17 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
13:26:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:26:30 INFO  : 'jtag frequency' command is executed.
13:26:30 INFO  : Context for 'APU' is selected.
13:26:30 INFO  : System reset is completed.
13:26:33 INFO  : 'after 3000' command is executed.
13:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:26:35 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
13:26:35 INFO  : Context for 'APU' is selected.
13:26:35 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
13:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:35 INFO  : Context for 'APU' is selected.
13:26:35 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:26:36 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
13:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

13:26:36 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
13:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:26:53 INFO  : 'jtag frequency' command is executed.
13:26:53 INFO  : Context for 'APU' is selected.
13:26:53 INFO  : System reset is completed.
13:26:56 INFO  : 'after 3000' command is executed.
13:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:26:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
13:26:59 INFO  : Context for 'APU' is selected.
13:26:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
13:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:59 INFO  : Context for 'APU' is selected.
13:26:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:26:59 INFO  : 'ps7_init' command is executed.
13:26:59 INFO  : 'ps7_post_config' command is executed.
13:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:59 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:59 INFO  : 'con' command is executed.
13:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:59 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
13:30:03 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
13:30:48 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
13:32:13 INFO  : Disconnected from the channel tcfchan#5.
13:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:32:13 INFO  : 'jtag frequency' command is executed.
13:32:13 INFO  : Context for 'APU' is selected.
13:32:14 INFO  : System reset is completed.
13:32:17 INFO  : 'after 3000' command is executed.
13:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:32:19 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
13:32:19 INFO  : Context for 'APU' is selected.
13:32:19 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
13:32:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:19 INFO  : Context for 'APU' is selected.
13:32:19 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:32:19 INFO  : 'ps7_init' command is executed.
13:32:19 INFO  : 'ps7_post_config' command is executed.
13:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:20 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:20 INFO  : 'con' command is executed.
13:32:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:20 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
13:34:15 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
13:56:04 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
13:56:04 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
13:56:07 INFO  : Hardware specification for platform project 'sampleHW' is updated.
13:58:11 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
13:58:11 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:58:11 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
13:58:11 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
13:58:11 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
13:58:17 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
13:58:32 INFO  : Disconnected from the channel tcfchan#7.
13:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
13:58:32 INFO  : 'jtag frequency' command is executed.
13:58:32 INFO  : Context for 'APU' is selected.
13:58:33 INFO  : System reset is completed.
13:58:36 INFO  : 'after 3000' command is executed.
13:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
13:58:38 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
13:58:38 INFO  : Context for 'APU' is selected.
13:58:38 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
13:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:38 INFO  : Context for 'APU' is selected.
13:58:38 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
13:58:38 INFO  : 'ps7_init' command is executed.
13:58:38 INFO  : 'ps7_post_config' command is executed.
13:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:39 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:39 INFO  : 'con' command is executed.
13:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:58:39 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
14:34:31 INFO  : Hardware specification for platform project 'sampleHW' is updated.
14:34:47 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
14:34:47 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
14:35:05 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:35:09 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:35:09 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:35:09 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
14:35:09 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
14:35:09 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:35:15 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
14:35:41 INFO  : Disconnected from the channel tcfchan#11.
14:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:35:42 INFO  : 'jtag frequency' command is executed.
14:35:42 INFO  : Context for 'APU' is selected.
14:35:42 INFO  : System reset is completed.
14:35:45 INFO  : 'after 3000' command is executed.
14:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:35:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
14:35:47 INFO  : Context for 'APU' is selected.
14:35:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
14:35:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:47 INFO  : Context for 'APU' is selected.
14:35:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:35:48 INFO  : 'ps7_init' command is executed.
14:35:48 INFO  : 'ps7_post_config' command is executed.
14:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:48 INFO  : 'con' command is executed.
14:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
14:44:49 INFO  : Disconnected from the channel tcfchan#14.
14:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:44:49 INFO  : 'jtag frequency' command is executed.
14:44:49 INFO  : Context for 'APU' is selected.
14:44:49 INFO  : System reset is completed.
14:44:52 INFO  : 'after 3000' command is executed.
14:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:44:55 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
14:44:55 INFO  : Context for 'APU' is selected.
14:44:55 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
14:44:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:55 INFO  : Context for 'APU' is selected.
14:44:55 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:44:55 INFO  : 'ps7_init' command is executed.
14:44:55 INFO  : 'ps7_post_config' command is executed.
14:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:56 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:56 INFO  : 'con' command is executed.
14:44:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:56 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
14:47:06 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
14:47:06 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
14:47:09 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:47:22 INFO  : Disconnected from the channel tcfchan#15.
14:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:47:23 INFO  : 'jtag frequency' command is executed.
14:47:23 INFO  : Context for 'APU' is selected.
14:47:23 INFO  : System reset is completed.
14:47:26 INFO  : 'after 3000' command is executed.
14:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:47:28 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
14:47:28 INFO  : Context for 'APU' is selected.
14:47:28 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
14:47:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:28 INFO  : Context for 'APU' is selected.
14:47:28 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:47:29 INFO  : 'ps7_init' command is executed.
14:47:29 INFO  : 'ps7_post_config' command is executed.
14:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:29 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:29 INFO  : 'con' command is executed.
14:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:29 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
14:49:13 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
14:49:13 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
14:49:16 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:49:28 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:49:47 INFO  : Disconnected from the channel tcfchan#19.
14:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:49:47 INFO  : 'jtag frequency' command is executed.
14:49:47 INFO  : Context for 'APU' is selected.
14:49:47 INFO  : System reset is completed.
14:49:50 INFO  : 'after 3000' command is executed.
14:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:49:52 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
14:49:52 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
14:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:53 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:49:53 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
14:49:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

14:49:53 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
14:50:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:50:04 INFO  : 'jtag frequency' command is executed.
14:50:04 INFO  : Context for 'APU' is selected.
14:50:04 INFO  : System reset is completed.
14:50:07 INFO  : 'after 3000' command is executed.
14:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:50:09 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
14:50:09 INFO  : Context for 'APU' is selected.
14:50:09 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
14:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:09 INFO  : Context for 'APU' is selected.
14:50:09 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:50:10 INFO  : 'ps7_init' command is executed.
14:50:10 INFO  : 'ps7_post_config' command is executed.
14:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:10 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:10 INFO  : 'con' command is executed.
14:50:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:10 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
15:07:10 INFO  : Hardware specification for platform project 'sampleHW' is updated.
15:07:25 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:07:25 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:08:06 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:09:33 INFO  : Disconnected from the channel tcfchan#23.
15:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:09:33 INFO  : 'jtag frequency' command is executed.
15:09:33 INFO  : Context for 'APU' is selected.
15:09:33 INFO  : System reset is completed.
15:09:36 INFO  : 'after 3000' command is executed.
15:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:09:39 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
15:09:39 INFO  : Context for 'APU' is selected.
15:09:39 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
15:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:39 INFO  : Context for 'APU' is selected.
15:09:39 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:09:39 INFO  : 'ps7_init' command is executed.
15:09:39 INFO  : 'ps7_post_config' command is executed.
15:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:40 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:40 INFO  : 'con' command is executed.
15:09:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:09:40 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
15:11:48 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:11:48 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:11:51 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:12:50 INFO  : Hardware specification for platform project 'sampleHW' is updated.
15:13:26 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:13:26 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:14:13 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:14:13 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:14:16 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:14:19 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:14:19 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
15:14:19 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
15:14:19 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:14:24 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
15:14:39 INFO  : Disconnected from the channel tcfchan#26.
15:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:14:39 INFO  : 'jtag frequency' command is executed.
15:14:39 INFO  : Context for 'APU' is selected.
15:14:39 INFO  : System reset is completed.
15:14:42 INFO  : 'after 3000' command is executed.
15:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:14:45 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
15:14:45 INFO  : Context for 'APU' is selected.
15:14:45 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
15:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:45 INFO  : Context for 'APU' is selected.
15:14:45 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:14:45 INFO  : 'ps7_init' command is executed.
15:14:45 INFO  : 'ps7_post_config' command is executed.
15:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:45 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:46 INFO  : 'con' command is executed.
15:14:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:46 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
15:29:44 INFO  : Hardware specification for platform project 'sampleHW' is updated.
15:30:12 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:30:12 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:30:47 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:30:48 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:30:48 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
15:30:48 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
15:30:48 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:30:54 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
15:32:17 INFO  : Disconnected from the channel tcfchan#35.
15:32:19 ERROR : Failed to openhw "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:32:47 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:32:47 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:32:50 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:33:14 INFO  : 'jtag frequency' command is executed.
15:33:14 INFO  : Context for 'APU' is selected.
15:33:14 INFO  : System reset is completed.
15:33:17 INFO  : 'after 3000' command is executed.
15:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:33:19 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
15:33:19 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
15:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:19 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:33:20 INFO  : 'ps7_init' command is executed.
15:33:20 INFO  : 'ps7_post_config' command is executed.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : 'con' command is executed.
15:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:33:20 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:02:43 INFO  : Disconnected from the channel tcfchan#43.
16:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:02:44 INFO  : 'jtag frequency' command is executed.
16:02:44 INFO  : Context for 'APU' is selected.
16:02:44 INFO  : System reset is completed.
16:02:47 INFO  : 'after 3000' command is executed.
16:02:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:02:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
16:02:49 INFO  : Context for 'APU' is selected.
16:02:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
16:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:49 INFO  : Context for 'APU' is selected.
16:02:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:02:50 INFO  : 'ps7_init' command is executed.
16:02:50 INFO  : 'ps7_post_config' command is executed.
16:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:50 INFO  : 'con' command is executed.
16:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:16:07 INFO  : Hardware specification for platform project 'sampleHW' is updated.
16:16:33 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:16:33 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:16:46 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:16:58 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:16:59 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:16:59 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
16:16:59 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
16:16:59 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:17:06 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
16:17:35 INFO  : Disconnected from the channel tcfchan#44.
16:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:17:35 INFO  : 'jtag frequency' command is executed.
16:17:35 INFO  : Context for 'APU' is selected.
16:17:35 INFO  : System reset is completed.
16:17:38 INFO  : 'after 3000' command is executed.
16:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:17:41 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
16:17:41 INFO  : Context for 'APU' is selected.
16:17:41 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
16:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:41 INFO  : Context for 'APU' is selected.
16:17:41 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:17:41 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:17:41 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:17:50 INFO  : 'jtag frequency' command is executed.
16:17:50 INFO  : Context for 'APU' is selected.
16:17:50 INFO  : System reset is completed.
16:17:53 INFO  : 'after 3000' command is executed.
16:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:17:56 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
16:17:56 INFO  : Context for 'APU' is selected.
16:17:56 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
16:17:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:56 INFO  : Context for 'APU' is selected.
16:17:56 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:17:57 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:17:57 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:18:03 INFO  : 'jtag frequency' command is executed.
16:18:03 INFO  : Context for 'APU' is selected.
16:18:03 INFO  : System reset is completed.
16:18:06 INFO  : 'after 3000' command is executed.
16:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:18:09 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
16:18:09 INFO  : Context for 'APU' is selected.
16:18:09 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
16:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:09 INFO  : Context for 'APU' is selected.
16:18:09 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:18:09 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
16:18:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:18:09 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
16:18:50 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:18:50 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:18:54 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:19:10 INFO  : 'jtag frequency' command is executed.
16:19:10 INFO  : Context for 'APU' is selected.
16:19:10 INFO  : System reset is completed.
16:19:13 INFO  : 'after 3000' command is executed.
16:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:19:16 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
16:19:16 INFO  : Context for 'APU' is selected.
16:19:16 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
16:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:16 INFO  : Context for 'APU' is selected.
16:19:16 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:19:16 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:19:16 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:19:21 INFO  : 'jtag frequency' command is executed.
16:19:21 INFO  : Context for 'APU' is selected.
16:19:21 INFO  : System reset is completed.
16:19:24 INFO  : 'after 3000' command is executed.
16:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:19:26 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
16:19:26 INFO  : Context for 'APU' is selected.
16:19:26 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
16:19:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:26 INFO  : Context for 'APU' is selected.
16:19:26 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:19:27 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
16:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:19:27 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
16:20:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:20:02 INFO  : 'jtag frequency' command is executed.
16:20:02 INFO  : Context for 'APU' is selected.
16:20:02 INFO  : System reset is completed.
16:20:05 INFO  : 'after 3000' command is executed.
16:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:20:07 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit"
16:20:07 INFO  : Context for 'APU' is selected.
16:20:07 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa'.
16:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:08 INFO  : Context for 'APU' is selected.
16:20:08 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:20:08 INFO  : 'ps7_init' command is executed.
16:20:08 INFO  : 'ps7_post_config' command is executed.
16:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:08 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/test.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:08 INFO  : 'con' command is executed.
16:20:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:08 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:43:07 INFO  : Hardware specification for platform project 'sampleHW' is updated.
16:43:45 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:43:45 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:45:08 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:45:08 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:45:11 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:45:14 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:45:14 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/test.bit' stored in project is removed.
16:45:14 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
16:45:14 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:45:21 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
16:46:07 INFO  : Disconnected from the channel tcfchan#50.
16:46:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:46:07 INFO  : 'jtag frequency' command is executed.
16:46:07 INFO  : Context for 'APU' is selected.
16:46:07 INFO  : System reset is completed.
16:46:10 INFO  : 'after 3000' command is executed.
16:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:46:13 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:46:13 INFO  : Context for 'APU' is selected.
16:46:13 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:46:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:13 INFO  : Context for 'APU' is selected.
16:46:13 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:46:13 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:46:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:46:13 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:46:23 INFO  : 'jtag frequency' command is executed.
16:46:23 INFO  : Context for 'APU' is selected.
16:46:23 INFO  : System reset is completed.
16:46:26 INFO  : 'after 3000' command is executed.
16:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:46:29 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:46:29 INFO  : Context for 'APU' is selected.
16:46:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:29 INFO  : Context for 'APU' is selected.
16:46:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:46:29 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
16:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:46:29 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
16:46:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:46:57 INFO  : 'jtag frequency' command is executed.
16:46:57 INFO  : Context for 'APU' is selected.
16:46:57 INFO  : System reset is completed.
16:47:00 INFO  : 'after 3000' command is executed.
16:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:47:03 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:47:03 INFO  : Context for 'APU' is selected.
16:47:03 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:03 INFO  : Context for 'APU' is selected.
16:47:03 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:47:03 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:47:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:47:03 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
16:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:47:09 INFO  : 'jtag frequency' command is executed.
16:47:09 INFO  : Context for 'APU' is selected.
16:47:09 INFO  : System reset is completed.
16:47:12 INFO  : 'after 3000' command is executed.
16:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:47:14 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:47:14 INFO  : Context for 'APU' is selected.
16:47:14 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:14 INFO  : Context for 'APU' is selected.
16:47:14 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:47:15 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
16:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

16:47:15 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
16:48:16 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:48:16 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:48:19 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:49:44 INFO  : 'jtag frequency' command is executed.
16:49:44 INFO  : Context for 'APU' is selected.
16:49:44 INFO  : System reset is completed.
16:49:47 INFO  : 'after 3000' command is executed.
16:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:49:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:49:50 INFO  : Context for 'APU' is selected.
16:49:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:50 INFO  : Context for 'APU' is selected.
16:49:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:49:50 INFO  : 'ps7_init' command is executed.
16:49:50 INFO  : 'ps7_post_config' command is executed.
16:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:51 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:51 INFO  : 'con' command is executed.
16:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:51 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:51:26 INFO  : Disconnected from the channel tcfchan#60.
16:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:51:26 INFO  : 'jtag frequency' command is executed.
16:51:26 INFO  : Context for 'APU' is selected.
16:51:26 INFO  : System reset is completed.
16:51:29 INFO  : 'after 3000' command is executed.
16:51:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:51:32 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:51:32 INFO  : Context for 'APU' is selected.
16:51:32 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:32 INFO  : Context for 'APU' is selected.
16:51:32 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:51:32 INFO  : 'ps7_init' command is executed.
16:51:32 INFO  : 'ps7_post_config' command is executed.
16:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:32 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:32 INFO  : 'con' command is executed.
16:51:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:51:32 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
16:52:19 INFO  : Hardware specification for platform project 'sampleHW' is updated.
16:52:26 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:52:26 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:53:06 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
16:53:06 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
16:53:09 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:53:41 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
16:55:04 INFO  : Disconnected from the channel tcfchan#64.
16:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
16:55:04 INFO  : 'jtag frequency' command is executed.
16:55:04 INFO  : Context for 'APU' is selected.
16:55:04 INFO  : System reset is completed.
16:55:07 INFO  : 'after 3000' command is executed.
16:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
16:55:10 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit"
16:55:10 INFO  : Context for 'APU' is selected.
16:55:10 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa'.
16:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:10 INFO  : Context for 'APU' is selected.
16:55:10 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
16:55:10 INFO  : 'ps7_init' command is executed.
16:55:10 INFO  : 'ps7_post_config' command is executed.
16:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:10 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:11 INFO  : 'con' command is executed.
16:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:55:11 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
17:39:06 INFO  : Hardware specification for platform project 'sampleHW' is updated.
17:40:12 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
17:40:12 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
17:41:16 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
17:41:16 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
17:41:19 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
17:41:21 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:41:21 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/caerus_v4.bit' stored in project is removed.
17:41:21 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
17:41:21 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:41:26 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
17:41:37 INFO  : Disconnected from the channel tcfchan#70.
17:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:41:37 INFO  : 'jtag frequency' command is executed.
17:41:37 INFO  : Context for 'APU' is selected.
17:41:37 INFO  : System reset is completed.
17:41:40 INFO  : 'after 3000' command is executed.
17:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:41:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest.bit"
17:41:43 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest.xsa'.
17:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:43 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
17:41:43 INFO  : 'ps7_init' command is executed.
17:41:43 INFO  : 'ps7_post_config' command is executed.
17:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:43 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:44 INFO  : 'con' command is executed.
17:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:44 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
17:42:32 INFO  : Disconnected from the channel tcfchan#75.
17:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
17:42:32 INFO  : 'jtag frequency' command is executed.
17:42:32 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : System reset is completed.
17:42:35 INFO  : 'after 3000' command is executed.
17:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
17:42:37 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest.bit"
17:42:37 INFO  : Context for 'APU' is selected.
17:42:37 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest.xsa'.
17:42:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:37 INFO  : Context for 'APU' is selected.
17:42:37 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
17:42:38 INFO  : 'ps7_init' command is executed.
17:42:38 INFO  : 'ps7_post_config' command is executed.
17:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:38 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:38 INFO  : 'con' command is executed.
17:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:38 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:23:03 INFO  : Hardware specification for platform project 'sampleHW' is updated.
18:23:15 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
18:23:15 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
18:23:52 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:23:55 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:23:55 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest.bit' stored in project is removed.
18:23:55 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
18:23:55 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:24:01 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
18:24:15 INFO  : Disconnected from the channel tcfchan#76.
18:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:24:30 INFO  : 'jtag frequency' command is executed.
18:24:30 INFO  : Context for 'APU' is selected.
18:24:30 INFO  : System reset is completed.
18:24:33 INFO  : 'after 3000' command is executed.
18:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:24:36 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit"
18:24:36 INFO  : Context for 'APU' is selected.
18:24:36 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa'.
18:24:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:36 INFO  : Context for 'APU' is selected.
18:24:36 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:24:36 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
18:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:24:36 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
18:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:24:45 INFO  : 'jtag frequency' command is executed.
18:24:45 INFO  : Context for 'APU' is selected.
18:24:46 INFO  : System reset is completed.
18:24:49 INFO  : 'after 3000' command is executed.
18:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:24:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit"
18:24:51 INFO  : Context for 'APU' is selected.
18:24:51 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa'.
18:24:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:51 INFO  : Context for 'APU' is selected.
18:24:51 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:24:51 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:24:51 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:25:15 INFO  : 'jtag frequency' command is executed.
18:25:15 INFO  : Context for 'APU' is selected.
18:25:15 INFO  : System reset is completed.
18:25:18 INFO  : 'after 3000' command is executed.
18:25:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:25:21 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit"
18:25:21 INFO  : Context for 'APU' is selected.
18:25:21 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa'.
18:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:21 INFO  : Context for 'APU' is selected.
18:25:21 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:25:21 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
18:25:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:25:21 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
18:26:03 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
18:26:03 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
18:26:06 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:26:22 INFO  : 'jtag frequency' command is executed.
18:26:22 INFO  : Context for 'APU' is selected.
18:26:23 INFO  : System reset is completed.
18:26:26 INFO  : 'after 3000' command is executed.
18:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:26:28 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit"
18:26:28 INFO  : Context for 'APU' is selected.
18:26:28 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa'.
18:26:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:28 INFO  : Context for 'APU' is selected.
18:26:28 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:26:29 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
18:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:26:29 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
18:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:26:34 INFO  : 'jtag frequency' command is executed.
18:26:34 INFO  : Context for 'APU' is selected.
18:26:35 INFO  : System reset is completed.
18:26:38 INFO  : 'after 3000' command is executed.
18:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:26:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit"
18:26:40 INFO  : Context for 'APU' is selected.
18:26:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa'.
18:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:40 INFO  : Context for 'APU' is selected.
18:26:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:26:41 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:26:41 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:27:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:27:45 INFO  : 'jtag frequency' command is executed.
18:27:45 INFO  : Context for 'APU' is selected.
18:27:45 INFO  : System reset is completed.
18:27:48 INFO  : 'after 3000' command is executed.
18:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:27:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit"
18:27:51 INFO  : Context for 'APU' is selected.
18:27:51 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa'.
18:27:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:51 INFO  : Context for 'APU' is selected.
18:27:51 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:27:51 INFO  : 'ps7_init' command is executed.
18:27:51 INFO  : 'ps7_post_config' command is executed.
18:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:51 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/idTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:51 INFO  : 'con' command is executed.
18:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:27:51 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:47:31 INFO  : Hardware specification for platform project 'sampleHW' is updated.
18:47:44 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
18:47:44 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
18:47:58 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:48:00 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:48:00 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/idTest1.bit' stored in project is removed.
18:48:00 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
18:48:00 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:48:05 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
18:48:42 INFO  : Disconnected from the channel tcfchan#79.
18:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:48:43 INFO  : 'jtag frequency' command is executed.
18:48:43 INFO  : Context for 'APU' is selected.
18:48:43 INFO  : System reset is completed.
18:48:46 INFO  : 'after 3000' command is executed.
18:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:48:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest.bit"
18:48:48 INFO  : Context for 'APU' is selected.
18:48:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest.xsa'.
18:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:49 INFO  : Context for 'APU' is selected.
18:48:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:48:49 INFO  : 'ps7_init' command is executed.
18:48:49 INFO  : 'ps7_post_config' command is executed.
18:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:49 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:49 INFO  : 'con' command is executed.
18:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:49 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:03:59 INFO  : Hardware specification for platform project 'sampleHW' is updated.
21:04:06 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
21:04:06 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
21:05:14 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
21:05:14 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
21:05:17 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:05:20 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:05:20 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest.bit' stored in project is removed.
21:05:20 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
21:05:20 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:05:26 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
21:05:33 INFO  : Disconnected from the channel tcfchan#85.
21:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:05:34 INFO  : 'jtag frequency' command is executed.
21:05:34 INFO  : Context for 'APU' is selected.
21:05:34 INFO  : System reset is completed.
21:05:37 INFO  : 'after 3000' command is executed.
21:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:05:39 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest.bit"
21:05:39 INFO  : Context for 'APU' is selected.
21:05:39 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest.xsa'.
21:05:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:39 INFO  : Context for 'APU' is selected.
21:05:39 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:05:40 INFO  : 'ps7_init' command is executed.
21:05:40 INFO  : 'ps7_post_config' command is executed.
21:05:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:40 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:40 INFO  : 'con' command is executed.
21:05:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:40 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:17:45 INFO  : Hardware specification for platform project 'sampleHW' is updated.
21:18:20 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
21:18:20 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
21:19:01 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
21:19:01 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
21:19:04 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:19:06 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:19:06 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest.bit' stored in project is removed.
21:19:06 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
21:19:06 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:19:11 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
21:19:29 INFO  : Disconnected from the channel tcfchan#90.
21:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:19:30 INFO  : 'jtag frequency' command is executed.
21:19:30 INFO  : Context for 'APU' is selected.
21:19:30 INFO  : System reset is completed.
21:19:33 INFO  : 'after 3000' command is executed.
21:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:19:35 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit"
21:19:35 INFO  : Context for 'APU' is selected.
21:19:35 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa'.
21:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:35 INFO  : Context for 'APU' is selected.
21:19:35 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:19:36 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
21:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

21:19:36 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
21:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:19:43 INFO  : 'jtag frequency' command is executed.
21:19:43 INFO  : Context for 'APU' is selected.
21:19:44 INFO  : System reset is completed.
21:19:47 INFO  : 'after 3000' command is executed.
21:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:19:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit"
21:19:49 INFO  : Context for 'APU' is selected.
21:19:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa'.
21:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:49 INFO  : Context for 'APU' is selected.
21:19:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:19:49 INFO  : 'ps7_init' command is executed.
21:19:49 INFO  : 'ps7_post_config' command is executed.
21:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:50 INFO  : 'con' command is executed.
21:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:30:45 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:30:55 INFO  : Disconnected from the channel tcfchan#96.
21:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:30:55 INFO  : 'jtag frequency' command is executed.
21:30:55 INFO  : Context for 'APU' is selected.
21:30:55 INFO  : System reset is completed.
21:30:58 INFO  : 'after 3000' command is executed.
21:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:31:01 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit"
21:31:01 INFO  : Context for 'APU' is selected.
21:31:01 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa'.
21:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:01 INFO  : Context for 'APU' is selected.
21:31:01 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:31:01 INFO  : 'ps7_init' command is executed.
21:31:01 INFO  : 'ps7_post_config' command is executed.
21:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:01 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:02 INFO  : 'con' command is executed.
21:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:02 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
21:32:13 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:33:05 INFO  : Disconnected from the channel tcfchan#98.
21:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:33:05 INFO  : 'jtag frequency' command is executed.
21:33:05 INFO  : Context for 'APU' is selected.
21:33:05 INFO  : System reset is completed.
21:33:08 INFO  : 'after 3000' command is executed.
21:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:33:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit"
21:33:11 INFO  : Context for 'APU' is selected.
21:33:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa'.
21:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:11 INFO  : Context for 'APU' is selected.
21:33:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:33:11 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
21:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

21:33:11 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
21:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:33:16 INFO  : 'jtag frequency' command is executed.
21:33:16 INFO  : Context for 'APU' is selected.
21:33:16 INFO  : System reset is completed.
21:33:19 INFO  : 'after 3000' command is executed.
21:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:33:21 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit"
21:33:21 INFO  : Context for 'APU' is selected.
21:33:21 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa'.
21:33:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:21 INFO  : Context for 'APU' is selected.
21:33:21 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:33:22 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
21:33:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

21:33:22 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
21:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:33:26 INFO  : 'jtag frequency' command is executed.
21:33:26 INFO  : Context for 'APU' is selected.
21:33:26 INFO  : System reset is completed.
21:33:29 INFO  : 'after 3000' command is executed.
21:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:33:31 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit"
21:33:32 INFO  : Context for 'APU' is selected.
21:33:32 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa'.
21:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:32 INFO  : Context for 'APU' is selected.
21:33:32 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:33:32 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
21:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

21:33:32 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
21:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:33:38 INFO  : 'jtag frequency' command is executed.
21:33:38 INFO  : Context for 'APU' is selected.
21:33:38 INFO  : System reset is completed.
21:33:41 INFO  : 'after 3000' command is executed.
21:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:33:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit"
21:33:44 INFO  : Context for 'APU' is selected.
21:33:44 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa'.
21:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:44 INFO  : Context for 'APU' is selected.
21:33:44 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:33:44 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
21:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

21:33:44 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
21:34:35 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
21:34:35 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
21:34:38 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
21:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:34:51 INFO  : 'jtag frequency' command is executed.
21:34:51 INFO  : Context for 'APU' is selected.
21:34:51 INFO  : System reset is completed.
21:34:54 INFO  : 'after 3000' command is executed.
21:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:34:56 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit"
21:34:56 INFO  : Context for 'APU' is selected.
21:34:57 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa'.
21:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:57 INFO  : Context for 'APU' is selected.
21:34:57 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
21:34:57 INFO  : 'ps7_init' command is executed.
21:34:57 INFO  : 'ps7_post_config' command is executed.
21:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:57 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:57 INFO  : 'con' command is executed.
21:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:57 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:05:49 INFO  : Hardware specification for platform project 'sampleHW' is updated.
22:06:00 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:06:00 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:06:03 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:06:06 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:06:06 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest1.bit' stored in project is removed.
22:06:06 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
22:06:06 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:06:11 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
22:06:29 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:06:50 INFO  : Disconnected from the channel tcfchan#100.
22:06:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:06:50 INFO  : 'jtag frequency' command is executed.
22:06:50 INFO  : Context for 'APU' is selected.
22:06:50 INFO  : System reset is completed.
22:06:53 INFO  : 'after 3000' command is executed.
22:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:06:56 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit"
22:06:56 INFO  : Context for 'APU' is selected.
22:06:56 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest2.xsa'.
22:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:56 INFO  : Context for 'APU' is selected.
22:06:56 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:06:56 INFO  : 'ps7_init' command is executed.
22:06:56 INFO  : 'ps7_post_config' command is executed.
22:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:56 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:57 INFO  : 'con' command is executed.
22:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:06:57 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:12:27 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:12:44 INFO  : Disconnected from the channel tcfchan#107.
22:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:12:44 INFO  : 'jtag frequency' command is executed.
22:12:44 INFO  : Context for 'APU' is selected.
22:12:45 INFO  : System reset is completed.
22:12:48 INFO  : 'after 3000' command is executed.
22:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:12:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit"
22:12:50 INFO  : Context for 'APU' is selected.
22:12:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest2.xsa'.
22:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:50 INFO  : Context for 'APU' is selected.
22:12:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:12:50 INFO  : 'ps7_init' command is executed.
22:12:50 INFO  : 'ps7_post_config' command is executed.
22:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:51 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/clkTest2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:51 INFO  : 'con' command is executed.
22:12:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:51 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:29:14 INFO  : Hardware specification for platform project 'sampleHW' is updated.
22:29:23 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:29:23 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:30:34 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:30:34 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:30:37 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:30:40 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:30:40 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit' stored in project is removed.
22:30:40 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
22:30:40 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:30:45 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
22:30:59 INFO  : Disconnected from the channel tcfchan#109.
22:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:30:59 INFO  : 'jtag frequency' command is executed.
22:30:59 INFO  : Context for 'APU' is selected.
22:30:59 INFO  : System reset is completed.
22:31:02 INFO  : 'after 3000' command is executed.
22:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:31:02 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:31:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:31:02 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:31:56 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:31:56 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:31:59 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:32:19 INFO  : 'jtag frequency' command is executed.
22:32:19 INFO  : Context for 'APU' is selected.
22:32:19 INFO  : System reset is completed.
22:32:22 INFO  : 'after 3000' command is executed.
22:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:32:22 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:32:22 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:32:22 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:33:17 INFO  : Hardware specification for platform project 'sampleHW' is updated.
22:33:24 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:33:24 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:33:34 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:33:35 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
22:33:35 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin.bit' stored in project is removed.
22:33:35 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
22:33:35 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
22:33:41 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
22:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:33:55 INFO  : 'jtag frequency' command is executed.
22:33:56 INFO  : Context for 'APU' is selected.
22:33:56 INFO  : System reset is completed.
22:33:59 INFO  : 'after 3000' command is executed.
22:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:33:59 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:33:59 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:33:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:33:59 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:35:17 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:35:17 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:35:20 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:35:33 INFO  : 'jtag frequency' command is executed.
22:35:33 INFO  : Context for 'APU' is selected.
22:35:33 INFO  : System reset is completed.
22:35:36 INFO  : 'after 3000' command is executed.
22:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:35:37 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:35:37 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:35:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:35:37 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:35:49 INFO  : 'jtag frequency' command is executed.
22:35:49 INFO  : Context for 'APU' is selected.
22:35:49 INFO  : System reset is completed.
22:35:52 INFO  : 'after 3000' command is executed.
22:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:35:52 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:35:52 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:35:52 ERROR : couldn't open "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/clkTest2.bit": no such file or directory
22:36:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
22:36:44 INFO  : XSCT server has started successfully.
22:36:44 INFO  : Successfully done setting XSCT server connection channel  
22:36:44 INFO  : plnx-install-location is set to ''
22:36:44 INFO  : Successfully done setting workspace for the tool. 
22:36:50 INFO  : Platform repository initialization has completed.
22:36:52 INFO  : Registering command handlers for Vitis TCF services
22:37:04 INFO  : Successfully done query RDI_DATADIR 
22:37:42 INFO  : Hardware specification for platform project 'sampleHW' is updated.
22:38:18 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
22:38:18 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
22:38:21 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:39:04 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:39:18 INFO  : 'jtag frequency' command is executed.
22:39:18 INFO  : Context for 'APU' is selected.
22:39:18 INFO  : System reset is completed.
22:39:21 INFO  : 'after 3000' command is executed.
22:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:39:24 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin.bit"
22:39:24 INFO  : Context for 'APU' is selected.
22:39:24 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin.xsa'.
22:39:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:24 INFO  : Context for 'APU' is selected.
22:39:24 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:39:24 INFO  : 'ps7_init' command is executed.
22:39:24 INFO  : 'ps7_post_config' command is executed.
22:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:24 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:25 INFO  : 'con' command is executed.
22:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:39:25 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
22:51:45 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
22:52:15 INFO  : Disconnected from the channel tcfchan#5.
22:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:52:15 INFO  : 'jtag frequency' command is executed.
22:52:15 INFO  : Context for 'APU' is selected.
22:52:15 INFO  : System reset is completed.
22:52:18 INFO  : 'after 3000' command is executed.
22:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:52:21 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin.bit"
22:52:21 INFO  : Context for 'APU' is selected.
22:52:21 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin.xsa'.
22:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:21 INFO  : Context for 'APU' is selected.
22:52:21 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:52:21 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
22:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

22:52:21 ERROR : Memory write error at 0xF8000008. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
22:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:52:28 INFO  : 'jtag frequency' command is executed.
22:52:28 INFO  : Context for 'APU' is selected.
22:52:28 INFO  : System reset is completed.
22:52:31 INFO  : 'after 3000' command is executed.
22:52:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:52:34 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin.bit"
22:52:34 INFO  : Context for 'APU' is selected.
22:52:34 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin.xsa'.
22:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:34 INFO  : Context for 'APU' is selected.
22:52:34 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
22:52:34 INFO  : 'ps7_init' command is executed.
22:52:34 INFO  : 'ps7_post_config' command is executed.
22:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:34 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:34 INFO  : 'con' command is executed.
22:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:52:34 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
23:10:39 INFO  : Hardware specification for platform project 'sampleHW' is updated.
23:10:51 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
23:10:51 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
23:11:02 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
23:11:03 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:11:03 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin.bit' stored in project is removed.
23:11:03 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
23:11:03 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
23:11:08 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
23:11:28 INFO  : Disconnected from the channel tcfchan#7.
23:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:11:28 INFO  : 'jtag frequency' command is executed.
23:11:28 INFO  : Context for 'APU' is selected.
23:11:28 INFO  : System reset is completed.
23:11:31 INFO  : 'after 3000' command is executed.
23:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:11:34 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/finTest1.bit"
23:11:34 INFO  : Context for 'APU' is selected.
23:11:34 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/finTest1.xsa'.
23:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:34 INFO  : Context for 'APU' is selected.
23:11:34 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
23:11:34 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
23:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/finTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/finTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

23:11:34 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
23:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:11:39 INFO  : 'jtag frequency' command is executed.
23:11:39 INFO  : Context for 'APU' is selected.
23:11:39 INFO  : System reset is completed.
23:11:42 INFO  : 'after 3000' command is executed.
23:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:11:45 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/finTest1.bit"
23:11:45 INFO  : Context for 'APU' is selected.
23:11:45 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/finTest1.xsa'.
23:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:45 INFO  : Context for 'APU' is selected.
23:11:45 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
23:11:45 INFO  : 'ps7_init' command is executed.
23:11:45 INFO  : 'ps7_post_config' command is executed.
23:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:45 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/finTest1.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/finTest1.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:45 INFO  : 'con' command is executed.
23:11:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:45 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
23:14:01 ERROR : (XSDB Server)Terminated

14:18:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
14:19:01 INFO  : XSCT server has started successfully.
14:19:01 INFO  : Successfully done setting XSCT server connection channel  
14:19:01 INFO  : plnx-install-location is set to ''
14:19:01 INFO  : Successfully done setting workspace for the tool. 
14:19:06 INFO  : Platform repository initialization has completed.
14:19:08 INFO  : Registering command handlers for Vitis TCF services
14:19:12 INFO  : Successfully done query RDI_DATADIR 
14:20:52 INFO  : Hardware specification for platform project 'sampleHW' is updated.
14:21:22 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
14:21:22 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
14:22:31 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
14:22:31 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
14:22:34 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
14:22:38 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:22:38 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/finTest1.bit' stored in project is removed.
14:22:38 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
14:22:38 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:22:44 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
14:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
14:42:52 INFO  : 'jtag frequency' command is executed.
14:42:52 INFO  : Context for 'APU' is selected.
14:42:52 INFO  : System reset is completed.
14:42:55 INFO  : 'after 3000' command is executed.
14:42:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
14:42:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/finTest3.bit"
14:42:58 INFO  : Context for 'APU' is selected.
14:42:58 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/finTest3.xsa'.
14:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:58 INFO  : Context for 'APU' is selected.
14:42:58 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
14:42:58 INFO  : 'ps7_init' command is executed.
14:42:58 INFO  : 'ps7_post_config' command is executed.
14:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:58 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/finTest3.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/finTest3.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:59 INFO  : 'con' command is executed.
14:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:59 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
15:03:58 INFO  : Hardware specification for platform project 'sampleHW' is updated.
15:04:18 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:04:18 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:05:28 INFO  : Disconnected from the channel tcfchan#5.
15:05:58 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
15:05:58 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
15:06:01 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
15:06:04 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:06:04 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/finTest3.bit' stored in project is removed.
15:06:04 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
15:06:04 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:06:10 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
15:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
15:06:28 INFO  : 'jtag frequency' command is executed.
15:06:28 INFO  : Context for 'APU' is selected.
15:06:28 INFO  : System reset is completed.
15:06:31 INFO  : 'after 3000' command is executed.
15:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
15:06:33 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin4.bit"
15:06:33 INFO  : Context for 'APU' is selected.
15:06:34 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin4.xsa'.
15:06:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:34 INFO  : Context for 'APU' is selected.
15:06:34 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
15:06:34 INFO  : 'ps7_init' command is executed.
15:06:34 INFO  : 'ps7_post_config' command is executed.
15:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:34 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:34 INFO  : 'con' command is executed.
15:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:34 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:03:54 INFO  : Hardware specification for platform project 'sampleHW' is updated.
18:04:01 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
18:04:01 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
18:04:26 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:04:27 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:04:27 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin4.bit' stored in project is removed.
18:04:27 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
18:04:27 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
18:04:32 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
18:04:48 INFO  : Disconnected from the channel tcfchan#10.
18:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:05:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:05:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:05:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:06:29 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
18:06:29 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
18:06:32 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:08:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:09:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:18:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
18:18:32 INFO  : XSCT server has started successfully.
18:18:32 INFO  : plnx-install-location is set to ''
18:18:32 INFO  : Successfully done setting XSCT server connection channel  
18:18:32 INFO  : Successfully done setting workspace for the tool. 
18:18:41 INFO  : Platform repository initialization has completed.
18:18:44 INFO  : Registering command handlers for Vitis TCF services
18:18:57 INFO  : Successfully done query RDI_DATADIR 
18:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:20:33 INFO  : 'jtag frequency' command is executed.
18:20:33 INFO  : Context for 'APU' is selected.
18:20:33 INFO  : System reset is completed.
18:20:36 INFO  : 'after 3000' command is executed.
18:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:20:38 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:20:39 INFO  : Context for 'APU' is selected.
18:20:39 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:39 INFO  : Context for 'APU' is selected.
18:20:39 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:20:39 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:20:39 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:20:45 INFO  : 'jtag frequency' command is executed.
18:20:45 INFO  : Context for 'APU' is selected.
18:20:45 INFO  : System reset is completed.
18:20:48 INFO  : 'after 3000' command is executed.
18:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:20:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:20:50 INFO  : Context for 'APU' is selected.
18:20:50 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:50 INFO  : Context for 'APU' is selected.
18:20:50 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:20:51 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:20:51 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:21:03 INFO  : 'jtag frequency' command is executed.
18:21:03 INFO  : Context for 'APU' is selected.
18:21:03 INFO  : System reset is completed.
18:21:06 INFO  : 'after 3000' command is executed.
18:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:21:09 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:21:09 INFO  : Context for 'APU' is selected.
18:21:09 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:09 INFO  : Context for 'APU' is selected.
18:21:09 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:21:10 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:21:10 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:21:28 INFO  : 'jtag frequency' command is executed.
18:21:28 INFO  : Context for 'APU' is selected.
18:21:28 INFO  : System reset is completed.
18:21:31 INFO  : 'after 3000' command is executed.
18:21:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:21:33 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:21:33 INFO  : Context for 'APU' is selected.
18:21:33 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:21:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:33 INFO  : Context for 'APU' is selected.
18:21:33 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:21:34 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:21:34 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:22:34 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
18:22:34 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
18:22:37 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:23:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:23:04 INFO  : 'jtag frequency' command is executed.
18:23:04 INFO  : Context for 'APU' is selected.
18:23:04 INFO  : System reset is completed.
18:23:07 INFO  : 'after 3000' command is executed.
18:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:23:10 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:23:10 INFO  : Context for 'APU' is selected.
18:23:10 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:10 INFO  : Context for 'APU' is selected.
18:23:10 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:23:10 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:23:10 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:23:19 INFO  : 'jtag frequency' command is executed.
18:23:19 INFO  : Context for 'APU' is selected.
18:23:19 INFO  : System reset is completed.
18:23:22 INFO  : 'after 3000' command is executed.
18:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:23:25 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:23:25 INFO  : Context for 'APU' is selected.
18:23:25 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:25 INFO  : Context for 'APU' is selected.
18:23:25 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:23:25 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:23:25 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:23:43 INFO  : 'jtag frequency' command is executed.
18:23:43 INFO  : Context for 'APU' is selected.
18:23:43 INFO  : System reset is completed.
18:23:46 INFO  : 'after 3000' command is executed.
18:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:23:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:23:49 INFO  : Context for 'APU' is selected.
18:23:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:23:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:49 INFO  : Context for 'APU' is selected.
18:23:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:23:49 ERROR : Memory read error at 0xF8000760. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
18:23:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:23:49 ERROR : Memory read error at 0xF8000760. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
18:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:24:48 INFO  : 'jtag frequency' command is executed.
18:24:48 INFO  : Context for 'APU' is selected.
18:24:48 INFO  : System reset is completed.
18:24:51 INFO  : 'after 3000' command is executed.
18:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:24:54 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:24:54 INFO  : Context for 'APU' is selected.
18:24:54 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:54 INFO  : Context for 'APU' is selected.
18:24:54 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:24:54 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:24:54 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:25:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:25:02 INFO  : 'jtag frequency' command is executed.
18:25:02 INFO  : Context for 'APU' is selected.
18:25:02 INFO  : System reset is completed.
18:25:05 INFO  : 'after 3000' command is executed.
18:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:25:08 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:25:08 INFO  : Context for 'APU' is selected.
18:25:08 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:25:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:08 INFO  : Context for 'APU' is selected.
18:25:08 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:25:08 INFO  : 'ps7_init' command is executed.
18:25:08 INFO  : 'ps7_post_config' command is executed.
18:25:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:09 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:09 INFO  : 'con' command is executed.
18:25:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:09 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:27:59 INFO  : Disconnected from the channel tcfchan#1.
18:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:27:59 INFO  : 'jtag frequency' command is executed.
18:27:59 INFO  : Context for 'APU' is selected.
18:27:59 INFO  : System reset is completed.
18:28:02 INFO  : 'after 3000' command is executed.
18:28:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:28:05 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:28:05 INFO  : Context for 'APU' is selected.
18:28:05 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:28:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:05 INFO  : Context for 'APU' is selected.
18:28:05 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:28:05 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:28:05 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:28:15 INFO  : 'jtag frequency' command is executed.
18:28:15 INFO  : Context for 'APU' is selected.
18:28:15 INFO  : System reset is completed.
18:28:18 INFO  : 'after 3000' command is executed.
18:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:28:21 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:28:21 INFO  : Context for 'APU' is selected.
18:28:21 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:21 INFO  : Context for 'APU' is selected.
18:28:21 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:28:21 INFO  : 'ps7_init' command is executed.
18:28:21 INFO  : 'ps7_post_config' command is executed.
18:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:21 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:21 INFO  : 'con' command is executed.
18:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:21 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:33:10 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:33:46 INFO  : Disconnected from the channel tcfchan#5.
18:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:33:46 INFO  : 'jtag frequency' command is executed.
18:33:46 INFO  : Context for 'APU' is selected.
18:33:46 INFO  : System reset is completed.
18:33:49 INFO  : 'after 3000' command is executed.
18:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:33:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:33:51 INFO  : Context for 'APU' is selected.
18:33:51 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:33:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:51 INFO  : Context for 'APU' is selected.
18:33:51 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:33:52 INFO  : 'ps7_init' command is executed.
18:33:52 INFO  : 'ps7_post_config' command is executed.
18:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:52 INFO  : 'con' command is executed.
18:33:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
18:56:01 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:57:39 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
18:58:09 INFO  : Disconnected from the channel tcfchan#7.
18:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:58:09 INFO  : 'jtag frequency' command is executed.
18:58:09 INFO  : Context for 'APU' is selected.
18:58:09 INFO  : System reset is completed.
18:58:12 INFO  : 'after 3000' command is executed.
18:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:58:15 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:58:15 INFO  : Context for 'APU' is selected.
18:58:15 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:15 INFO  : Context for 'APU' is selected.
18:58:15 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:58:15 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:58:15 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:58:22 INFO  : 'jtag frequency' command is executed.
18:58:22 INFO  : Context for 'APU' is selected.
18:58:22 INFO  : System reset is completed.
18:58:25 INFO  : 'after 3000' command is executed.
18:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:58:27 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:58:27 INFO  : Context for 'APU' is selected.
18:58:27 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:27 INFO  : Context for 'APU' is selected.
18:58:27 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:58:28 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:58:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:58:28 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
18:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:58:33 INFO  : 'jtag frequency' command is executed.
18:58:33 INFO  : Context for 'APU' is selected.
18:58:33 INFO  : System reset is completed.
18:58:36 INFO  : 'after 3000' command is executed.
18:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:58:38 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:58:38 INFO  : Context for 'APU' is selected.
18:58:38 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:38 INFO  : Context for 'APU' is selected.
18:58:38 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:58:39 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
18:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:58:39 ERROR : Memory read error at 0xF8006054. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: all fine
18:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
18:58:58 INFO  : 'jtag frequency' command is executed.
18:58:58 INFO  : Context for 'APU' is selected.
18:58:58 INFO  : System reset is completed.
18:59:01 INFO  : 'after 3000' command is executed.
18:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
18:59:03 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
18:59:03 INFO  : Context for 'APU' is selected.
18:59:03 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
18:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:03 INFO  : Context for 'APU' is selected.
18:59:03 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
18:59:04 INFO  : 'ps7_init' command is executed.
18:59:04 INFO  : 'ps7_post_config' command is executed.
18:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:04 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:04 INFO  : 'con' command is executed.
18:59:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:04 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:06:06 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:06:23 INFO  : Disconnected from the channel tcfchan#10.
19:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:06:24 INFO  : 'jtag frequency' command is executed.
19:06:24 INFO  : Context for 'APU' is selected.
19:06:24 INFO  : System reset is completed.
19:06:27 INFO  : 'after 3000' command is executed.
19:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:06:29 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
19:06:29 INFO  : Context for 'APU' is selected.
19:06:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
19:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:29 INFO  : Context for 'APU' is selected.
19:06:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:06:30 INFO  : 'ps7_init' command is executed.
19:06:30 INFO  : 'ps7_post_config' command is executed.
19:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:30 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:30 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:30 INFO  : 'con' command is executed.
19:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:30 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:08:48 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:08:48 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:08:52 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:09:05 INFO  : Disconnected from the channel tcfchan#12.
19:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:09:05 INFO  : 'jtag frequency' command is executed.
19:09:05 INFO  : Context for 'APU' is selected.
19:09:05 INFO  : System reset is completed.
19:09:08 INFO  : 'after 3000' command is executed.
19:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:09:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit"
19:09:11 INFO  : Context for 'APU' is selected.
19:09:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa'.
19:09:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:11 INFO  : Context for 'APU' is selected.
19:09:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:09:11 INFO  : 'ps7_init' command is executed.
19:09:11 INFO  : 'ps7_post_config' command is executed.
19:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/fin5.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:12 INFO  : 'con' command is executed.
19:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:31:39 INFO  : Hardware specification for platform project 'sampleHW' is updated.
19:31:47 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:31:47 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:33:01 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:33:01 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:33:04 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:33:06 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:33:06 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/fin5.bit' stored in project is removed.
19:33:06 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
19:33:06 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:33:13 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
19:33:27 INFO  : Disconnected from the channel tcfchan#17.
19:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:33:28 INFO  : 'jtag frequency' command is executed.
19:33:28 INFO  : Context for 'APU' is selected.
19:33:28 INFO  : System reset is completed.
19:33:31 INFO  : 'after 3000' command is executed.
19:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:33:33 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/pleaseWork.bit"
19:33:33 INFO  : Context for 'APU' is selected.
19:33:33 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/pleaseWork.xsa'.
19:33:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:33 INFO  : Context for 'APU' is selected.
19:33:33 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:33:34 INFO  : 'ps7_init' command is executed.
19:33:34 INFO  : 'ps7_post_config' command is executed.
19:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:34 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/pleaseWork.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/pleaseWork.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:34 INFO  : 'con' command is executed.
19:33:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:33:34 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:34:50 INFO  : Disconnected from the channel tcfchan#22.
19:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:34:51 INFO  : 'jtag frequency' command is executed.
19:34:51 INFO  : Context for 'APU' is selected.
19:34:51 INFO  : System reset is completed.
19:34:54 INFO  : 'after 3000' command is executed.
19:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:34:57 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/pleaseWork.bit"
19:34:57 INFO  : Context for 'APU' is selected.
19:34:57 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/pleaseWork.xsa'.
19:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:57 INFO  : Context for 'APU' is selected.
19:34:57 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:34:57 INFO  : 'ps7_init' command is executed.
19:34:57 INFO  : 'ps7_post_config' command is executed.
19:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:57 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/pleaseWork.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/pleaseWork.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:58 INFO  : 'con' command is executed.
19:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:34:58 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:44:53 INFO  : Disconnected from the channel tcfchan#23.
19:45:29 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:45:29 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:45:32 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:45:46 INFO  : 'jtag frequency' command is executed.
19:45:46 INFO  : Context for 'APU' is selected.
19:45:46 INFO  : System reset is completed.
19:45:49 INFO  : 'after 3000' command is executed.
19:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:45:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/pleaseWork.bit"
19:45:52 INFO  : Context for 'APU' is selected.
19:45:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/pleaseWork.xsa'.
19:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:52 INFO  : Context for 'APU' is selected.
19:45:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:45:52 INFO  : 'ps7_init' command is executed.
19:45:52 INFO  : 'ps7_post_config' command is executed.
19:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/pleaseWork.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/pleaseWork.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:52 INFO  : 'con' command is executed.
19:45:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
19:48:30 INFO  : Disconnected from the channel tcfchan#27.
19:49:00 INFO  : Hardware specification for platform project 'sampleHW' is updated.
19:49:09 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:49:09 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:49:57 INFO  : Result from executing command 'getProjects': caerus_can;sampleHW
19:49:57 INFO  : Result from executing command 'getPlatforms': caerus_can|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/caerus_can.xpfm;sampleHW|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/sampleHW.xpfm
19:50:00 INFO  : Checking for BSP changes to sync application flags for project 'sampleDetectSW'...
19:50:02 INFO  : The hardware specfication used by project 'sampleDetectSW' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:50:02 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/pleaseWork.bit' stored in project is removed.
19:50:02 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream' in project 'sampleDetectSW'.
19:50:02 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:50:07 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit' in project 'sampleDetectSW'.
19:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
19:50:49 INFO  : 'jtag frequency' command is executed.
19:50:49 INFO  : Context for 'APU' is selected.
19:50:49 INFO  : System reset is completed.
19:50:52 INFO  : 'after 3000' command is executed.
19:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
19:50:54 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/complete.bit"
19:50:54 INFO  : Context for 'APU' is selected.
19:50:54 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/complete.xsa'.
19:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:54 INFO  : Context for 'APU' is selected.
19:50:54 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl' is done.
19:50:55 INFO  : 'ps7_init' command is executed.
19:50:55 INFO  : 'ps7_post_config' command is executed.
19:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:55 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/bitstream/complete.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleHW/export/sampleHW/hw/complete.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/sampleDetectSW/Debug/sampleDetectSW.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:55 INFO  : 'con' command is executed.
19:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:55 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_sampledetectsw_system_standalone.tcl'
