$date
	Thu Apr 20 10:06:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module instruction_memory_tb $end
$var wire 32 ! INSTRUCTION [31:0] $end
$var reg 32 " PC [31:0] $end
$scope module DUT $end
$var wire 32 # PC [31:0] $end
$var reg 32 $ INSTRUCTION [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
b0 #
b0 "
bx !
$end
#20
b1000000010000000000010011 !
b1000000010000000000010011 $
#100
b100 "
b100 #
#120
b10000000100000000000010011 !
b10000000100000000000010011 $
#200
b1000 "
b1000 #
#220
b11000100010000000000110011 !
b11000100010000000000110011 $
#300
b1100 "
b1100 #
#320
b110000000000100011 !
b110000000000100011 $
#400
