//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Tue Oct  2 12:10:31 EDT 2018
//
//
// Ports:
// Name                         I/O  size props
// RDY_hart0_server_reset_request_put  O     1 reg
// RDY_hart0_server_reset_response_get  O     1 reg
// imem_master_awvalid            O     1
// imem_master_awaddr             O    64 reg
// imem_master_awprot             O     3 reg
// imem_master_wvalid             O     1
// imem_master_wdata              O    64 reg
// imem_master_wstrb              O     8 reg
// imem_master_bready             O     1
// imem_master_arvalid            O     1
// imem_master_araddr             O    64 reg
// imem_master_arprot             O     3 reg
// imem_master_rready             O     1
// dmem_master_awvalid            O     1
// dmem_master_awaddr             O    64 reg
// dmem_master_awprot             O     3 reg
// dmem_master_wvalid             O     1
// dmem_master_wdata              O    64 reg
// dmem_master_wstrb              O     8 reg
// dmem_master_bready             O     1
// dmem_master_arvalid            O     1
// dmem_master_araddr             O    64 reg
// dmem_master_arprot             O     3 reg
// dmem_master_rready             O     1
// near_mem_slave_awready         O     1 const
// near_mem_slave_wready          O     1 const
// near_mem_slave_bvalid          O     1 const
// near_mem_slave_bresp           O     2 const
// near_mem_slave_arready         O     1 const
// near_mem_slave_rvalid          O     1 const
// near_mem_slave_rresp           O     2 const
// near_mem_slave_rdata           O    64 const
// RDY_external_interrupt_req     O     1 reg
// RDY_timer_interrupt_req        O     1 reg
// RDY_software_interrupt_req     O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// imem_master_awready            I     1
// imem_master_wready             I     1
// imem_master_bvalid             I     1
// imem_master_bresp              I     2 reg
// imem_master_arready            I     1
// imem_master_rvalid             I     1
// imem_master_rresp              I     2 reg
// imem_master_rdata              I    64 reg
// dmem_master_awready            I     1
// dmem_master_wready             I     1
// dmem_master_bvalid             I     1
// dmem_master_bresp              I     2 reg
// dmem_master_arready            I     1
// dmem_master_rvalid             I     1
// dmem_master_rresp              I     2 reg
// dmem_master_rdata              I    64 reg
// near_mem_slave_awvalid         I     1 unused
// near_mem_slave_awaddr          I    64 unused
// near_mem_slave_awprot          I     3 unused
// near_mem_slave_wvalid          I     1 unused
// near_mem_slave_wdata           I    64 unused
// near_mem_slave_wstrb           I     8 unused
// near_mem_slave_bready          I     1 unused
// near_mem_slave_arvalid         I     1 unused
// near_mem_slave_araddr          I    64 unused
// near_mem_slave_arprot          I     3 unused
// near_mem_slave_rready          I     1 unused
// external_interrupt_req_set_not_clear  I     1 reg
// timer_interrupt_req_set_not_clear  I     1 reg
// software_interrupt_req_set_not_clear  I     1 reg
// EN_hart0_server_reset_request_put  I     1
// EN_hart0_server_reset_response_get  I     1
// EN_external_interrupt_req      I     1
// EN_timer_interrupt_req         I     1
// EN_software_interrupt_req      I     1
//
// Combinational paths from inputs to outputs:
//   (imem_master_awready, imem_master_wready) -> imem_master_bready
//   (imem_master_awready,
//    imem_master_wready,
//    dmem_master_awready,
//    dmem_master_wready) -> imem_master_rready
//   (imem_master_awready,
//    imem_master_wready,
//    dmem_master_awready,
//    dmem_master_wready) -> dmem_master_rready
//   (dmem_master_awready, dmem_master_wready) -> dmem_master_bready
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCPU(CLK,
	     RST_N,

	     EN_hart0_server_reset_request_put,
	     RDY_hart0_server_reset_request_put,

	     EN_hart0_server_reset_response_get,
	     RDY_hart0_server_reset_response_get,

	     imem_master_awvalid,

	     imem_master_awaddr,

	     imem_master_awprot,

	     imem_master_awready,

	     imem_master_wvalid,

	     imem_master_wdata,

	     imem_master_wstrb,

	     imem_master_wready,

	     imem_master_bvalid,
	     imem_master_bresp,

	     imem_master_bready,

	     imem_master_arvalid,

	     imem_master_araddr,

	     imem_master_arprot,

	     imem_master_arready,

	     imem_master_rvalid,
	     imem_master_rresp,
	     imem_master_rdata,

	     imem_master_rready,

	     dmem_master_awvalid,

	     dmem_master_awaddr,

	     dmem_master_awprot,

	     dmem_master_awready,

	     dmem_master_wvalid,

	     dmem_master_wdata,

	     dmem_master_wstrb,

	     dmem_master_wready,

	     dmem_master_bvalid,
	     dmem_master_bresp,

	     dmem_master_bready,

	     dmem_master_arvalid,

	     dmem_master_araddr,

	     dmem_master_arprot,

	     dmem_master_arready,

	     dmem_master_rvalid,
	     dmem_master_rresp,
	     dmem_master_rdata,

	     dmem_master_rready,

	     near_mem_slave_awvalid,
	     near_mem_slave_awaddr,
	     near_mem_slave_awprot,

	     near_mem_slave_awready,

	     near_mem_slave_wvalid,
	     near_mem_slave_wdata,
	     near_mem_slave_wstrb,

	     near_mem_slave_wready,

	     near_mem_slave_bvalid,

	     near_mem_slave_bresp,

	     near_mem_slave_bready,

	     near_mem_slave_arvalid,
	     near_mem_slave_araddr,
	     near_mem_slave_arprot,

	     near_mem_slave_arready,

	     near_mem_slave_rvalid,

	     near_mem_slave_rresp,

	     near_mem_slave_rdata,

	     near_mem_slave_rready,

	     external_interrupt_req_set_not_clear,
	     EN_external_interrupt_req,
	     RDY_external_interrupt_req,

	     timer_interrupt_req_set_not_clear,
	     EN_timer_interrupt_req,
	     RDY_timer_interrupt_req,

	     software_interrupt_req_set_not_clear,
	     EN_software_interrupt_req,
	     RDY_software_interrupt_req);
  parameter [63 : 0] pc_reset_value = 64'b0;
  input  CLK;
  input  RST_N;

  // action method hart0_server_reset_request_put
  input  EN_hart0_server_reset_request_put;
  output RDY_hart0_server_reset_request_put;

  // action method hart0_server_reset_response_get
  input  EN_hart0_server_reset_response_get;
  output RDY_hart0_server_reset_response_get;

  // value method imem_master_m_awvalid
  output imem_master_awvalid;

  // value method imem_master_m_awaddr
  output [63 : 0] imem_master_awaddr;

  // value method imem_master_m_awprot
  output [2 : 0] imem_master_awprot;

  // value method imem_master_m_awuser

  // action method imem_master_m_awready
  input  imem_master_awready;

  // value method imem_master_m_wvalid
  output imem_master_wvalid;

  // value method imem_master_m_wdata
  output [63 : 0] imem_master_wdata;

  // value method imem_master_m_wstrb
  output [7 : 0] imem_master_wstrb;

  // action method imem_master_m_wready
  input  imem_master_wready;

  // action method imem_master_m_bvalid
  input  imem_master_bvalid;
  input  [1 : 0] imem_master_bresp;

  // value method imem_master_m_bready
  output imem_master_bready;

  // value method imem_master_m_arvalid
  output imem_master_arvalid;

  // value method imem_master_m_araddr
  output [63 : 0] imem_master_araddr;

  // value method imem_master_m_arprot
  output [2 : 0] imem_master_arprot;

  // value method imem_master_m_aruser

  // action method imem_master_m_arready
  input  imem_master_arready;

  // action method imem_master_m_rvalid
  input  imem_master_rvalid;
  input  [1 : 0] imem_master_rresp;
  input  [63 : 0] imem_master_rdata;

  // value method imem_master_m_rready
  output imem_master_rready;

  // value method dmem_master_m_awvalid
  output dmem_master_awvalid;

  // value method dmem_master_m_awaddr
  output [63 : 0] dmem_master_awaddr;

  // value method dmem_master_m_awprot
  output [2 : 0] dmem_master_awprot;

  // value method dmem_master_m_awuser

  // action method dmem_master_m_awready
  input  dmem_master_awready;

  // value method dmem_master_m_wvalid
  output dmem_master_wvalid;

  // value method dmem_master_m_wdata
  output [63 : 0] dmem_master_wdata;

  // value method dmem_master_m_wstrb
  output [7 : 0] dmem_master_wstrb;

  // action method dmem_master_m_wready
  input  dmem_master_wready;

  // action method dmem_master_m_bvalid
  input  dmem_master_bvalid;
  input  [1 : 0] dmem_master_bresp;

  // value method dmem_master_m_bready
  output dmem_master_bready;

  // value method dmem_master_m_arvalid
  output dmem_master_arvalid;

  // value method dmem_master_m_araddr
  output [63 : 0] dmem_master_araddr;

  // value method dmem_master_m_arprot
  output [2 : 0] dmem_master_arprot;

  // value method dmem_master_m_aruser

  // action method dmem_master_m_arready
  input  dmem_master_arready;

  // action method dmem_master_m_rvalid
  input  dmem_master_rvalid;
  input  [1 : 0] dmem_master_rresp;
  input  [63 : 0] dmem_master_rdata;

  // value method dmem_master_m_rready
  output dmem_master_rready;

  // action method near_mem_slave_m_awvalid
  input  near_mem_slave_awvalid;
  input  [63 : 0] near_mem_slave_awaddr;
  input  [2 : 0] near_mem_slave_awprot;

  // value method near_mem_slave_m_awready
  output near_mem_slave_awready;

  // action method near_mem_slave_m_wvalid
  input  near_mem_slave_wvalid;
  input  [63 : 0] near_mem_slave_wdata;
  input  [7 : 0] near_mem_slave_wstrb;

  // value method near_mem_slave_m_wready
  output near_mem_slave_wready;

  // value method near_mem_slave_m_bvalid
  output near_mem_slave_bvalid;

  // value method near_mem_slave_m_bresp
  output [1 : 0] near_mem_slave_bresp;

  // value method near_mem_slave_m_buser

  // action method near_mem_slave_m_bready
  input  near_mem_slave_bready;

  // action method near_mem_slave_m_arvalid
  input  near_mem_slave_arvalid;
  input  [63 : 0] near_mem_slave_araddr;
  input  [2 : 0] near_mem_slave_arprot;

  // value method near_mem_slave_m_arready
  output near_mem_slave_arready;

  // value method near_mem_slave_m_rvalid
  output near_mem_slave_rvalid;

  // value method near_mem_slave_m_rresp
  output [1 : 0] near_mem_slave_rresp;

  // value method near_mem_slave_m_rdata
  output [63 : 0] near_mem_slave_rdata;

  // value method near_mem_slave_m_ruser

  // action method near_mem_slave_m_rready
  input  near_mem_slave_rready;

  // action method external_interrupt_req
  input  external_interrupt_req_set_not_clear;
  input  EN_external_interrupt_req;
  output RDY_external_interrupt_req;

  // action method timer_interrupt_req
  input  timer_interrupt_req_set_not_clear;
  input  EN_timer_interrupt_req;
  output RDY_timer_interrupt_req;

  // action method software_interrupt_req
  input  software_interrupt_req_set_not_clear;
  input  EN_software_interrupt_req;
  output RDY_software_interrupt_req;

  // signals for module outputs
  wire [63 : 0] dmem_master_araddr,
		dmem_master_awaddr,
		dmem_master_wdata,
		imem_master_araddr,
		imem_master_awaddr,
		imem_master_wdata,
		near_mem_slave_rdata;
  wire [7 : 0] dmem_master_wstrb, imem_master_wstrb;
  wire [2 : 0] dmem_master_arprot,
	       dmem_master_awprot,
	       imem_master_arprot,
	       imem_master_awprot;
  wire [1 : 0] near_mem_slave_bresp, near_mem_slave_rresp;
  wire RDY_external_interrupt_req,
       RDY_hart0_server_reset_request_put,
       RDY_hart0_server_reset_response_get,
       RDY_software_interrupt_req,
       RDY_timer_interrupt_req,
       dmem_master_arvalid,
       dmem_master_awvalid,
       dmem_master_bready,
       dmem_master_rready,
       dmem_master_wvalid,
       imem_master_arvalid,
       imem_master_awvalid,
       imem_master_bready,
       imem_master_rready,
       imem_master_wvalid,
       near_mem_slave_arready,
       near_mem_slave_awready,
       near_mem_slave_bvalid,
       near_mem_slave_rvalid,
       near_mem_slave_wready;

  // register cfg_logdelay
  reg [63 : 0] cfg_logdelay;
  wire [63 : 0] cfg_logdelay$D_IN;
  wire cfg_logdelay$EN;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register rg_cur_priv
  reg [1 : 0] rg_cur_priv;
  reg [1 : 0] rg_cur_priv$D_IN;
  wire rg_cur_priv$EN;

  // register rg_epoch
  reg rg_epoch;
  reg rg_epoch$D_IN;
  wire rg_epoch$EN;

  // register rg_halt
  reg rg_halt;
  wire rg_halt$D_IN, rg_halt$EN;

  // register rg_inum
  reg [63 : 0] rg_inum;
  reg [63 : 0] rg_inum$D_IN;
  wire rg_inum$EN;

  // register rg_start_CPI_cycles
  reg [63 : 0] rg_start_CPI_cycles;
  wire [63 : 0] rg_start_CPI_cycles$D_IN;
  wire rg_start_CPI_cycles$EN;

  // register rg_start_CPI_instrs
  reg [63 : 0] rg_start_CPI_instrs;
  wire [63 : 0] rg_start_CPI_instrs$D_IN;
  wire rg_start_CPI_instrs$EN;

  // register rg_state
  reg [3 : 0] rg_state;
  reg [3 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register stage1_rg_full
  reg stage1_rg_full;
  reg stage1_rg_full$D_IN;
  wire stage1_rg_full$EN;

  // register stage1_rg_stage_input
  reg [255 : 0] stage1_rg_stage_input;
  wire [255 : 0] stage1_rg_stage_input$D_IN;
  wire stage1_rg_stage_input$EN;

  // register stage2_rg_full
  reg stage2_rg_full;
  reg stage2_rg_full$D_IN;
  wire stage2_rg_full$EN;

  // register stage2_rg_stage2
  reg [168 : 0] stage2_rg_stage2;
  wire [168 : 0] stage2_rg_stage2$D_IN;
  wire stage2_rg_stage2$EN;

  // register stage3_rg_full
  reg stage3_rg_full;
  reg stage3_rg_full$D_IN;
  wire stage3_rg_full$EN;

  // register stage3_rg_stage3
  reg [103 : 0] stage3_rg_stage3;
  wire [103 : 0] stage3_rg_stage3$D_IN;
  wire stage3_rg_stage3$EN;

  // register stageD_rg_data
  reg [103 : 0] stageD_rg_data;
  wire [103 : 0] stageD_rg_data$D_IN;
  wire stageD_rg_data$EN;

  // register stageD_rg_full
  reg stageD_rg_full;
  reg stageD_rg_full$D_IN;
  wire stageD_rg_full$EN;

  // register stageF_rg_epoch
  reg stageF_rg_epoch;
  reg stageF_rg_epoch$D_IN;
  wire stageF_rg_epoch$EN;

  // register stageF_rg_full
  reg stageF_rg_full;
  reg stageF_rg_full$D_IN;
  wire stageF_rg_full$EN;

  // register stageF_rg_priv
  reg [1 : 0] stageF_rg_priv;
  reg [1 : 0] stageF_rg_priv$D_IN;
  wire stageF_rg_priv$EN;

  // ports of submodule csr_regfile
  reg [31 : 0] csr_regfile$csr_trap_actions_xtval;
  reg [3 : 0] csr_regfile$csr_trap_actions_exc_code;
  reg [1 : 0] csr_regfile$csr_ret_actions_from_priv;
  wire [97 : 0] csr_regfile$csr_trap_actions;
  wire [65 : 0] csr_regfile$csr_ret_actions;
  wire [63 : 0] csr_regfile$read_csr_mcycle, csr_regfile$read_csr_minstret;
  wire [32 : 0] csr_regfile$read_csr;
  wire [31 : 0] csr_regfile$csr_trap_actions_pc,
		csr_regfile$read_mstatus,
		csr_regfile$read_satp,
		csr_regfile$write_csr_word;
  wire [27 : 0] csr_regfile$read_misa;
  wire [11 : 0] csr_regfile$access_permitted_csr_addr,
		csr_regfile$csr_counter_read_fault_csr_addr,
		csr_regfile$mav_read_csr_csr_addr,
		csr_regfile$read_csr_csr_addr,
		csr_regfile$read_csr_port2_csr_addr,
		csr_regfile$write_csr_csr_addr;
  wire [4 : 0] csr_regfile$interrupt_pending;
  wire [1 : 0] csr_regfile$access_permitted_priv,
	       csr_regfile$csr_counter_read_fault_priv,
	       csr_regfile$csr_trap_actions_from_priv,
	       csr_regfile$interrupt_pending_cur_priv;
  wire csr_regfile$EN_csr_minstret_incr,
       csr_regfile$EN_csr_ret_actions,
       csr_regfile$EN_csr_trap_actions,
       csr_regfile$EN_external_interrupt_req,
       csr_regfile$EN_mav_read_csr,
       csr_regfile$EN_server_reset_request_put,
       csr_regfile$EN_server_reset_response_get,
       csr_regfile$EN_software_interrupt_req,
       csr_regfile$EN_timer_interrupt_req,
       csr_regfile$EN_write_csr,
       csr_regfile$RDY_external_interrupt_req,
       csr_regfile$RDY_server_reset_request_put,
       csr_regfile$RDY_server_reset_response_get,
       csr_regfile$RDY_software_interrupt_req,
       csr_regfile$RDY_timer_interrupt_req,
       csr_regfile$access_permitted,
       csr_regfile$access_permitted_read_not_write,
       csr_regfile$csr_trap_actions_interrupt,
       csr_regfile$external_interrupt_req_set_not_clear,
       csr_regfile$software_interrupt_req_set_not_clear,
       csr_regfile$timer_interrupt_req_set_not_clear,
       csr_regfile$wfi_resume;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule gpr_regfile
  wire [31 : 0] gpr_regfile$read_rs1,
		gpr_regfile$read_rs2,
		gpr_regfile$write_rd_rd_val;
  wire [4 : 0] gpr_regfile$read_rs1_port2_rs1,
	       gpr_regfile$read_rs1_rs1,
	       gpr_regfile$read_rs2_rs2,
	       gpr_regfile$write_rd_rd;
  wire gpr_regfile$EN_server_reset_request_put,
       gpr_regfile$EN_server_reset_response_get,
       gpr_regfile$EN_write_rd,
       gpr_regfile$RDY_server_reset_request_put,
       gpr_regfile$RDY_server_reset_response_get;

  // ports of submodule near_mem
  reg [31 : 0] near_mem$imem_req_addr;
  reg [1 : 0] near_mem$imem_req_priv;
  wire [63 : 0] near_mem$dmem_master_araddr,
		near_mem$dmem_master_awaddr,
		near_mem$dmem_master_rdata,
		near_mem$dmem_master_wdata,
		near_mem$dmem_req_store_value,
		near_mem$dmem_word64,
		near_mem$imem_master_araddr,
		near_mem$imem_master_awaddr,
		near_mem$imem_master_rdata,
		near_mem$imem_master_wdata,
		near_mem$near_mem_slave_araddr,
		near_mem$near_mem_slave_awaddr,
		near_mem$near_mem_slave_rdata,
		near_mem$near_mem_slave_wdata;
  wire [31 : 0] near_mem$dmem_req_addr,
		near_mem$dmem_req_satp,
		near_mem$imem_instr,
		near_mem$imem_pc,
		near_mem$imem_req_satp;
  wire [7 : 0] near_mem$dmem_master_wstrb,
	       near_mem$imem_master_wstrb,
	       near_mem$near_mem_slave_wstrb,
	       near_mem$server_fence_request_put;
  wire [3 : 0] near_mem$dmem_exc_code, near_mem$imem_exc_code;
  wire [2 : 0] near_mem$dmem_master_arprot,
	       near_mem$dmem_master_awprot,
	       near_mem$dmem_req_f3,
	       near_mem$imem_master_arprot,
	       near_mem$imem_master_awprot,
	       near_mem$imem_req_f3,
	       near_mem$near_mem_slave_arprot,
	       near_mem$near_mem_slave_awprot;
  wire [1 : 0] near_mem$dmem_master_bresp,
	       near_mem$dmem_master_rresp,
	       near_mem$dmem_req_priv,
	       near_mem$imem_master_bresp,
	       near_mem$imem_master_rresp,
	       near_mem$near_mem_slave_bresp,
	       near_mem$near_mem_slave_rresp;
  wire near_mem$EN_dmem_req,
       near_mem$EN_imem_req,
       near_mem$EN_server_fence_i_request_put,
       near_mem$EN_server_fence_i_response_get,
       near_mem$EN_server_fence_request_put,
       near_mem$EN_server_fence_response_get,
       near_mem$EN_server_reset_request_put,
       near_mem$EN_server_reset_response_get,
       near_mem$EN_sfence_vma,
       near_mem$RDY_server_fence_i_request_put,
       near_mem$RDY_server_fence_i_response_get,
       near_mem$RDY_server_fence_request_put,
       near_mem$RDY_server_fence_response_get,
       near_mem$RDY_server_reset_request_put,
       near_mem$RDY_server_reset_response_get,
       near_mem$dmem_exc,
       near_mem$dmem_master_arready,
       near_mem$dmem_master_arvalid,
       near_mem$dmem_master_awready,
       near_mem$dmem_master_awvalid,
       near_mem$dmem_master_bready,
       near_mem$dmem_master_bvalid,
       near_mem$dmem_master_rready,
       near_mem$dmem_master_rvalid,
       near_mem$dmem_master_wready,
       near_mem$dmem_master_wvalid,
       near_mem$dmem_req_mstatus_MXR,
       near_mem$dmem_req_op,
       near_mem$dmem_req_sstatus_SUM,
       near_mem$dmem_valid,
       near_mem$imem_exc,
       near_mem$imem_master_arready,
       near_mem$imem_master_arvalid,
       near_mem$imem_master_awready,
       near_mem$imem_master_awvalid,
       near_mem$imem_master_bready,
       near_mem$imem_master_bvalid,
       near_mem$imem_master_rready,
       near_mem$imem_master_rvalid,
       near_mem$imem_master_wready,
       near_mem$imem_master_wvalid,
       near_mem$imem_req_mstatus_MXR,
       near_mem$imem_req_sstatus_SUM,
       near_mem$imem_valid,
       near_mem$near_mem_slave_arready,
       near_mem$near_mem_slave_arvalid,
       near_mem$near_mem_slave_awready,
       near_mem$near_mem_slave_awvalid,
       near_mem$near_mem_slave_bready,
       near_mem$near_mem_slave_bvalid,
       near_mem$near_mem_slave_rready,
       near_mem$near_mem_slave_rvalid,
       near_mem$near_mem_slave_wready,
       near_mem$near_mem_slave_wvalid;

  // ports of submodule stage1_f_reset_reqs
  wire stage1_f_reset_reqs$CLR,
       stage1_f_reset_reqs$DEQ,
       stage1_f_reset_reqs$EMPTY_N,
       stage1_f_reset_reqs$ENQ,
       stage1_f_reset_reqs$FULL_N;

  // ports of submodule stage1_f_reset_rsps
  wire stage1_f_reset_rsps$CLR,
       stage1_f_reset_rsps$DEQ,
       stage1_f_reset_rsps$EMPTY_N,
       stage1_f_reset_rsps$ENQ,
       stage1_f_reset_rsps$FULL_N;

  // ports of submodule stage2_f_reset_reqs
  wire stage2_f_reset_reqs$CLR,
       stage2_f_reset_reqs$DEQ,
       stage2_f_reset_reqs$EMPTY_N,
       stage2_f_reset_reqs$ENQ,
       stage2_f_reset_reqs$FULL_N;

  // ports of submodule stage2_f_reset_rsps
  wire stage2_f_reset_rsps$CLR,
       stage2_f_reset_rsps$DEQ,
       stage2_f_reset_rsps$EMPTY_N,
       stage2_f_reset_rsps$ENQ,
       stage2_f_reset_rsps$FULL_N;

  // ports of submodule stage2_mbox
  wire [31 : 0] stage2_mbox$req_v1, stage2_mbox$req_v2, stage2_mbox$word;
  wire [3 : 0] stage2_mbox$set_verbosity_verbosity;
  wire [2 : 0] stage2_mbox$req_f3;
  wire stage2_mbox$EN_req,
       stage2_mbox$EN_req_reset,
       stage2_mbox$EN_rsp_reset,
       stage2_mbox$EN_set_verbosity,
       stage2_mbox$req_is_OP_not_OP_32,
       stage2_mbox$valid;

  // ports of submodule stage3_f_reset_reqs
  wire stage3_f_reset_reqs$CLR,
       stage3_f_reset_reqs$DEQ,
       stage3_f_reset_reqs$EMPTY_N,
       stage3_f_reset_reqs$ENQ,
       stage3_f_reset_reqs$FULL_N;

  // ports of submodule stage3_f_reset_rsps
  wire stage3_f_reset_rsps$CLR,
       stage3_f_reset_rsps$DEQ,
       stage3_f_reset_rsps$EMPTY_N,
       stage3_f_reset_rsps$ENQ,
       stage3_f_reset_rsps$FULL_N;

  // ports of submodule stageD_f_reset_reqs
  wire stageD_f_reset_reqs$CLR,
       stageD_f_reset_reqs$DEQ,
       stageD_f_reset_reqs$EMPTY_N,
       stageD_f_reset_reqs$ENQ,
       stageD_f_reset_reqs$FULL_N;

  // ports of submodule stageD_f_reset_rsps
  wire stageD_f_reset_rsps$CLR,
       stageD_f_reset_rsps$DEQ,
       stageD_f_reset_rsps$EMPTY_N,
       stageD_f_reset_rsps$ENQ,
       stageD_f_reset_rsps$FULL_N;

  // ports of submodule stageF_branch_predictor
  reg [31 : 0] stageF_branch_predictor$predict_req_pc;
  wire [32 : 0] stageF_branch_predictor$predict_req_m_old_pc;
  wire [31 : 0] stageF_branch_predictor$predict_rsp;
  wire stageF_branch_predictor$EN_predict_req,
       stageF_branch_predictor$EN_reset,
       stageF_branch_predictor$RDY_predict_req;

  // ports of submodule stageF_f_reset_reqs
  wire stageF_f_reset_reqs$CLR,
       stageF_f_reset_reqs$DEQ,
       stageF_f_reset_reqs$EMPTY_N,
       stageF_f_reset_reqs$ENQ,
       stageF_f_reset_reqs$FULL_N;

  // ports of submodule stageF_f_reset_rsps
  wire stageF_f_reset_rsps$CLR,
       stageF_f_reset_rsps$DEQ,
       stageF_f_reset_rsps$EMPTY_N,
       stageF_f_reset_rsps$ENQ,
       stageF_f_reset_rsps$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_WFI_resume,
       CAN_FIRE_RL_rl_finish_FENCE,
       CAN_FIRE_RL_rl_finish_FENCE_I,
       CAN_FIRE_RL_rl_finish_SFENCE_VMA,
       CAN_FIRE_RL_rl_pipe,
       CAN_FIRE_RL_rl_reset_complete,
       CAN_FIRE_RL_rl_reset_from_WFI,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_show_pipe,
       CAN_FIRE_RL_rl_stage1_CSRR_S_or_C,
       CAN_FIRE_RL_rl_stage1_CSRR_W,
       CAN_FIRE_RL_rl_stage1_FENCE,
       CAN_FIRE_RL_rl_stage1_FENCE_I,
       CAN_FIRE_RL_rl_stage1_SFENCE_VMA,
       CAN_FIRE_RL_rl_stage1_WFI,
       CAN_FIRE_RL_rl_stage1_interrupt,
       CAN_FIRE_RL_rl_stage1_restart_after_csrrx,
       CAN_FIRE_RL_rl_stage1_trap,
       CAN_FIRE_RL_rl_stage1_xRET,
       CAN_FIRE_RL_rl_stage2_nonpipe,
       CAN_FIRE_RL_stage1_rl_reset,
       CAN_FIRE_RL_stage2_rl_reset,
       CAN_FIRE_RL_stage3_rl_reset,
       CAN_FIRE_RL_stageD_rl_reset,
       CAN_FIRE_RL_stageF_rl_reset,
       CAN_FIRE_dmem_master_m_arready,
       CAN_FIRE_dmem_master_m_awready,
       CAN_FIRE_dmem_master_m_bvalid,
       CAN_FIRE_dmem_master_m_rvalid,
       CAN_FIRE_dmem_master_m_wready,
       CAN_FIRE_external_interrupt_req,
       CAN_FIRE_hart0_server_reset_request_put,
       CAN_FIRE_hart0_server_reset_response_get,
       CAN_FIRE_imem_master_m_arready,
       CAN_FIRE_imem_master_m_awready,
       CAN_FIRE_imem_master_m_bvalid,
       CAN_FIRE_imem_master_m_rvalid,
       CAN_FIRE_imem_master_m_wready,
       CAN_FIRE_near_mem_slave_m_arvalid,
       CAN_FIRE_near_mem_slave_m_awvalid,
       CAN_FIRE_near_mem_slave_m_bready,
       CAN_FIRE_near_mem_slave_m_rready,
       CAN_FIRE_near_mem_slave_m_wvalid,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       WILL_FIRE_RL_rl_WFI_resume,
       WILL_FIRE_RL_rl_finish_FENCE,
       WILL_FIRE_RL_rl_finish_FENCE_I,
       WILL_FIRE_RL_rl_finish_SFENCE_VMA,
       WILL_FIRE_RL_rl_pipe,
       WILL_FIRE_RL_rl_reset_complete,
       WILL_FIRE_RL_rl_reset_from_WFI,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_show_pipe,
       WILL_FIRE_RL_rl_stage1_CSRR_S_or_C,
       WILL_FIRE_RL_rl_stage1_CSRR_W,
       WILL_FIRE_RL_rl_stage1_FENCE,
       WILL_FIRE_RL_rl_stage1_FENCE_I,
       WILL_FIRE_RL_rl_stage1_SFENCE_VMA,
       WILL_FIRE_RL_rl_stage1_WFI,
       WILL_FIRE_RL_rl_stage1_interrupt,
       WILL_FIRE_RL_rl_stage1_restart_after_csrrx,
       WILL_FIRE_RL_rl_stage1_trap,
       WILL_FIRE_RL_rl_stage1_xRET,
       WILL_FIRE_RL_rl_stage2_nonpipe,
       WILL_FIRE_RL_stage1_rl_reset,
       WILL_FIRE_RL_stage2_rl_reset,
       WILL_FIRE_RL_stage3_rl_reset,
       WILL_FIRE_RL_stageD_rl_reset,
       WILL_FIRE_RL_stageF_rl_reset,
       WILL_FIRE_dmem_master_m_arready,
       WILL_FIRE_dmem_master_m_awready,
       WILL_FIRE_dmem_master_m_bvalid,
       WILL_FIRE_dmem_master_m_rvalid,
       WILL_FIRE_dmem_master_m_wready,
       WILL_FIRE_external_interrupt_req,
       WILL_FIRE_hart0_server_reset_request_put,
       WILL_FIRE_hart0_server_reset_response_get,
       WILL_FIRE_imem_master_m_arready,
       WILL_FIRE_imem_master_m_awready,
       WILL_FIRE_imem_master_m_bvalid,
       WILL_FIRE_imem_master_m_rvalid,
       WILL_FIRE_imem_master_m_wready,
       WILL_FIRE_near_mem_slave_m_arvalid,
       WILL_FIRE_near_mem_slave_m_awvalid,
       WILL_FIRE_near_mem_slave_m_bready,
       WILL_FIRE_near_mem_slave_m_rready,
       WILL_FIRE_near_mem_slave_m_wvalid,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req;

  // inputs to muxes for submodule ports
  reg [31 : 0] MUX_csr_regfile$write_csr_2__VAL_2;
  wire [63 : 0] MUX_rg_inum$write_1__VAL_1;
  wire [32 : 0] MUX_stageF_branch_predictor$predict_req_2__VAL_1;
  wire [3 : 0] MUX_rg_state$write_1__VAL_1;
  wire MUX_csr_regfile$write_csr_1__SEL_1,
       MUX_csr_regfile$write_csr_1__SEL_2,
       MUX_near_mem$imem_req_1__SEL_1,
       MUX_near_mem$imem_req_1__SEL_2,
       MUX_near_mem$imem_req_1__SEL_4,
       MUX_rg_cur_priv$write_1__SEL_1,
       MUX_rg_epoch$write_1__SEL_1,
       MUX_rg_epoch$write_1__SEL_2,
       MUX_rg_inum$write_1__SEL_1,
       MUX_rg_inum$write_1__SEL_4,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_5,
       MUX_rg_state$write_1__SEL_6,
       MUX_rg_state$write_1__SEL_7,
       MUX_rg_state$write_1__SEL_8,
       MUX_rg_state$write_1__SEL_9,
       MUX_stage1_rg_full$write_1__VAL_11,
       MUX_stage2_rg_full$write_1__VAL_3,
       MUX_stageD_rg_full$write_1__VAL_11,
       MUX_stageF_rg_priv$write_1__SEL_2;

  // remaining internal signals
  reg [31 : 0] CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q17,
	       IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d621,
	       _theResult_____1_fst__h6600,
	       rs1_val__h13632,
	       x_out_bypass_rd_val__h5209,
	       x_out_data_to_stage2_addr__h5495,
	       x_out_data_to_stage2_val1__h5496,
	       x_out_data_to_stage3_rd_val__h4871;
  reg [4 : 0] x_out_bypass_rd__h5208, x_out_data_to_stage3_rd__h4870;
  reg [3 : 0] CASE_rg_cur_priv_0b0_8_0b1_9_11__q1,
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q13,
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q14,
	      CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q2,
	      IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435,
	      IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d440,
	      IF_stage1_rg_stage_input_73_BITS_87_TO_76_20_E_ETC___d422,
	      alu_outputs_exc_code__h6051;
  reg [1 : 0] CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15,
	      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q16,
	      CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q4,
	      CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q7;
  reg CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q11,
      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12,
      CASE_stage2_rg_stage2_BITS_102_TO_101_1_NOT_ne_ETC__q5,
      CASE_stage2_rg_stage2_BITS_102_TO_101_1_near_m_ETC__q6,
      IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249,
      IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313,
      IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d326,
      IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d375,
      TASK_testplusargs___d918,
      TASK_testplusargs___d919;
  wire [127 : 0] csr_regfile_read_csr_mcycle__3_MINUS_rg_start__ETC___d1212;
  wire [63 : 0] _theResult____h18925,
		cpi__h18927,
		cpifrac__h18928,
		delta_CPI_cycles__h18923,
		delta_CPI_instrs___1__h18960,
		delta_CPI_instrs__h18924,
		x__h18926;
  wire [31 : 0] IF_csr_regfile_read_csr_IF_stage1_rg_full_72_T_ETC___d1152,
		IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d622,
		SEXT_stage1_rg_stage_input_73_BITS_87_TO_76_20___d321,
		_theResult_____1_fst__h6593,
		_theResult_____1_fst__h6628,
		_theResult___snd__h7310,
		alu_outputs___1_addr__h5609,
		alu_outputs___1_addr__h5626,
		alu_outputs___1_addr__h5647,
		alu_outputs___1_addr__h5810,
		alu_outputs___1_val1__h5716,
		alu_outputs___1_val1__h5751,
		alu_outputs___1_val1__h6036,
		branch_target__h5593,
		data_to_stage2_addr__h5484,
		eaddr__h5784,
		next_pc__h11932,
		next_pc__h5431,
		output_stage2___1_bypass_rd_val__h5197,
		rd_val___1__h6581,
		rd_val___1__h6589,
		rd_val___1__h6596,
		rd_val___1__h6603,
		rd_val___1__h6610,
		rd_val___1__h6617,
		rd_val__h5340,
		rd_val__h5408,
		rd_val__h5757,
		rd_val__h5770,
		rd_val__h7207,
		rd_val__h7258,
		rd_val__h7280,
		rs1_val__h13108,
		rs1_val_bypassed__h2564,
		rs2_val_bypassed__h2570,
		stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317,
		stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d562,
		stage1_rg_stage_input_BITS_215_TO_184__q18,
		trap_info_badaddr__h6998,
		val__h5342,
		val__h5410,
		value__h7045,
		x_out_data_to_stage2_val2__h5497,
		x_out_next_pc__h5447,
		y__h13920;
  wire [20 : 0] decoded_instr_imm21_UJ__h10841,
		stage1_rg_stage_input_BITS_30_TO_10__q9;
  wire [12 : 0] decoded_instr_imm13_SB__h10839,
		stage1_rg_stage_input_BITS_63_TO_51__q3;
  wire [11 : 0] decoded_instr_imm12_S__h10838,
		stage1_rg_stage_input_BITS_75_TO_64__q8,
		stage1_rg_stage_input_BITS_87_TO_76__q10;
  wire [9 : 0] decoded_instr_funct10__h10836;
  wire [4 : 0] data_to_stage2_rd__h5483,
	       shamt__h5703,
	       x_out_data_to_stage2_rd__h5494;
  wire [3 : 0] IF_NOT_stage1_rg_stage_input_73_BITS_112_TO_11_ETC___d388,
	       IF_rg_cur_priv_5_EQ_0b11_01_OR_rg_cur_priv_5_E_ETC___d420,
	       IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443,
	       alu_outputs___1_exc_code__h6032,
	       cur_verbosity__h1322,
	       x_out_trap_info_exc_code__h7003;
  wire [1 : 0] IF_near_mem_dmem_valid__0_THEN_IF_near_mem_dme_ETC___d93,
	       IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528,
	       IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159,
	       IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99,
	       IF_stage2_rg_stage2_1_BITS_100_TO_96_29_EQ_0_5_ETC___d155,
	       IF_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_3_6_ETC___d96;
  wire IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1075,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1078,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1081,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1083,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1089,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1092,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d964,
       IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d968,
       IF_NOT_stage1_rg_full_72_82_OR_NOT_stage1_rg_s_ETC___d1209,
       IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d238,
       IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d240,
       IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d242,
       IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d301,
       IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d366,
       IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177,
       IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179,
       IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378,
       IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d980,
       NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22,
       NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329,
       NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d957,
       NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960,
       NOT_stage1_rg_full_72_82_OR_stage1_rg_stage_in_ETC___d983,
       NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d278,
       NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d307,
       NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333,
       NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d516,
       NOT_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0__ETC___d114,
       csr_regfile_RDY_server_reset_request_put__02_A_ETC___d914,
       epoch__h11930,
       gpr_regfile_RDY_server_reset_response_get__24__ETC___d942,
       near_mem_imem_valid__01_AND_near_mem_imem_exc__ETC___d898,
       rg_cur_priv_5_EQ_0b11_01_OR_rg_cur_priv_5_EQ_0_ETC___d418,
       rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121,
       rg_state_3_EQ_2_69_AND_NOT_stage3_rg_full_1_2__ETC___d1111,
       rg_state_3_EQ_2_69_AND_stage3_rg_full_1_OR_NOT_ETC___d979,
       rg_state_3_EQ_3_203_OR_rg_state_3_EQ_2_69_AND__ETC___d1207,
       stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1079,
       stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1226,
       stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381,
       stage1_rg_stage_input_73_BITS_112_TO_110_03_EQ_ETC___d350,
       stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195,
       stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d656,
       stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175,
       stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0_3_OR_ETC___d123,
       stage3_rg_full_1_OR_NOT_IF_stage2_rg_full_0_TH_ETC___d977,
       stageF_branch_predictor_RDY_predict_req__27_AN_ETC___d939,
       v__h8954;

  // action method hart0_server_reset_request_put
  assign RDY_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_reset_request_put =
	     EN_hart0_server_reset_request_put ;

  // action method hart0_server_reset_response_get
  assign RDY_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_reset_response_get =
	     EN_hart0_server_reset_response_get ;

  // value method imem_master_m_awvalid
  assign imem_master_awvalid = near_mem$imem_master_awvalid ;

  // value method imem_master_m_awaddr
  assign imem_master_awaddr = near_mem$imem_master_awaddr ;

  // value method imem_master_m_awprot
  assign imem_master_awprot = near_mem$imem_master_awprot ;

  // action method imem_master_m_awready
  assign CAN_FIRE_imem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_awready = 1'd1 ;

  // value method imem_master_m_wvalid
  assign imem_master_wvalid = near_mem$imem_master_wvalid ;

  // value method imem_master_m_wdata
  assign imem_master_wdata = near_mem$imem_master_wdata ;

  // value method imem_master_m_wstrb
  assign imem_master_wstrb = near_mem$imem_master_wstrb ;

  // action method imem_master_m_wready
  assign CAN_FIRE_imem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_wready = 1'd1 ;

  // action method imem_master_m_bvalid
  assign CAN_FIRE_imem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_bvalid = 1'd1 ;

  // value method imem_master_m_bready
  assign imem_master_bready = near_mem$imem_master_bready ;

  // value method imem_master_m_arvalid
  assign imem_master_arvalid = near_mem$imem_master_arvalid ;

  // value method imem_master_m_araddr
  assign imem_master_araddr = near_mem$imem_master_araddr ;

  // value method imem_master_m_arprot
  assign imem_master_arprot = near_mem$imem_master_arprot ;

  // action method imem_master_m_arready
  assign CAN_FIRE_imem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_arready = 1'd1 ;

  // action method imem_master_m_rvalid
  assign CAN_FIRE_imem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_rvalid = 1'd1 ;

  // value method imem_master_m_rready
  assign imem_master_rready = near_mem$imem_master_rready ;

  // value method dmem_master_m_awvalid
  assign dmem_master_awvalid = near_mem$dmem_master_awvalid ;

  // value method dmem_master_m_awaddr
  assign dmem_master_awaddr = near_mem$dmem_master_awaddr ;

  // value method dmem_master_m_awprot
  assign dmem_master_awprot = near_mem$dmem_master_awprot ;

  // action method dmem_master_m_awready
  assign CAN_FIRE_dmem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_awready = 1'd1 ;

  // value method dmem_master_m_wvalid
  assign dmem_master_wvalid = near_mem$dmem_master_wvalid ;

  // value method dmem_master_m_wdata
  assign dmem_master_wdata = near_mem$dmem_master_wdata ;

  // value method dmem_master_m_wstrb
  assign dmem_master_wstrb = near_mem$dmem_master_wstrb ;

  // action method dmem_master_m_wready
  assign CAN_FIRE_dmem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_wready = 1'd1 ;

  // action method dmem_master_m_bvalid
  assign CAN_FIRE_dmem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_bvalid = 1'd1 ;

  // value method dmem_master_m_bready
  assign dmem_master_bready = near_mem$dmem_master_bready ;

  // value method dmem_master_m_arvalid
  assign dmem_master_arvalid = near_mem$dmem_master_arvalid ;

  // value method dmem_master_m_araddr
  assign dmem_master_araddr = near_mem$dmem_master_araddr ;

  // value method dmem_master_m_arprot
  assign dmem_master_arprot = near_mem$dmem_master_arprot ;

  // action method dmem_master_m_arready
  assign CAN_FIRE_dmem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_arready = 1'd1 ;

  // action method dmem_master_m_rvalid
  assign CAN_FIRE_dmem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_rvalid = 1'd1 ;

  // value method dmem_master_m_rready
  assign dmem_master_rready = near_mem$dmem_master_rready ;

  // action method near_mem_slave_m_awvalid
  assign CAN_FIRE_near_mem_slave_m_awvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_awvalid = 1'd1 ;

  // value method near_mem_slave_m_awready
  assign near_mem_slave_awready = near_mem$near_mem_slave_awready ;

  // action method near_mem_slave_m_wvalid
  assign CAN_FIRE_near_mem_slave_m_wvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_wvalid = 1'd1 ;

  // value method near_mem_slave_m_wready
  assign near_mem_slave_wready = near_mem$near_mem_slave_wready ;

  // value method near_mem_slave_m_bvalid
  assign near_mem_slave_bvalid = near_mem$near_mem_slave_bvalid ;

  // value method near_mem_slave_m_bresp
  assign near_mem_slave_bresp = near_mem$near_mem_slave_bresp ;

  // action method near_mem_slave_m_bready
  assign CAN_FIRE_near_mem_slave_m_bready = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_bready = 1'd1 ;

  // action method near_mem_slave_m_arvalid
  assign CAN_FIRE_near_mem_slave_m_arvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_arvalid = 1'd1 ;

  // value method near_mem_slave_m_arready
  assign near_mem_slave_arready = near_mem$near_mem_slave_arready ;

  // value method near_mem_slave_m_rvalid
  assign near_mem_slave_rvalid = near_mem$near_mem_slave_rvalid ;

  // value method near_mem_slave_m_rresp
  assign near_mem_slave_rresp = near_mem$near_mem_slave_rresp ;

  // value method near_mem_slave_m_rdata
  assign near_mem_slave_rdata = near_mem$near_mem_slave_rdata ;

  // action method near_mem_slave_m_rready
  assign CAN_FIRE_near_mem_slave_m_rready = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_rready = 1'd1 ;

  // action method external_interrupt_req
  assign RDY_external_interrupt_req = csr_regfile$RDY_external_interrupt_req ;
  assign CAN_FIRE_external_interrupt_req =
	     csr_regfile$RDY_external_interrupt_req ;
  assign WILL_FIRE_external_interrupt_req = EN_external_interrupt_req ;

  // action method timer_interrupt_req
  assign RDY_timer_interrupt_req = csr_regfile$RDY_timer_interrupt_req ;
  assign CAN_FIRE_timer_interrupt_req = csr_regfile$RDY_timer_interrupt_req ;
  assign WILL_FIRE_timer_interrupt_req = EN_timer_interrupt_req ;

  // action method software_interrupt_req
  assign RDY_software_interrupt_req = csr_regfile$RDY_software_interrupt_req ;
  assign CAN_FIRE_software_interrupt_req =
	     csr_regfile$RDY_software_interrupt_req ;
  assign WILL_FIRE_software_interrupt_req = EN_software_interrupt_req ;

  // submodule csr_regfile
  mkCSR_RegFile csr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .access_permitted_csr_addr(csr_regfile$access_permitted_csr_addr),
			    .access_permitted_priv(csr_regfile$access_permitted_priv),
			    .access_permitted_read_not_write(csr_regfile$access_permitted_read_not_write),
			    .csr_counter_read_fault_csr_addr(csr_regfile$csr_counter_read_fault_csr_addr),
			    .csr_counter_read_fault_priv(csr_regfile$csr_counter_read_fault_priv),
			    .csr_ret_actions_from_priv(csr_regfile$csr_ret_actions_from_priv),
			    .csr_trap_actions_exc_code(csr_regfile$csr_trap_actions_exc_code),
			    .csr_trap_actions_from_priv(csr_regfile$csr_trap_actions_from_priv),
			    .csr_trap_actions_interrupt(csr_regfile$csr_trap_actions_interrupt),
			    .csr_trap_actions_pc(csr_regfile$csr_trap_actions_pc),
			    .csr_trap_actions_xtval(csr_regfile$csr_trap_actions_xtval),
			    .external_interrupt_req_set_not_clear(csr_regfile$external_interrupt_req_set_not_clear),
			    .interrupt_pending_cur_priv(csr_regfile$interrupt_pending_cur_priv),
			    .mav_read_csr_csr_addr(csr_regfile$mav_read_csr_csr_addr),
			    .read_csr_csr_addr(csr_regfile$read_csr_csr_addr),
			    .read_csr_port2_csr_addr(csr_regfile$read_csr_port2_csr_addr),
			    .software_interrupt_req_set_not_clear(csr_regfile$software_interrupt_req_set_not_clear),
			    .timer_interrupt_req_set_not_clear(csr_regfile$timer_interrupt_req_set_not_clear),
			    .write_csr_csr_addr(csr_regfile$write_csr_csr_addr),
			    .write_csr_word(csr_regfile$write_csr_word),
			    .EN_server_reset_request_put(csr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(csr_regfile$EN_server_reset_response_get),
			    .EN_mav_read_csr(csr_regfile$EN_mav_read_csr),
			    .EN_write_csr(csr_regfile$EN_write_csr),
			    .EN_csr_trap_actions(csr_regfile$EN_csr_trap_actions),
			    .EN_csr_ret_actions(csr_regfile$EN_csr_ret_actions),
			    .EN_csr_minstret_incr(csr_regfile$EN_csr_minstret_incr),
			    .EN_external_interrupt_req(csr_regfile$EN_external_interrupt_req),
			    .EN_timer_interrupt_req(csr_regfile$EN_timer_interrupt_req),
			    .EN_software_interrupt_req(csr_regfile$EN_software_interrupt_req),
			    .RDY_server_reset_request_put(csr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(csr_regfile$RDY_server_reset_response_get),
			    .read_csr(csr_regfile$read_csr),
			    .read_csr_port2(),
			    .mav_read_csr(),
			    .read_misa(csr_regfile$read_misa),
			    .read_mstatus(csr_regfile$read_mstatus),
			    .read_ustatus(),
			    .read_satp(csr_regfile$read_satp),
			    .csr_trap_actions(csr_regfile$csr_trap_actions),
			    .RDY_csr_trap_actions(),
			    .csr_ret_actions(csr_regfile$csr_ret_actions),
			    .RDY_csr_ret_actions(),
			    .read_csr_minstret(csr_regfile$read_csr_minstret),
			    .read_csr_mcycle(csr_regfile$read_csr_mcycle),
			    .read_csr_mtime(),
			    .access_permitted(csr_regfile$access_permitted),
			    .csr_counter_read_fault(),
			    .read_csr_mip(),
			    .RDY_external_interrupt_req(csr_regfile$RDY_external_interrupt_req),
			    .RDY_timer_interrupt_req(csr_regfile$RDY_timer_interrupt_req),
			    .RDY_software_interrupt_req(csr_regfile$RDY_software_interrupt_req),
			    .interrupt_pending(csr_regfile$interrupt_pending),
			    .wfi_resume(csr_regfile$wfi_resume));

  // submodule f_reset_reqs
  FIFO20 #(.guarded(32'd1)) f_reset_reqs(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_reqs$ENQ),
					 .DEQ(f_reset_reqs$DEQ),
					 .CLR(f_reset_reqs$CLR),
					 .FULL_N(f_reset_reqs$FULL_N),
					 .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO20 #(.guarded(32'd1)) f_reset_rsps(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_rsps$ENQ),
					 .DEQ(f_reset_rsps$DEQ),
					 .CLR(f_reset_rsps$CLR),
					 .FULL_N(f_reset_rsps$FULL_N),
					 .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule gpr_regfile
  mkGPR_RegFile gpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(gpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(gpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(gpr_regfile$read_rs2_rs2),
			    .write_rd_rd(gpr_regfile$write_rd_rd),
			    .write_rd_rd_val(gpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(gpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(gpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(gpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(gpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(gpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(gpr_regfile$read_rs1),
			    .read_rs1_port2(),
			    .read_rs2(gpr_regfile$read_rs2));

  // submodule near_mem
  mkNear_Mem near_mem(.CLK(CLK),
		      .RST_N(RST_N),
		      .dmem_master_arready(near_mem$dmem_master_arready),
		      .dmem_master_awready(near_mem$dmem_master_awready),
		      .dmem_master_bresp(near_mem$dmem_master_bresp),
		      .dmem_master_bvalid(near_mem$dmem_master_bvalid),
		      .dmem_master_rdata(near_mem$dmem_master_rdata),
		      .dmem_master_rresp(near_mem$dmem_master_rresp),
		      .dmem_master_rvalid(near_mem$dmem_master_rvalid),
		      .dmem_master_wready(near_mem$dmem_master_wready),
		      .dmem_req_addr(near_mem$dmem_req_addr),
		      .dmem_req_f3(near_mem$dmem_req_f3),
		      .dmem_req_mstatus_MXR(near_mem$dmem_req_mstatus_MXR),
		      .dmem_req_op(near_mem$dmem_req_op),
		      .dmem_req_priv(near_mem$dmem_req_priv),
		      .dmem_req_satp(near_mem$dmem_req_satp),
		      .dmem_req_sstatus_SUM(near_mem$dmem_req_sstatus_SUM),
		      .dmem_req_store_value(near_mem$dmem_req_store_value),
		      .imem_master_arready(near_mem$imem_master_arready),
		      .imem_master_awready(near_mem$imem_master_awready),
		      .imem_master_bresp(near_mem$imem_master_bresp),
		      .imem_master_bvalid(near_mem$imem_master_bvalid),
		      .imem_master_rdata(near_mem$imem_master_rdata),
		      .imem_master_rresp(near_mem$imem_master_rresp),
		      .imem_master_rvalid(near_mem$imem_master_rvalid),
		      .imem_master_wready(near_mem$imem_master_wready),
		      .imem_req_addr(near_mem$imem_req_addr),
		      .imem_req_f3(near_mem$imem_req_f3),
		      .imem_req_mstatus_MXR(near_mem$imem_req_mstatus_MXR),
		      .imem_req_priv(near_mem$imem_req_priv),
		      .imem_req_satp(near_mem$imem_req_satp),
		      .imem_req_sstatus_SUM(near_mem$imem_req_sstatus_SUM),
		      .near_mem_slave_araddr(near_mem$near_mem_slave_araddr),
		      .near_mem_slave_arprot(near_mem$near_mem_slave_arprot),
		      .near_mem_slave_arvalid(near_mem$near_mem_slave_arvalid),
		      .near_mem_slave_awaddr(near_mem$near_mem_slave_awaddr),
		      .near_mem_slave_awprot(near_mem$near_mem_slave_awprot),
		      .near_mem_slave_awvalid(near_mem$near_mem_slave_awvalid),
		      .near_mem_slave_bready(near_mem$near_mem_slave_bready),
		      .near_mem_slave_rready(near_mem$near_mem_slave_rready),
		      .near_mem_slave_wdata(near_mem$near_mem_slave_wdata),
		      .near_mem_slave_wstrb(near_mem$near_mem_slave_wstrb),
		      .near_mem_slave_wvalid(near_mem$near_mem_slave_wvalid),
		      .server_fence_request_put(near_mem$server_fence_request_put),
		      .EN_server_reset_request_put(near_mem$EN_server_reset_request_put),
		      .EN_server_reset_response_get(near_mem$EN_server_reset_response_get),
		      .EN_imem_req(near_mem$EN_imem_req),
		      .EN_dmem_req(near_mem$EN_dmem_req),
		      .EN_server_fence_i_request_put(near_mem$EN_server_fence_i_request_put),
		      .EN_server_fence_i_response_get(near_mem$EN_server_fence_i_response_get),
		      .EN_server_fence_request_put(near_mem$EN_server_fence_request_put),
		      .EN_server_fence_response_get(near_mem$EN_server_fence_response_get),
		      .EN_sfence_vma(near_mem$EN_sfence_vma),
		      .RDY_server_reset_request_put(near_mem$RDY_server_reset_request_put),
		      .RDY_server_reset_response_get(near_mem$RDY_server_reset_response_get),
		      .imem_valid(near_mem$imem_valid),
		      .imem_pc(near_mem$imem_pc),
		      .imem_instr(near_mem$imem_instr),
		      .imem_exc(near_mem$imem_exc),
		      .imem_exc_code(near_mem$imem_exc_code),
		      .imem_master_awvalid(near_mem$imem_master_awvalid),
		      .imem_master_awaddr(near_mem$imem_master_awaddr),
		      .imem_master_awprot(near_mem$imem_master_awprot),
		      .imem_master_wvalid(near_mem$imem_master_wvalid),
		      .imem_master_wdata(near_mem$imem_master_wdata),
		      .imem_master_wstrb(near_mem$imem_master_wstrb),
		      .imem_master_bready(near_mem$imem_master_bready),
		      .imem_master_arvalid(near_mem$imem_master_arvalid),
		      .imem_master_araddr(near_mem$imem_master_araddr),
		      .imem_master_arprot(near_mem$imem_master_arprot),
		      .imem_master_rready(near_mem$imem_master_rready),
		      .dmem_valid(near_mem$dmem_valid),
		      .dmem_word64(near_mem$dmem_word64),
		      .dmem_st_amo_val(),
		      .dmem_exc(near_mem$dmem_exc),
		      .dmem_exc_code(near_mem$dmem_exc_code),
		      .dmem_master_awvalid(near_mem$dmem_master_awvalid),
		      .dmem_master_awaddr(near_mem$dmem_master_awaddr),
		      .dmem_master_awprot(near_mem$dmem_master_awprot),
		      .dmem_master_wvalid(near_mem$dmem_master_wvalid),
		      .dmem_master_wdata(near_mem$dmem_master_wdata),
		      .dmem_master_wstrb(near_mem$dmem_master_wstrb),
		      .dmem_master_bready(near_mem$dmem_master_bready),
		      .dmem_master_arvalid(near_mem$dmem_master_arvalid),
		      .dmem_master_araddr(near_mem$dmem_master_araddr),
		      .dmem_master_arprot(near_mem$dmem_master_arprot),
		      .dmem_master_rready(near_mem$dmem_master_rready),
		      .RDY_server_fence_i_request_put(near_mem$RDY_server_fence_i_request_put),
		      .RDY_server_fence_i_response_get(near_mem$RDY_server_fence_i_response_get),
		      .RDY_server_fence_request_put(near_mem$RDY_server_fence_request_put),
		      .RDY_server_fence_response_get(near_mem$RDY_server_fence_response_get),
		      .RDY_sfence_vma(),
		      .near_mem_slave_awready(near_mem$near_mem_slave_awready),
		      .near_mem_slave_wready(near_mem$near_mem_slave_wready),
		      .near_mem_slave_bvalid(near_mem$near_mem_slave_bvalid),
		      .near_mem_slave_bresp(near_mem$near_mem_slave_bresp),
		      .near_mem_slave_arready(near_mem$near_mem_slave_arready),
		      .near_mem_slave_rvalid(near_mem$near_mem_slave_rvalid),
		      .near_mem_slave_rresp(near_mem$near_mem_slave_rresp),
		      .near_mem_slave_rdata(near_mem$near_mem_slave_rdata));

  // submodule stage1_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_reqs$ENQ),
						.DEQ(stage1_f_reset_reqs$DEQ),
						.CLR(stage1_f_reset_reqs$CLR),
						.FULL_N(stage1_f_reset_reqs$FULL_N),
						.EMPTY_N(stage1_f_reset_reqs$EMPTY_N));

  // submodule stage1_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_rsps$ENQ),
						.DEQ(stage1_f_reset_rsps$DEQ),
						.CLR(stage1_f_reset_rsps$CLR),
						.FULL_N(stage1_f_reset_rsps$FULL_N),
						.EMPTY_N(stage1_f_reset_rsps$EMPTY_N));

  // submodule stage2_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_reqs$ENQ),
						.DEQ(stage2_f_reset_reqs$DEQ),
						.CLR(stage2_f_reset_reqs$CLR),
						.FULL_N(stage2_f_reset_reqs$FULL_N),
						.EMPTY_N(stage2_f_reset_reqs$EMPTY_N));

  // submodule stage2_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_rsps$ENQ),
						.DEQ(stage2_f_reset_rsps$DEQ),
						.CLR(stage2_f_reset_rsps$CLR),
						.FULL_N(stage2_f_reset_rsps$FULL_N),
						.EMPTY_N(stage2_f_reset_rsps$EMPTY_N));

  // submodule stage2_mbox
  mkRISCV_MBox stage2_mbox(.CLK(CLK),
			   .RST_N(RST_N),
			   .req_f3(stage2_mbox$req_f3),
			   .req_is_OP_not_OP_32(stage2_mbox$req_is_OP_not_OP_32),
			   .req_v1(stage2_mbox$req_v1),
			   .req_v2(stage2_mbox$req_v2),
			   .set_verbosity_verbosity(stage2_mbox$set_verbosity_verbosity),
			   .EN_set_verbosity(stage2_mbox$EN_set_verbosity),
			   .EN_req_reset(stage2_mbox$EN_req_reset),
			   .EN_rsp_reset(stage2_mbox$EN_rsp_reset),
			   .EN_req(stage2_mbox$EN_req),
			   .RDY_set_verbosity(),
			   .RDY_req_reset(),
			   .RDY_rsp_reset(),
			   .valid(stage2_mbox$valid),
			   .word(stage2_mbox$word));

  // submodule stage3_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_reqs$ENQ),
						.DEQ(stage3_f_reset_reqs$DEQ),
						.CLR(stage3_f_reset_reqs$CLR),
						.FULL_N(stage3_f_reset_reqs$FULL_N),
						.EMPTY_N(stage3_f_reset_reqs$EMPTY_N));

  // submodule stage3_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_rsps$ENQ),
						.DEQ(stage3_f_reset_rsps$DEQ),
						.CLR(stage3_f_reset_rsps$CLR),
						.FULL_N(stage3_f_reset_rsps$FULL_N),
						.EMPTY_N(stage3_f_reset_rsps$EMPTY_N));

  // submodule stageD_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stageD_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageD_f_reset_reqs$ENQ),
						.DEQ(stageD_f_reset_reqs$DEQ),
						.CLR(stageD_f_reset_reqs$CLR),
						.FULL_N(stageD_f_reset_reqs$FULL_N),
						.EMPTY_N(stageD_f_reset_reqs$EMPTY_N));

  // submodule stageD_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stageD_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageD_f_reset_rsps$ENQ),
						.DEQ(stageD_f_reset_rsps$DEQ),
						.CLR(stageD_f_reset_rsps$CLR),
						.FULL_N(stageD_f_reset_rsps$FULL_N),
						.EMPTY_N(stageD_f_reset_rsps$EMPTY_N));

  // submodule stageF_branch_predictor
  mkBranch_Predictor stageF_branch_predictor(.CLK(CLK),
					     .RST_N(RST_N),
					     .predict_req_m_old_pc(stageF_branch_predictor$predict_req_m_old_pc),
					     .predict_req_pc(stageF_branch_predictor$predict_req_pc),
					     .EN_reset(stageF_branch_predictor$EN_reset),
					     .EN_predict_req(stageF_branch_predictor$EN_predict_req),
					     .RDY_reset(),
					     .RDY_predict_req(stageF_branch_predictor$RDY_predict_req),
					     .predict_rsp(stageF_branch_predictor$predict_rsp));

  // submodule stageF_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stageF_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageF_f_reset_reqs$ENQ),
						.DEQ(stageF_f_reset_reqs$DEQ),
						.CLR(stageF_f_reset_reqs$CLR),
						.FULL_N(stageF_f_reset_reqs$FULL_N),
						.EMPTY_N(stageF_f_reset_reqs$EMPTY_N));

  // submodule stageF_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stageF_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageF_f_reset_rsps$ENQ),
						.DEQ(stageF_f_reset_rsps$DEQ),
						.CLR(stageF_f_reset_rsps$CLR),
						.FULL_N(stageF_f_reset_rsps$FULL_N),
						.EMPTY_N(stageF_f_reset_rsps$EMPTY_N));

  // rule RL_rl_show_pipe
  assign CAN_FIRE_RL_rl_show_pipe =
	     NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22 &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd8 ;
  assign WILL_FIRE_RL_rl_show_pipe = CAN_FIRE_RL_rl_show_pipe ;

  // rule RL_rl_reset_complete
  assign CAN_FIRE_RL_rl_reset_complete =
	     gpr_regfile_RDY_server_reset_response_get__24__ETC___d942 &&
	     rg_state == 4'd1 ;
  assign WILL_FIRE_RL_rl_reset_complete = CAN_FIRE_RL_rl_reset_complete ;

  // rule RL_rl_pipe
  assign CAN_FIRE_RL_rl_pipe =
	     IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d968 &&
	     rg_state_3_EQ_2_69_AND_stage3_rg_full_1_OR_NOT_ETC___d979 &&
	     (!rg_halt && !csr_regfile$interrupt_pending[4] ||
	      NOT_stage1_rg_full_72_82_OR_stage1_rg_stage_in_ETC___d983 ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 !=
	      2'd0 ||
	      stage3_rg_full) ;
  assign WILL_FIRE_RL_rl_pipe = CAN_FIRE_RL_rl_pipe ;

  // rule RL_rl_stage2_nonpipe
  assign CAN_FIRE_RL_rl_stage2_nonpipe =
	     stageF_branch_predictor$RDY_predict_req &&
	     rg_state_3_EQ_2_69_AND_NOT_stage3_rg_full_1_2__ETC___d1111 ;
  assign WILL_FIRE_RL_rl_stage2_nonpipe = CAN_FIRE_RL_rl_stage2_nonpipe ;

  // rule RL_rl_stage1_CSRR_W
  assign CAN_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_1 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_1 ;

  // rule RL_rl_stage1_CSRR_S_or_C
  assign CAN_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_2 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_rl_stage1_restart_after_csrrx
  assign CAN_FIRE_RL_rl_stage1_restart_after_csrrx =
	     stageF_branch_predictor$RDY_predict_req && rg_state == 4'd4 &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign WILL_FIRE_RL_rl_stage1_restart_after_csrrx =
	     CAN_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // rule RL_rl_stage1_xRET
  assign CAN_FIRE_RL_rl_stage1_xRET =
	     stageF_branch_predictor$RDY_predict_req &&
	     rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 &&
	     (IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	      4'd8 ||
	      IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	      4'd9 ||
	      IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	      4'd10) &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign WILL_FIRE_RL_rl_stage1_xRET = CAN_FIRE_RL_rl_stage1_xRET ;

  // rule RL_rl_stage1_FENCE_I
  assign CAN_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_6 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_6 ;

  // rule RL_rl_finish_FENCE_I
  assign CAN_FIRE_RL_rl_finish_FENCE_I =
	     stageF_branch_predictor$RDY_predict_req &&
	     near_mem$RDY_server_fence_i_response_get &&
	     rg_state == 4'd5 ;
  assign WILL_FIRE_RL_rl_finish_FENCE_I = CAN_FIRE_RL_rl_finish_FENCE_I ;

  // rule RL_rl_stage1_FENCE
  assign CAN_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_7 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_7 ;

  // rule RL_rl_finish_FENCE
  assign CAN_FIRE_RL_rl_finish_FENCE =
	     stageF_branch_predictor$RDY_predict_req &&
	     near_mem$RDY_server_fence_response_get &&
	     rg_state == 4'd6 ;
  assign WILL_FIRE_RL_rl_finish_FENCE = CAN_FIRE_RL_rl_finish_FENCE ;

  // rule RL_rl_stage1_SFENCE_VMA
  assign CAN_FIRE_RL_rl_stage1_SFENCE_VMA = MUX_rg_state$write_1__SEL_8 ;
  assign WILL_FIRE_RL_rl_stage1_SFENCE_VMA = MUX_rg_state$write_1__SEL_8 ;

  // rule RL_rl_finish_SFENCE_VMA
  assign CAN_FIRE_RL_rl_finish_SFENCE_VMA =
	     stageF_branch_predictor$RDY_predict_req && rg_state == 4'd7 ;
  assign WILL_FIRE_RL_rl_finish_SFENCE_VMA =
	     CAN_FIRE_RL_rl_finish_SFENCE_VMA ;

  // rule RL_rl_stage1_WFI
  assign CAN_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_9 ;
  assign WILL_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_9 ;

  // rule RL_rl_WFI_resume
  assign CAN_FIRE_RL_rl_WFI_resume =
	     stageF_branch_predictor$RDY_predict_req && rg_state == 4'd8 &&
	     csr_regfile$wfi_resume &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign WILL_FIRE_RL_rl_WFI_resume = CAN_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_reset_from_WFI
  assign CAN_FIRE_RL_rl_reset_from_WFI =
	     rg_state == 4'd8 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_WFI = MUX_rg_state$write_1__SEL_3 ;

  // rule RL_rl_stage1_trap
  assign CAN_FIRE_RL_rl_stage1_trap =
	     stageF_branch_predictor$RDY_predict_req &&
	     rg_state_3_EQ_3_203_OR_rg_state_3_EQ_2_69_AND__ETC___d1207 ;
  assign WILL_FIRE_RL_rl_stage1_trap = CAN_FIRE_RL_rl_stage1_trap ;

  // rule RL_rl_stage1_interrupt
  assign CAN_FIRE_RL_rl_stage1_interrupt =
	     stageF_branch_predictor$RDY_predict_req &&
	     csr_regfile$interrupt_pending[4] &&
	     rg_state == 4'd2 &&
	     stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1226 ;
  assign WILL_FIRE_RL_rl_stage1_interrupt = CAN_FIRE_RL_rl_stage1_interrupt ;

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start =
	     gpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile_RDY_server_reset_request_put__02_A_ETC___d914 &&
	     rg_state == 4'd0 ;
  assign WILL_FIRE_RL_rl_reset_start = CAN_FIRE_RL_rl_reset_start ;

  // rule RL_stage3_rl_reset
  assign CAN_FIRE_RL_stage3_rl_reset =
	     stage3_f_reset_reqs$EMPTY_N && stage3_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage3_rl_reset = CAN_FIRE_RL_stage3_rl_reset ;

  // rule RL_stage2_rl_reset
  assign CAN_FIRE_RL_stage2_rl_reset =
	     stage2_f_reset_reqs$EMPTY_N && stage2_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage2_rl_reset = CAN_FIRE_RL_stage2_rl_reset ;

  // rule RL_stage1_rl_reset
  assign CAN_FIRE_RL_stage1_rl_reset =
	     stage1_f_reset_reqs$EMPTY_N && stage1_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage1_rl_reset = CAN_FIRE_RL_stage1_rl_reset ;

  // rule RL_stageD_rl_reset
  assign CAN_FIRE_RL_stageD_rl_reset =
	     stageD_f_reset_reqs$EMPTY_N && stageD_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stageD_rl_reset = CAN_FIRE_RL_stageD_rl_reset ;

  // rule RL_stageF_rl_reset
  assign CAN_FIRE_RL_stageF_rl_reset =
	     stageF_f_reset_reqs$EMPTY_N && stageF_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stageF_rl_reset = CAN_FIRE_RL_stageF_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_csr_regfile$write_csr_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted ;
  assign MUX_csr_regfile$write_csr_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted ;
  assign MUX_near_mem$imem_req_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     (IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid ;
  assign MUX_near_mem$imem_req_1__SEL_2 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_near_mem$imem_req_1__SEL_4 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_cur_priv$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_epoch$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1081 ;
  assign MUX_rg_epoch$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign MUX_rg_inum$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 ==
	     2'd2 ;
  assign MUX_rg_inum$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_state$write_1__SEL_1 =
	     rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	     4'd3 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	     4'd4 ;
  assign MUX_rg_state$write_1__SEL_3 =
	     CAN_FIRE_RL_rl_reset_from_WFI && !WILL_FIRE_RL_rl_WFI_resume ;
  assign MUX_rg_state$write_1__SEL_5 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign MUX_rg_state$write_1__SEL_6 =
	     near_mem$RDY_server_fence_i_request_put &&
	     rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	     4'd6 &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign MUX_rg_state$write_1__SEL_7 =
	     near_mem$RDY_server_fence_request_put &&
	     rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	     4'd5 &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign MUX_rg_state$write_1__SEL_8 =
	     rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	     4'd7 &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign MUX_rg_state$write_1__SEL_9 =
	     rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	     4'd11 &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign MUX_stageF_rg_priv$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_complete ;
  always@(stage1_rg_stage_input_BITS_215_TO_184__q18 or
	  csr_regfile$read_csr or
	  y__h13920 or
	  IF_csr_regfile_read_csr_IF_stage1_rg_full_72_T_ETC___d1152)
  begin
    case (stage1_rg_stage_input_BITS_215_TO_184__q18[14:12])
      3'b010, 3'b110:
	  MUX_csr_regfile$write_csr_2__VAL_2 =
	      IF_csr_regfile_read_csr_IF_stage1_rg_full_72_T_ETC___d1152;
      default: MUX_csr_regfile$write_csr_2__VAL_2 =
		   csr_regfile$read_csr[31:0] & y__h13920;
    endcase
  end
  assign MUX_rg_inum$write_1__VAL_1 = rg_inum + 64'd1 ;
  assign MUX_rg_state$write_1__VAL_1 =
	     csr_regfile$access_permitted ? 4'd4 : 4'd3 ;
  assign MUX_stage1_rg_full$write_1__VAL_11 =
	     IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 &&
	     stageD_rg_full ||
	     (NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 ?
		IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
		4'd0 &&
		!IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 &&
		stageF_rg_full &&
		!near_mem$imem_valid :
		stage1_rg_full) ;
  assign MUX_stage2_rg_full$write_1__VAL_3 =
	     NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 ?
	       IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	       4'd0 &&
	       (IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 ||
		!stageF_rg_full ||
		near_mem$imem_valid) :
	       IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 !=
	       2'd2 &&
	       IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 !=
	       2'd0 ;
  assign MUX_stageD_rg_full$write_1__VAL_11 =
	     (IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid ||
	     IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d964 &&
	     stageD_rg_full ;
  assign MUX_stageF_branch_predictor$predict_req_2__VAL_1 =
	     { stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1079 &&
	       !IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696,
	       stage1_rg_stage_input[255:224] } ;

  // register cfg_logdelay
  assign cfg_logdelay$D_IN = 64'h0 ;
  assign cfg_logdelay$EN = 1'b0 ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN =
	     TASK_testplusargs___d918 ?
	       4'd2 :
	       (TASK_testplusargs___d919 ? 4'd1 : 4'd0) ;
  assign cfg_verbosity$EN =
	     gpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile_RDY_server_reset_request_put__02_A_ETC___d914 &&
	     rg_state == 4'd0 ;

  // register rg_cur_priv
  always@(MUX_rg_cur_priv$write_1__SEL_1 or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_cur_priv$write_1__SEL_1:
	  rg_cur_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_cur_priv$D_IN = csr_regfile$csr_ret_actions[33:32];
      WILL_FIRE_RL_rl_reset_start: rg_cur_priv$D_IN = 2'b11;
      default: rg_cur_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_cur_priv$EN =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_epoch
  always@(MUX_rg_epoch$write_1__SEL_1 or
	  v__h8954 or
	  MUX_rg_epoch$write_1__SEL_2 or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_epoch$write_1__SEL_1: rg_epoch$D_IN = v__h8954;
      MUX_rg_epoch$write_1__SEL_2: rg_epoch$D_IN = v__h8954;
      WILL_FIRE_RL_rl_reset_start: rg_epoch$D_IN = 1'd0;
      default: rg_epoch$D_IN = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign rg_epoch$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1081 ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_halt
  assign rg_halt$D_IN = 1'd0 ;
  assign rg_halt$EN = CAN_FIRE_RL_rl_reset_start ;

  // register rg_inum
  always@(MUX_rg_inum$write_1__SEL_1 or
	  MUX_rg_inum$write_1__VAL_1 or
	  MUX_csr_regfile$write_csr_1__SEL_1 or
	  MUX_csr_regfile$write_csr_1__SEL_2 or
	  MUX_rg_inum$write_1__SEL_4 or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_inum$write_1__SEL_1: rg_inum$D_IN = MUX_rg_inum$write_1__VAL_1;
      MUX_csr_regfile$write_csr_1__SEL_1:
	  rg_inum$D_IN = MUX_rg_inum$write_1__VAL_1;
      MUX_csr_regfile$write_csr_1__SEL_2:
	  rg_inum$D_IN = MUX_rg_inum$write_1__VAL_1;
      MUX_rg_inum$write_1__SEL_4: rg_inum$D_IN = MUX_rg_inum$write_1__VAL_1;
      WILL_FIRE_RL_rl_reset_start: rg_inum$D_IN = 64'd1;
      default: rg_inum$D_IN = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_inum$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 ==
	     2'd2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_start_CPI_cycles
  assign rg_start_CPI_cycles$D_IN = csr_regfile$read_csr_mcycle ;
  assign rg_start_CPI_cycles$EN = CAN_FIRE_RL_rl_reset_complete ;

  // register rg_start_CPI_instrs
  assign rg_start_CPI_instrs$D_IN = csr_regfile$read_csr_minstret ;
  assign rg_start_CPI_instrs$EN = CAN_FIRE_RL_rl_reset_complete ;

  // register rg_state
  always@(WILL_FIRE_RL_rl_stage1_CSRR_W or
	  MUX_rg_state$write_1__VAL_1 or
	  WILL_FIRE_RL_rl_stage1_CSRR_S_or_C or
	  WILL_FIRE_RL_rl_reset_from_WFI or
	  WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_state$write_1__SEL_5 or
	  WILL_FIRE_RL_rl_stage1_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_FENCE or
	  WILL_FIRE_RL_rl_stage1_SFENCE_VMA or WILL_FIRE_RL_rl_stage1_WFI)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_CSRR_W:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_1;
      WILL_FIRE_RL_rl_stage1_CSRR_S_or_C:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_1;
      WILL_FIRE_RL_rl_reset_from_WFI: rg_state$D_IN = 4'd0;
      WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 4'd1;
      MUX_rg_state$write_1__SEL_5: rg_state$D_IN = 4'd2;
      WILL_FIRE_RL_rl_stage1_FENCE_I: rg_state$D_IN = 4'd5;
      WILL_FIRE_RL_rl_stage1_FENCE: rg_state$D_IN = 4'd6;
      WILL_FIRE_RL_rl_stage1_SFENCE_VMA: rg_state$D_IN = 4'd7;
      WILL_FIRE_RL_rl_stage1_WFI: rg_state$D_IN = 4'd8;
      default: rg_state$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_reset_from_WFI ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_WFI ;

  // register stage1_rg_full
  always@(WILL_FIRE_RL_stage1_rl_reset or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage1_trap or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage1_rg_full$write_1__VAL_11 or
	  WILL_FIRE_RL_rl_reset_complete)
  case (1'b1)
    WILL_FIRE_RL_stage1_rl_reset || WILL_FIRE_RL_rl_stage1_interrupt ||
    WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_xRET ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
    WILL_FIRE_RL_rl_stage2_nonpipe:
	stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage1_rg_full$D_IN = MUX_stage1_rg_full$write_1__VAL_11;
    WILL_FIRE_RL_rl_reset_complete: stage1_rg_full$D_IN = 1'd0;
    default: stage1_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage1_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stage1_rl_reset ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register stage1_rg_stage_input
  assign stage1_rg_stage_input$D_IN =
	     { stageD_rg_data[103:72],
	       stageD_rg_data[70:69],
	       stageD_rg_data[71],
	       stageD_rg_data[68:0],
	       stageD_rg_data[38:32],
	       stageD_rg_data[43:39],
	       stageD_rg_data[51:47],
	       stageD_rg_data[56:52],
	       stageD_rg_data[63:59],
	       stageD_rg_data[63:52],
	       stageD_rg_data[46:44],
	       stageD_rg_data[63:59],
	       stageD_rg_data[63:57],
	       decoded_instr_funct10__h10836,
	       stageD_rg_data[63:52],
	       decoded_instr_imm12_S__h10838,
	       decoded_instr_imm13_SB__h10839,
	       stageD_rg_data[63:44],
	       decoded_instr_imm21_UJ__h10841,
	       stageD_rg_data[59:52],
	       stageD_rg_data[58:57] } ;
  assign stage1_rg_stage_input$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 &&
	     stageD_rg_full ;

  // register stage2_rg_full
  always@(WILL_FIRE_RL_stage2_rl_reset or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage2_rg_full$write_1__VAL_3 or WILL_FIRE_RL_rl_reset_complete)
  case (1'b1)
    WILL_FIRE_RL_stage2_rl_reset || WILL_FIRE_RL_rl_stage2_nonpipe:
	stage2_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage2_rg_full$D_IN = MUX_stage2_rg_full$write_1__VAL_3;
    WILL_FIRE_RL_rl_reset_complete: stage2_rg_full$D_IN = 1'd0;
    default: stage2_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage2_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stage2_rl_reset ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register stage2_rg_stage2
  assign stage2_rg_stage2$D_IN =
	     { rg_cur_priv,
	       stage1_rg_stage_input[255:224],
	       stage1_rg_stage_input[215:184],
	       IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528,
	       x_out_data_to_stage2_rd__h5494,
	       x_out_data_to_stage2_addr__h5495,
	       x_out_data_to_stage2_val1__h5496,
	       x_out_data_to_stage2_val2__h5497 } ;
  assign stage2_rg_stage2$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd0 &&
	     (IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 ||
	      !stageF_rg_full ||
	      near_mem$imem_valid) ;

  // register stage3_rg_full
  always@(WILL_FIRE_RL_stage3_rl_reset or
	  WILL_FIRE_RL_rl_pipe or
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 or
	  WILL_FIRE_RL_rl_reset_complete)
  case (1'b1)
    WILL_FIRE_RL_stage3_rl_reset: stage3_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage3_rg_full$D_IN =
	    IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2;
    WILL_FIRE_RL_rl_reset_complete: stage3_rg_full$D_IN = 1'd0;
    default: stage3_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage3_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_stage3_rl_reset ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register stage3_rg_stage3
  assign stage3_rg_stage3$D_IN =
	     { stage2_rg_stage2[166:103],
	       stage2_rg_stage2[168:167],
	       stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0_3_OR_ETC___d123,
	       x_out_data_to_stage3_rd__h4870,
	       x_out_data_to_stage3_rd_val__h4871 } ;
  assign stage3_rg_stage3$EN = MUX_rg_inum$write_1__SEL_1 ;

  // register stageD_rg_data
  assign stageD_rg_data$D_IN =
	     { near_mem$imem_pc,
	       stageF_rg_epoch,
	       stageF_rg_priv,
	       near_mem$imem_exc,
	       near_mem$imem_exc_code,
	       near_mem$imem_instr,
	       stageF_branch_predictor$predict_rsp } ;
  assign stageD_rg_data$EN = MUX_near_mem$imem_req_1__SEL_1 ;

  // register stageD_rg_full
  always@(WILL_FIRE_RL_stageD_rl_reset or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage1_trap or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stageD_rg_full$write_1__VAL_11 or
	  WILL_FIRE_RL_rl_reset_complete)
  case (1'b1)
    WILL_FIRE_RL_stageD_rl_reset || WILL_FIRE_RL_rl_stage1_interrupt ||
    WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_xRET ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
    WILL_FIRE_RL_rl_stage2_nonpipe:
	stageD_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stageD_rg_full$D_IN = MUX_stageD_rg_full$write_1__VAL_11;
    WILL_FIRE_RL_rl_reset_complete: stageD_rg_full$D_IN = 1'd0;
    default: stageD_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stageD_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stageD_rl_reset ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register stageF_rg_epoch
  always@(WILL_FIRE_RL_stageF_rl_reset or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  v__h8954 or
	  WILL_FIRE_RL_rl_stage1_trap or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  MUX_near_mem$imem_req_1__SEL_1 or
	  epoch__h11930 or WILL_FIRE_RL_rl_reset_complete)
  case (1'b1)
    WILL_FIRE_RL_stageF_rl_reset: stageF_rg_epoch$D_IN = 1'd0;
    WILL_FIRE_RL_rl_stage1_interrupt: stageF_rg_epoch$D_IN = v__h8954;
    WILL_FIRE_RL_rl_stage1_trap: stageF_rg_epoch$D_IN = v__h8954;
    WILL_FIRE_RL_rl_WFI_resume: stageF_rg_epoch$D_IN = v__h8954;
    WILL_FIRE_RL_rl_finish_SFENCE_VMA: stageF_rg_epoch$D_IN = v__h8954;
    WILL_FIRE_RL_rl_finish_FENCE: stageF_rg_epoch$D_IN = v__h8954;
    WILL_FIRE_RL_rl_finish_FENCE_I: stageF_rg_epoch$D_IN = v__h8954;
    WILL_FIRE_RL_rl_stage1_xRET: stageF_rg_epoch$D_IN = v__h8954;
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	stageF_rg_epoch$D_IN = v__h8954;
    WILL_FIRE_RL_rl_stage2_nonpipe: stageF_rg_epoch$D_IN = v__h8954;
    MUX_near_mem$imem_req_1__SEL_1: stageF_rg_epoch$D_IN = epoch__h11930;
    WILL_FIRE_RL_rl_reset_complete: stageF_rg_epoch$D_IN = v__h8954;
    default: stageF_rg_epoch$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stageF_rg_epoch$EN =
	     MUX_near_mem$imem_req_1__SEL_1 ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_stageF_rl_reset ;

  // register stageF_rg_full
  always@(WILL_FIRE_RL_stageF_rl_reset or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage1_trap or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  stageF_rg_full or WILL_FIRE_RL_rl_reset_complete)
  case (1'b1)
    WILL_FIRE_RL_stageF_rl_reset: stageF_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_stage1_interrupt || WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_xRET ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
    WILL_FIRE_RL_rl_stage2_nonpipe:
	stageF_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_pipe: stageF_rg_full$D_IN = stageF_rg_full;
    WILL_FIRE_RL_rl_reset_complete: stageF_rg_full$D_IN = 1'd1;
    default: stageF_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stageF_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_stageF_rl_reset ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register stageF_rg_priv
  always@(WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  MUX_rg_cur_priv$write_1__SEL_1 or
	  csr_regfile$csr_trap_actions or
	  MUX_near_mem$imem_req_1__SEL_1 or
	  MUX_stageF_rg_priv$write_1__SEL_2 or rg_cur_priv)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_xRET:
	  stageF_rg_priv$D_IN = csr_regfile$csr_ret_actions[33:32];
      MUX_rg_cur_priv$write_1__SEL_1:
	  stageF_rg_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      MUX_near_mem$imem_req_1__SEL_1 || MUX_stageF_rg_priv$write_1__SEL_2:
	  stageF_rg_priv$D_IN = rg_cur_priv;
      default: stageF_rg_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign stageF_rg_priv$EN =
	     MUX_near_mem$imem_req_1__SEL_1 || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ;

  // submodule csr_regfile
  assign csr_regfile$access_permitted_csr_addr =
	     stage1_rg_stage_input_BITS_215_TO_184__q18[31:20] ;
  assign csr_regfile$access_permitted_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_read_not_write =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C && rs1_val__h13632 == 32'd0 ;
  assign csr_regfile$csr_counter_read_fault_csr_addr = 12'h0 ;
  assign csr_regfile$csr_counter_read_fault_priv = 2'h0 ;
  always@(IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443)
  begin
    case (IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443)
      4'd8: csr_regfile$csr_ret_actions_from_priv = 2'b11;
      4'd9: csr_regfile$csr_ret_actions_from_priv = 2'b01;
      default: csr_regfile$csr_ret_actions_from_priv = 2'b0;
    endcase
  end
  always@(WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$interrupt_pending or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  near_mem$dmem_exc_code or
	  WILL_FIRE_RL_rl_stage1_trap or x_out_trap_info_exc_code__h7003)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_exc_code =
	      csr_regfile$interrupt_pending[3:0];
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_exc_code = near_mem$dmem_exc_code;
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_exc_code =
	      x_out_trap_info_exc_code__h7003;
      default: csr_regfile$csr_trap_actions_exc_code =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$csr_trap_actions_from_priv = rg_cur_priv ;
  assign csr_regfile$csr_trap_actions_interrupt =
	     !WILL_FIRE_RL_rl_stage2_nonpipe && !WILL_FIRE_RL_rl_stage1_trap ;
  assign csr_regfile$csr_trap_actions_pc =
	     WILL_FIRE_RL_rl_stage2_nonpipe ?
	       stage2_rg_stage2[166:135] :
	       stage1_rg_stage_input[255:224] ;
  always@(WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  stage2_rg_stage2 or WILL_FIRE_RL_rl_stage1_trap or value__h7045)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_xtval = 32'd0;
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_xtval = stage2_rg_stage2[95:64];
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_xtval = value__h7045;
      default: csr_regfile$csr_trap_actions_xtval =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$external_interrupt_req_set_not_clear =
	     external_interrupt_req_set_not_clear ;
  assign csr_regfile$interrupt_pending_cur_priv = rg_cur_priv ;
  assign csr_regfile$mav_read_csr_csr_addr = 12'h0 ;
  assign csr_regfile$read_csr_csr_addr =
	     stage1_rg_stage_input_BITS_215_TO_184__q18[31:20] ;
  assign csr_regfile$read_csr_port2_csr_addr = 12'h0 ;
  assign csr_regfile$software_interrupt_req_set_not_clear =
	     software_interrupt_req_set_not_clear ;
  assign csr_regfile$timer_interrupt_req_set_not_clear =
	     timer_interrupt_req_set_not_clear ;
  assign csr_regfile$write_csr_csr_addr =
	     stage1_rg_stage_input_BITS_215_TO_184__q18[31:20] ;
  assign csr_regfile$write_csr_word =
	     MUX_csr_regfile$write_csr_1__SEL_1 ?
	       rs1_val__h13108 :
	       MUX_csr_regfile$write_csr_2__VAL_2 ;
  assign csr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign csr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign csr_regfile$EN_mav_read_csr = 1'b0 ;
  assign csr_regfile$EN_write_csr =
	     WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted ;
  assign csr_regfile$EN_csr_trap_actions =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_trap ;
  assign csr_regfile$EN_csr_ret_actions = CAN_FIRE_RL_rl_stage1_xRET ;
  assign csr_regfile$EN_csr_minstret_incr =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign csr_regfile$EN_external_interrupt_req = EN_external_interrupt_req ;
  assign csr_regfile$EN_timer_interrupt_req = EN_timer_interrupt_req ;
  assign csr_regfile$EN_software_interrupt_req = EN_software_interrupt_req ;

  // submodule f_reset_reqs
  assign f_reset_reqs$ENQ = EN_hart0_server_reset_request_put ;
  assign f_reset_reqs$DEQ =
	     gpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile_RDY_server_reset_request_put__02_A_ETC___d914 &&
	     rg_state == 4'd0 ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ =
	     gpr_regfile_RDY_server_reset_response_get__24__ETC___d942 &&
	     rg_state == 4'd1 ;
  assign f_reset_rsps$DEQ = EN_hart0_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule gpr_regfile
  assign gpr_regfile$read_rs1_port2_rs1 = 5'h0 ;
  assign gpr_regfile$read_rs1_rs1 = stage1_rg_stage_input[139:135] ;
  assign gpr_regfile$read_rs2_rs2 = stage1_rg_stage_input[134:130] ;
  assign gpr_regfile$write_rd_rd =
	     (MUX_csr_regfile$write_csr_1__SEL_1 ||
	      MUX_csr_regfile$write_csr_1__SEL_2) ?
	       stage1_rg_stage_input_BITS_215_TO_184__q18[11:7] :
	       stage3_rg_stage3[36:32] ;
  assign gpr_regfile$write_rd_rd_val =
	     (MUX_csr_regfile$write_csr_1__SEL_1 ||
	      MUX_csr_regfile$write_csr_1__SEL_2) ?
	       csr_regfile$read_csr[31:0] :
	       stage3_rg_stage3[31:0] ;
  assign gpr_regfile$EN_server_reset_request_put =
	     CAN_FIRE_RL_rl_reset_start ;
  assign gpr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign gpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[37] ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted ;

  // submodule near_mem
  assign near_mem$dmem_master_arready = dmem_master_arready ;
  assign near_mem$dmem_master_awready = dmem_master_awready ;
  assign near_mem$dmem_master_bresp = dmem_master_bresp ;
  assign near_mem$dmem_master_bvalid = dmem_master_bvalid ;
  assign near_mem$dmem_master_rdata = dmem_master_rdata ;
  assign near_mem$dmem_master_rresp = dmem_master_rresp ;
  assign near_mem$dmem_master_rvalid = dmem_master_rvalid ;
  assign near_mem$dmem_master_wready = dmem_master_wready ;
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h5495 ;
  assign near_mem$dmem_req_f3 =
	     stage1_rg_stage_input_BITS_215_TO_184__q18[14:12] ;
  assign near_mem$dmem_req_mstatus_MXR = csr_regfile$read_mstatus[19] ;
  assign near_mem$dmem_req_op =
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 !=
	     2'd1 ;
  assign near_mem$dmem_req_priv =
	     csr_regfile$read_mstatus[17] ?
	       csr_regfile$read_mstatus[12:11] :
	       rg_cur_priv ;
  assign near_mem$dmem_req_satp = csr_regfile$read_satp ;
  assign near_mem$dmem_req_sstatus_SUM = 1'd0 ;
  assign near_mem$dmem_req_store_value =
	     { 32'd0, x_out_data_to_stage2_val2__h5497 } ;
  assign near_mem$imem_master_arready = imem_master_arready ;
  assign near_mem$imem_master_awready = imem_master_awready ;
  assign near_mem$imem_master_bresp = imem_master_bresp ;
  assign near_mem$imem_master_bvalid = imem_master_bvalid ;
  assign near_mem$imem_master_rdata = imem_master_rdata ;
  assign near_mem$imem_master_rresp = imem_master_rresp ;
  assign near_mem$imem_master_rvalid = imem_master_rvalid ;
  assign near_mem$imem_master_wready = imem_master_wready ;
  always@(WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  MUX_near_mem$imem_req_1__SEL_4 or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_reset_complete or
	  pc_reset_value or
	  MUX_near_mem$imem_req_1__SEL_1 or
	  next_pc__h11932 or
	  MUX_near_mem$imem_req_1__SEL_2 or x_out_next_pc__h5447)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_xRET:
	  near_mem$imem_req_addr = csr_regfile$csr_ret_actions[65:34];
      WILL_FIRE_RL_rl_stage1_interrupt || MUX_near_mem$imem_req_1__SEL_4:
	  near_mem$imem_req_addr = csr_regfile$csr_trap_actions[97:66];
      WILL_FIRE_RL_rl_reset_complete:
	  near_mem$imem_req_addr = pc_reset_value[31:0];
      MUX_near_mem$imem_req_1__SEL_1:
	  near_mem$imem_req_addr = next_pc__h11932;
      MUX_near_mem$imem_req_1__SEL_2:
	  near_mem$imem_req_addr = x_out_next_pc__h5447;
      default: near_mem$imem_req_addr = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_f3 = 3'b010 ;
  assign near_mem$imem_req_mstatus_MXR =
	     (MUX_near_mem$imem_req_1__SEL_1 ||
	      MUX_near_mem$imem_req_1__SEL_2 ||
	      MUX_near_mem$imem_req_1__SEL_4 ||
	      WILL_FIRE_RL_rl_reset_complete ||
	      WILL_FIRE_RL_rl_stage1_xRET) ?
	       csr_regfile$read_mstatus[19] :
	       csr_regfile$csr_trap_actions[53] ;
  always@(WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  MUX_near_mem$imem_req_1__SEL_4 or
	  csr_regfile$csr_trap_actions or
	  MUX_near_mem$imem_req_1__SEL_1 or
	  MUX_near_mem$imem_req_1__SEL_2 or
	  WILL_FIRE_RL_rl_reset_complete or rg_cur_priv)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_xRET:
	  near_mem$imem_req_priv = csr_regfile$csr_ret_actions[33:32];
      WILL_FIRE_RL_rl_stage1_interrupt || MUX_near_mem$imem_req_1__SEL_4:
	  near_mem$imem_req_priv = csr_regfile$csr_trap_actions[1:0];
      MUX_near_mem$imem_req_1__SEL_1 || MUX_near_mem$imem_req_1__SEL_2 ||
      WILL_FIRE_RL_rl_reset_complete:
	  near_mem$imem_req_priv = rg_cur_priv;
      default: near_mem$imem_req_priv = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_satp = csr_regfile$read_satp ;
  assign near_mem$imem_req_sstatus_SUM =
	     WILL_FIRE_RL_rl_stage1_interrupt &&
	     csr_regfile$csr_trap_actions[52] ;
  assign near_mem$near_mem_slave_araddr = near_mem_slave_araddr ;
  assign near_mem$near_mem_slave_arprot = near_mem_slave_arprot ;
  assign near_mem$near_mem_slave_arvalid = near_mem_slave_arvalid ;
  assign near_mem$near_mem_slave_awaddr = near_mem_slave_awaddr ;
  assign near_mem$near_mem_slave_awprot = near_mem_slave_awprot ;
  assign near_mem$near_mem_slave_awvalid = near_mem_slave_awvalid ;
  assign near_mem$near_mem_slave_bready = near_mem_slave_bready ;
  assign near_mem$near_mem_slave_rready = near_mem_slave_rready ;
  assign near_mem$near_mem_slave_wdata = near_mem_slave_wdata ;
  assign near_mem$near_mem_slave_wstrb = near_mem_slave_wstrb ;
  assign near_mem$near_mem_slave_wvalid = near_mem_slave_wvalid ;
  assign near_mem$server_fence_request_put =
	     8'b10101010 /* unspecified value */  ;
  assign near_mem$EN_server_reset_request_put = CAN_FIRE_RL_rl_reset_start ;
  assign near_mem$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign near_mem$EN_imem_req =
	     MUX_near_mem$imem_req_1__SEL_1 || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_xRET ;
  assign near_mem$EN_dmem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd0 &&
	     (IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 ||
	      !stageF_rg_full ||
	      near_mem$imem_valid) &&
	     (IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 ==
	      2'd1 ||
	      IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 ==
	      2'd2) ;
  assign near_mem$EN_server_fence_i_request_put =
	     MUX_rg_state$write_1__SEL_6 ;
  assign near_mem$EN_server_fence_i_response_get =
	     CAN_FIRE_RL_rl_finish_FENCE_I ;
  assign near_mem$EN_server_fence_request_put = MUX_rg_state$write_1__SEL_7 ;
  assign near_mem$EN_server_fence_response_get = CAN_FIRE_RL_rl_finish_FENCE ;
  assign near_mem$EN_sfence_vma = MUX_rg_state$write_1__SEL_8 ;

  // submodule stage1_f_reset_reqs
  assign stage1_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage1_f_reset_reqs$DEQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage1_f_reset_rsps
  assign stage1_f_reset_rsps$ENQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage1_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_f_reset_reqs
  assign stage2_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage2_f_reset_reqs$DEQ = CAN_FIRE_RL_stage2_rl_reset ;
  assign stage2_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage2_f_reset_rsps
  assign stage2_f_reset_rsps$ENQ = CAN_FIRE_RL_stage2_rl_reset ;
  assign stage2_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage2_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_mbox
  assign stage2_mbox$req_f3 =
	     stage1_rg_stage_input_BITS_215_TO_184__q18[14:12] ;
  assign stage2_mbox$req_is_OP_not_OP_32 =
	     !stage1_rg_stage_input_BITS_215_TO_184__q18[3] ;
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h5496 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h5497 ;
  assign stage2_mbox$set_verbosity_verbosity = 4'h0 ;
  assign stage2_mbox$EN_set_verbosity = 1'b0 ;
  assign stage2_mbox$EN_req_reset = 1'b0 ;
  assign stage2_mbox$EN_rsp_reset = 1'b0 ;
  assign stage2_mbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd0 &&
	     (IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 ||
	      !stageF_rg_full ||
	      near_mem$imem_valid) &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 ==
	     2'd3 ;

  // submodule stage3_f_reset_reqs
  assign stage3_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stage3_f_reset_reqs$DEQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage3_f_reset_rsps
  assign stage3_f_reset_rsps$ENQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage3_f_reset_rsps$CLR = 1'b0 ;

  // submodule stageD_f_reset_reqs
  assign stageD_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stageD_f_reset_reqs$DEQ = CAN_FIRE_RL_stageD_rl_reset ;
  assign stageD_f_reset_reqs$CLR = 1'b0 ;

  // submodule stageD_f_reset_rsps
  assign stageD_f_reset_rsps$ENQ = CAN_FIRE_RL_stageD_rl_reset ;
  assign stageD_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stageD_f_reset_rsps$CLR = 1'b0 ;

  // submodule stageF_branch_predictor
  assign stageF_branch_predictor$predict_req_m_old_pc =
	     MUX_near_mem$imem_req_1__SEL_1 ?
	       MUX_stageF_branch_predictor$predict_req_2__VAL_1 :
	       33'h0AAAAAAAA ;
  always@(MUX_near_mem$imem_req_1__SEL_1 or
	  next_pc__h11932 or
	  MUX_near_mem$imem_req_1__SEL_2 or
	  x_out_next_pc__h5447 or
	  MUX_rg_cur_priv$write_1__SEL_1 or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_reset_complete or
	  pc_reset_value or
	  WILL_FIRE_RL_rl_stage1_xRET or csr_regfile$csr_ret_actions)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_near_mem$imem_req_1__SEL_1:
	  stageF_branch_predictor$predict_req_pc = next_pc__h11932;
      MUX_near_mem$imem_req_1__SEL_2:
	  stageF_branch_predictor$predict_req_pc = x_out_next_pc__h5447;
      MUX_rg_cur_priv$write_1__SEL_1:
	  stageF_branch_predictor$predict_req_pc =
	      csr_regfile$csr_trap_actions[97:66];
      WILL_FIRE_RL_rl_reset_complete:
	  stageF_branch_predictor$predict_req_pc = pc_reset_value[31:0];
      WILL_FIRE_RL_rl_stage1_xRET:
	  stageF_branch_predictor$predict_req_pc =
	      csr_regfile$csr_ret_actions[65:34];
      default: stageF_branch_predictor$predict_req_pc =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign stageF_branch_predictor$EN_reset = 1'b0 ;
  assign stageF_branch_predictor$EN_predict_req =
	     MUX_near_mem$imem_req_1__SEL_1 || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_xRET ;

  // submodule stageF_f_reset_reqs
  assign stageF_f_reset_reqs$ENQ = CAN_FIRE_RL_rl_reset_start ;
  assign stageF_f_reset_reqs$DEQ = CAN_FIRE_RL_stageF_rl_reset ;
  assign stageF_f_reset_reqs$CLR = 1'b0 ;

  // submodule stageF_f_reset_rsps
  assign stageF_f_reset_rsps$ENQ = CAN_FIRE_RL_stageF_rl_reset ;
  assign stageF_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stageF_f_reset_rsps$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 =
	     next_pc__h5431 == stage1_rg_stage_input[183:152] ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 =
	     NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 ?
	       IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	       4'd0 ||
	       IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 ||
	       !stageF_rg_full ||
	       near_mem$imem_valid :
	       !stage1_rg_full ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1075 =
	     (IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid &&
	     NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22 ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1078 =
	     (IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid &&
	     stageF_rg_epoch != rg_epoch ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1081 =
	     (IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid &&
	     stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1079 &&
	     !IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1083 =
	     (IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid &&
	     stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1079 &&
	     !IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 &&
	     NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22 ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1089 =
	     (IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid &&
	     NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22 &&
	     (!stage1_rg_full ||
	      stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d980 ||
	      IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	      4'd0 ||
	      IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696) ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1092 =
	     (IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid &&
	     NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22 &&
	     stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1079 &&
	     !IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d964 =
	     NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 ?
	       IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	       4'd0 &&
	       !IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 &&
	       stageF_rg_full &&
	       !near_mem$imem_valid :
	       stage1_rg_full ;
  assign IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d968 =
	     IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d964 &&
	     stageD_rg_full ||
	     !stageF_rg_full ||
	     !near_mem$imem_valid ||
	     stageF_branch_predictor$RDY_predict_req ;
  assign IF_NOT_stage1_rg_full_72_82_OR_NOT_stage1_rg_s_ETC___d1209 =
	     stage1_rg_stage_input[255:224] ==
	     csr_regfile$csr_trap_actions[97:66] ;
  assign IF_NOT_stage1_rg_stage_input_73_BITS_112_TO_11_ETC___d388 =
	     NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d278 ?
	       4'd12 :
	       4'd1 ;
  assign IF_csr_regfile_read_csr_IF_stage1_rg_full_72_T_ETC___d1152 =
	     csr_regfile$read_csr[31:0] | rs1_val__h13632 ;
  assign IF_near_mem_dmem_valid__0_THEN_IF_near_mem_dme_ETC___d93 =
	     near_mem$dmem_valid ? (near_mem$dmem_exc ? 2'd3 : 2'd2) : 2'd1 ;
  assign IF_rg_cur_priv_5_EQ_0b11_01_OR_rg_cur_priv_5_E_ETC___d420 =
	     ((rg_cur_priv == 2'b11 ||
	       rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[22]) &&
	      stage1_rg_stage_input[87:76] == 12'b000100000010) ?
	       4'd9 :
	       (rg_cur_priv_5_EQ_0b11_01_OR_rg_cur_priv_5_EQ_0_ETC___d418 ?
		  4'd11 :
		  4'd12) ;
  assign IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d238 =
	     rs1_val_bypassed__h2564 == rs2_val_bypassed__h2570 ;
  assign IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d240 =
	     (rs1_val_bypassed__h2564 ^ 32'h80000000) <
	     (rs2_val_bypassed__h2570 ^ 32'h80000000) ;
  assign IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d242 =
	     rs1_val_bypassed__h2564 < rs2_val_bypassed__h2570 ;
  assign IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d301 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b100 &&
	       stage1_rg_stage_input[112:110] != 3'b101 &&
	       stage1_rg_stage_input[112:110] != 3'b110 &&
	       stage1_rg_stage_input[112:110] != 3'b111 ||
	       IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 :
	       (stage1_rg_stage_input[151:145] != 7'b0110011 ||
		stage1_rg_stage_input[104:98] != 7'b0000001) &&
	       (((stage1_rg_stage_input[151:145] == 7'b0010011 ||
		  stage1_rg_stage_input[151:145] == 7'b0110011) &&
		 (stage1_rg_stage_input[112:110] == 3'b001 ||
		  stage1_rg_stage_input[112:110] == 3'b101)) ?
		  stage1_rg_stage_input[81] :
		  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q11) ;
  assign IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d366 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       (stage1_rg_stage_input[112:110] == 3'b0 ||
		stage1_rg_stage_input[112:110] == 3'b001 ||
		stage1_rg_stage_input[112:110] == 3'b100 ||
		stage1_rg_stage_input[112:110] == 3'b101 ||
		stage1_rg_stage_input[112:110] == 3'b110 ||
		stage1_rg_stage_input[112:110] == 3'b111) &&
	       IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 :
	       stage1_rg_stage_input[151:145] == 7'b0110011 &&
	       stage1_rg_stage_input[104:98] == 7'b0000001 ||
	       (((stage1_rg_stage_input[151:145] == 7'b0010011 ||
		  stage1_rg_stage_input[151:145] == 7'b0110011) &&
		 (stage1_rg_stage_input[112:110] == 3'b001 ||
		  stage1_rg_stage_input[112:110] == 3'b101)) ?
		  !stage1_rg_stage_input[81] :
		  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12) ;
  assign IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d622 =
	     ((stage1_rg_stage_input[151:145] == 7'b0010011 ||
	       stage1_rg_stage_input[151:145] == 7'b0110011) &&
	      (stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101)) ?
	       alu_outputs___1_val1__h5716 :
	       IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d621 ;
  assign IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 =
	     stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ?
	       (stage1_rg_stage_input[220] ?
		  4'd12 :
		  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d440) :
	       4'd0 ;
  assign IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 =
	     stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ?
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q16 :
	       2'd0 ;
  assign IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q7 :
	       2'd0 ;
  assign IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177 =
	     x_out_bypass_rd__h5208 == stage1_rg_stage_input[139:135] ;
  assign IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179 =
	     x_out_bypass_rd__h5208 == stage1_rg_stage_input[134:130] ;
  assign IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378 =
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 ==
	     2'd1 &&
	     (IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177 ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179) ||
	     !stage1_rg_stage_input[220] &&
	     (IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d366 ||
	      IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d375) ;
  assign IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d980 =
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 ==
	     2'd1 &&
	     (IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177 ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179) ||
	     stage1_rg_stage_input[220] ||
	     IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d301 &&
	     IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d326 ;
  assign IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q4 :
	       2'd0 ;
  assign IF_stage2_rg_stage2_1_BITS_100_TO_96_29_EQ_0_5_ETC___d155 =
	     (stage2_rg_stage2[100:96] == 5'd0) ?
	       2'd0 :
	       ((near_mem$dmem_valid && !near_mem$dmem_exc) ? 2'd2 : 2'd1) ;
  assign IF_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_3_6_ETC___d96 =
	     stage2_mbox$valid ? 2'd2 : 2'd1 ;
  assign NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22 =
	     cur_verbosity__h1322 > 4'd1 ;
  assign NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 =
	     (IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 !=
	      2'd1 ||
	      !IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177 &&
	      !IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179) &&
	     (stage1_rg_stage_input[220] ||
	      IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d301 &&
	      IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d326) ;
  assign NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d957 =
	     (IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 !=
	      2'd1 ||
	      !IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177 &&
	      !IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179) &&
	     !stage1_rg_stage_input[220] &&
	     (IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d366 ||
	      IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d375) ;
  assign NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 =
	     !rg_halt && !csr_regfile$interrupt_pending[4] &&
	     (IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 ==
	      2'd2 ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 ==
	      2'd0) &&
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	      NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d957) ;
  assign NOT_stage1_rg_full_72_82_OR_stage1_rg_stage_in_ETC___d983 =
	     (!stage1_rg_full ||
	      stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d980) &&
	     (!stage1_rg_full ||
	      !stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) ;
  assign NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d278 =
	     (stage1_rg_stage_input[112:110] != 3'b0 ||
	      stage1_rg_stage_input[151:145] == 7'b0110011 &&
	      stage1_rg_stage_input[214]) &&
	     (stage1_rg_stage_input[112:110] != 3'b0 ||
	      stage1_rg_stage_input[151:145] != 7'b0110011 ||
	      !stage1_rg_stage_input[214]) &&
	     stage1_rg_stage_input[112:110] != 3'b010 &&
	     stage1_rg_stage_input[112:110] != 3'b011 &&
	     stage1_rg_stage_input[112:110] != 3'b100 &&
	     stage1_rg_stage_input[112:110] != 3'b110 &&
	     stage1_rg_stage_input[112:110] != 3'b111 ;
  assign NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d307 =
	     stage1_rg_stage_input[112:110] != 3'b0 &&
	     stage1_rg_stage_input[112:110] != 3'b001 &&
	     stage1_rg_stage_input[112:110] != 3'b100 &&
	     stage1_rg_stage_input[112:110] != 3'b101 &&
	     stage1_rg_stage_input[112:110] != 3'b110 &&
	     stage1_rg_stage_input[112:110] != 3'b111 ||
	     IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 &&
	     branch_target__h5593[1] ;
  assign NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 =
	     !stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 !=
	     2'd1 ||
	     !IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177 &&
	     !IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179 ;
  assign NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d516 =
	     (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd0 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd1 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd2 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd3 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd4 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd5 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd6 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd7 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd8 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd9 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd10 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd11 ;
  assign NOT_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0__ETC___d114 =
	     stage2_rg_stage2[102:101] != 2'd0 &&
	     CASE_stage2_rg_stage2_BITS_102_TO_101_1_NOT_ne_ETC__q5 ;
  assign SEXT_stage1_rg_stage_input_73_BITS_87_TO_76_20___d321 =
	     { {20{stage1_rg_stage_input_BITS_87_TO_76__q10[11]}},
	       stage1_rg_stage_input_BITS_87_TO_76__q10 } ;
  assign _theResult_____1_fst__h6593 =
	     (stage1_rg_stage_input[112:110] == 3'b0 &&
	      stage1_rg_stage_input[151:145] == 7'b0110011 &&
	      stage1_rg_stage_input[214]) ?
	       rd_val___1__h6589 :
	       _theResult_____1_fst__h6600 ;
  assign _theResult_____1_fst__h6628 =
	     rs1_val_bypassed__h2564 & _theResult___snd__h7310 ;
  assign _theResult____h18925 =
	     (delta_CPI_instrs__h18924 == 64'd0) ?
	       delta_CPI_instrs___1__h18960 :
	       delta_CPI_instrs__h18924 ;
  assign _theResult___snd__h7310 =
	     (stage1_rg_stage_input[151:145] == 7'b0010011) ?
	       SEXT_stage1_rg_stage_input_73_BITS_87_TO_76_20___d321 :
	       rs2_val_bypassed__h2570 ;
  assign alu_outputs___1_addr__h5609 =
	     IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 ?
	       branch_target__h5593 :
	       stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d562 ;
  assign alu_outputs___1_addr__h5626 =
	     { stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317[31:1],
	       1'd0 } ;
  assign alu_outputs___1_addr__h5647 = { eaddr__h5784[31:1], 1'd0 } ;
  assign alu_outputs___1_addr__h5810 =
	     rs1_val_bypassed__h2564 +
	     { {20{stage1_rg_stage_input_BITS_75_TO_64__q8[11]}},
	       stage1_rg_stage_input_BITS_75_TO_64__q8 } ;
  assign alu_outputs___1_exc_code__h6032 =
	     (stage1_rg_stage_input[112:110] == 3'b0) ?
	       ((stage1_rg_stage_input[144:140] == 5'd0 &&
		 stage1_rg_stage_input[139:135] == 5'd0) ?
		  CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q2 :
		  4'd2) :
	       4'd2 ;
  assign alu_outputs___1_val1__h5716 =
	     (stage1_rg_stage_input[112:110] == 3'b001) ?
	       rd_val__h7207 :
	       (stage1_rg_stage_input[214] ? rd_val__h7280 : rd_val__h7258) ;
  assign alu_outputs___1_val1__h5751 =
	     (stage1_rg_stage_input[112:110] == 3'b0 &&
	      (stage1_rg_stage_input[151:145] != 7'b0110011 ||
	       !stage1_rg_stage_input[214])) ?
	       rd_val___1__h6581 :
	       _theResult_____1_fst__h6593 ;
  assign alu_outputs___1_val1__h6036 =
	     stage1_rg_stage_input[112] ?
	       { 27'd0, stage1_rg_stage_input[139:135] } :
	       rs1_val_bypassed__h2564 ;
  assign branch_target__h5593 =
	     stage1_rg_stage_input[255:224] +
	     { {19{stage1_rg_stage_input_BITS_63_TO_51__q3[12]}},
	       stage1_rg_stage_input_BITS_63_TO_51__q3 } ;
  assign cpi__h18927 = x__h18926 / 64'd10 ;
  assign cpifrac__h18928 = x__h18926 % 64'd10 ;
  assign csr_regfile_RDY_server_reset_request_put__02_A_ETC___d914 =
	     csr_regfile$RDY_server_reset_request_put &&
	     f_reset_reqs$EMPTY_N &&
	     stageF_f_reset_reqs$FULL_N &&
	     stageD_f_reset_reqs$FULL_N &&
	     stage1_f_reset_reqs$FULL_N &&
	     stage2_f_reset_reqs$FULL_N &&
	     stage3_f_reset_reqs$FULL_N ;
  assign csr_regfile_read_csr_mcycle__3_MINUS_rg_start__ETC___d1212 =
	     delta_CPI_cycles__h18923 * 64'd10 ;
  assign cur_verbosity__h1322 =
	     (csr_regfile$read_csr_minstret < cfg_logdelay) ?
	       4'd0 :
	       cfg_verbosity ;
  assign data_to_stage2_addr__h5484 = x_out_data_to_stage2_addr__h5495 ;
  assign data_to_stage2_rd__h5483 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       5'd0 :
	       stage1_rg_stage_input[144:140] ;
  assign decoded_instr_funct10__h10836 =
	     { stageD_rg_data[63:57], stageD_rg_data[46:44] } ;
  assign decoded_instr_imm12_S__h10838 =
	     { stageD_rg_data[63:57], stageD_rg_data[43:39] } ;
  assign decoded_instr_imm13_SB__h10839 =
	     { stageD_rg_data[63],
	       stageD_rg_data[39],
	       stageD_rg_data[62:57],
	       stageD_rg_data[43:40],
	       1'b0 } ;
  assign decoded_instr_imm21_UJ__h10841 =
	     { stageD_rg_data[63],
	       stageD_rg_data[51:44],
	       stageD_rg_data[52],
	       stageD_rg_data[62:53],
	       1'b0 } ;
  assign delta_CPI_cycles__h18923 =
	     csr_regfile$read_csr_mcycle - rg_start_CPI_cycles ;
  assign delta_CPI_instrs___1__h18960 = delta_CPI_instrs__h18924 + 64'd1 ;
  assign delta_CPI_instrs__h18924 =
	     csr_regfile$read_csr_minstret - rg_start_CPI_instrs ;
  assign eaddr__h5784 =
	     rs1_val_bypassed__h2564 +
	     SEXT_stage1_rg_stage_input_73_BITS_87_TO_76_20___d321 ;
  assign epoch__h11930 =
	     (stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1079 &&
	      !IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696) ?
	       v__h8954 :
	       stageF_rg_epoch ;
  assign gpr_regfile_RDY_server_reset_response_get__24__ETC___d942 =
	     gpr_regfile$RDY_server_reset_response_get &&
	     near_mem$RDY_server_reset_response_get &&
	     csr_regfile$RDY_server_reset_response_get &&
	     stageF_branch_predictor_RDY_predict_req__27_AN_ETC___d939 ;
  assign near_mem_imem_valid__01_AND_near_mem_imem_exc__ETC___d898 =
	     near_mem$imem_valid && near_mem$imem_exc &&
	     near_mem$imem_exc_code != 4'd0 &&
	     near_mem$imem_exc_code != 4'd1 &&
	     near_mem$imem_exc_code != 4'd2 &&
	     near_mem$imem_exc_code != 4'd3 &&
	     near_mem$imem_exc_code != 4'd4 &&
	     near_mem$imem_exc_code != 4'd5 &&
	     near_mem$imem_exc_code != 4'd6 &&
	     near_mem$imem_exc_code != 4'd7 &&
	     near_mem$imem_exc_code != 4'd8 &&
	     near_mem$imem_exc_code != 4'd9 &&
	     near_mem$imem_exc_code != 4'd11 &&
	     near_mem$imem_exc_code != 4'd12 &&
	     near_mem$imem_exc_code != 4'd13 &&
	     near_mem$imem_exc_code != 4'd15 ;
  assign next_pc__h11932 =
	     (stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1079 &&
	      !IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696) ?
	       x_out_next_pc__h5447 :
	       stageF_branch_predictor$predict_rsp ;
  assign next_pc__h5431 = x_out_next_pc__h5447 ;
  assign output_stage2___1_bypass_rd_val__h5197 =
	     (stage2_rg_stage2[100:96] == 5'd0) ?
	       stage2_rg_stage2[63:32] :
	       near_mem$dmem_word64[31:0] ;
  assign rd_val___1__h6581 =
	     rs1_val_bypassed__h2564 + _theResult___snd__h7310 ;
  assign rd_val___1__h6589 =
	     rs1_val_bypassed__h2564 - _theResult___snd__h7310 ;
  assign rd_val___1__h6596 =
	     ((rs1_val_bypassed__h2564 ^ 32'h80000000) <
	      (_theResult___snd__h7310 ^ 32'h80000000)) ?
	       32'd1 :
	       32'd0 ;
  assign rd_val___1__h6603 =
	     (rs1_val_bypassed__h2564 < _theResult___snd__h7310) ?
	       32'd1 :
	       32'd0 ;
  assign rd_val___1__h6610 =
	     rs1_val_bypassed__h2564 ^ _theResult___snd__h7310 ;
  assign rd_val___1__h6617 =
	     rs1_val_bypassed__h2564 | _theResult___snd__h7310 ;
  assign rd_val__h5340 =
	     (stage3_rg_full && stage3_rg_stage3[37] &&
	      stage3_rg_stage3[36:32] == stage1_rg_stage_input[139:135]) ?
	       stage3_rg_stage3[31:0] :
	       gpr_regfile$read_rs1 ;
  assign rd_val__h5408 =
	     (stage3_rg_full && stage3_rg_stage3[37] &&
	      stage3_rg_stage3[36:32] == stage1_rg_stage_input[134:130]) ?
	       stage3_rg_stage3[31:0] :
	       gpr_regfile$read_rs2 ;
  assign rd_val__h5757 = { stage1_rg_stage_input[50:31], 12'h0 } ;
  assign rd_val__h5770 = stage1_rg_stage_input[255:224] + rd_val__h5757 ;
  assign rd_val__h7207 = rs1_val_bypassed__h2564 << shamt__h5703 ;
  assign rd_val__h7258 = rs1_val_bypassed__h2564 >> shamt__h5703 ;
  assign rd_val__h7280 =
	     rs1_val_bypassed__h2564 >> shamt__h5703 |
	     ~(32'hFFFFFFFF >> shamt__h5703) &
	     {32{rs1_val_bypassed__h2564[31]}} ;
  assign rg_cur_priv_5_EQ_0b11_01_OR_rg_cur_priv_5_EQ_0_ETC___d418 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[21] ||
	      rg_cur_priv == 2'b0 && csr_regfile$read_misa[13]) &&
	     stage1_rg_stage_input[87:76] == 12'b000100000101 ;
  assign rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 =
	     rg_state == 4'd2 && !rg_halt &&
	     !csr_regfile$interrupt_pending[4] &&
	     !stage3_rg_full &&
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 ==
	     2'd0 &&
	     stage1_rg_full &&
	     stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	     NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 ;
  assign rg_state_3_EQ_2_69_AND_NOT_stage3_rg_full_1_2__ETC___d1111 =
	     rg_state == 4'd2 && !stage3_rg_full &&
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 ==
	     2'd3 &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign rg_state_3_EQ_2_69_AND_stage3_rg_full_1_OR_NOT_ETC___d979 =
	     rg_state == 4'd2 &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 !=
	      2'd0 ||
	      stage1_rg_full ||
	      stageD_rg_full ||
	      stageF_rg_full) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 !=
	      2'd3) &&
	     stage3_rg_full_1_OR_NOT_IF_stage2_rg_full_0_TH_ETC___d977 ;
  assign rg_state_3_EQ_3_203_OR_rg_state_3_EQ_2_69_AND__ETC___d1207 =
	     (rg_state == 4'd3 ||
	      rg_state_3_EQ_2_69_AND_NOT_rg_halt_48_49_AND_N_ETC___d1121 &&
	      IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 ==
	      4'd12) &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign rs1_val__h13108 =
	     (stage1_rg_stage_input_BITS_215_TO_184__q18[14:12] == 3'b001) ?
	       x_out_data_to_stage2_val1__h5496 :
	       { 27'd0, stage1_rg_stage_input_BITS_215_TO_184__q18[19:15] } ;
  assign rs1_val_bypassed__h2564 =
	     (stage1_rg_stage_input[139:135] == 5'd0) ? 32'd0 : val__h5342 ;
  assign rs2_val_bypassed__h2570 =
	     (stage1_rg_stage_input[134:130] == 5'd0) ? 32'd0 : val__h5410 ;
  assign shamt__h5703 =
	     (stage1_rg_stage_input[151:145] == 7'b0010011) ?
	       stage1_rg_stage_input[80:76] :
	       rs2_val_bypassed__h2570[4:0] ;
  assign stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1079 =
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	      NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d957) &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd0 ;
  assign stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d1226 =
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	      NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d957 ||
	      NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329) &&
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 ==
	     2'd0 &&
	     !stage3_rg_full &&
	     (!stageF_rg_full || near_mem$imem_valid) ;
  assign stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381 =
	     stage1_rg_full &&
	     NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	     (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) ;
  assign stage1_rg_stage_input_73_BITS_112_TO_110_03_EQ_ETC___d350 =
	     stage1_rg_stage_input[112:110] == 3'b0 &&
	     (stage1_rg_stage_input[151:145] != 7'b0110011 ||
	      !stage1_rg_stage_input[214]) ||
	     stage1_rg_stage_input[112:110] == 3'b0 &&
	     stage1_rg_stage_input[151:145] == 7'b0110011 &&
	     stage1_rg_stage_input[214] ||
	     stage1_rg_stage_input[112:110] == 3'b010 ||
	     stage1_rg_stage_input[112:110] == 3'b011 ||
	     stage1_rg_stage_input[112:110] == 3'b100 ||
	     stage1_rg_stage_input[112:110] == 3'b110 ||
	     stage1_rg_stage_input[112:110] == 3'b111 ;
  assign stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317 =
	     stage1_rg_stage_input[255:224] +
	     { {11{stage1_rg_stage_input_BITS_30_TO_10__q9[20]}},
	       stage1_rg_stage_input_BITS_30_TO_10__q9 } ;
  assign stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d562 =
	     stage1_rg_stage_input[255:224] + 32'd4 ;
  assign stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195 =
	     stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 ==
	     2'd1 &&
	     (IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177 ||
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179) ;
  assign stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d656 =
	     stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	     NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd0 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd1 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd2 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd3 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd4 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd5 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd6 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd7 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd8 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd9 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd10 &&
	     IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 !=
	     4'd11 ;
  assign stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 =
	     stage1_rg_stage_input[221] == rg_epoch ;
  assign stage1_rg_stage_input_BITS_215_TO_184__q18 =
	     stage1_rg_stage_input[215:184] ;
  assign stage1_rg_stage_input_BITS_30_TO_10__q9 =
	     stage1_rg_stage_input[30:10] ;
  assign stage1_rg_stage_input_BITS_63_TO_51__q3 =
	     stage1_rg_stage_input[63:51] ;
  assign stage1_rg_stage_input_BITS_75_TO_64__q8 =
	     stage1_rg_stage_input[75:64] ;
  assign stage1_rg_stage_input_BITS_87_TO_76__q10 =
	     stage1_rg_stage_input[87:76] ;
  assign stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0_3_OR_ETC___d123 =
	     stage2_rg_stage2[102:101] == 2'd0 ||
	     CASE_stage2_rg_stage2_BITS_102_TO_101_1_near_m_ETC__q6 ;
  assign stage3_rg_full_1_OR_NOT_IF_stage2_rg_full_0_TH_ETC___d977 =
	     stage3_rg_full ||
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 !=
	     2'd0 ||
	     !stage1_rg_full ||
	     !stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	     IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378 ;
  assign stageF_branch_predictor_RDY_predict_req__27_AN_ETC___d939 =
	     stageF_branch_predictor$RDY_predict_req &&
	     stageF_f_reset_rsps$EMPTY_N &&
	     stageD_f_reset_rsps$EMPTY_N &&
	     stage1_f_reset_rsps$EMPTY_N &&
	     stage2_f_reset_rsps$EMPTY_N &&
	     stage3_f_reset_rsps$EMPTY_N &&
	     f_reset_rsps$FULL_N ;
  assign trap_info_badaddr__h6998 =
	     (stage1_rg_stage_input[151:145] != 7'b1100011 &&
	      stage1_rg_stage_input[151:145] != 7'b1101111 &&
	      stage1_rg_stage_input[151:145] != 7'b1100111 &&
	      (stage1_rg_stage_input[151:145] != 7'b1110011 ||
	       stage1_rg_stage_input[112:110] != 3'b0 ||
	       stage1_rg_stage_input[144:140] != 5'd0 ||
	       stage1_rg_stage_input[139:135] != 5'd0 ||
	       stage1_rg_stage_input[87:76] != 12'b0 &&
	       stage1_rg_stage_input[87:76] != 12'b000000000001)) ?
	       stage1_rg_stage_input[215:184] :
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q17 ;
  assign v__h8954 = rg_epoch + 1'd1 ;
  assign val__h5342 =
	     (IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 ==
	      2'd2 &&
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d177) ?
	       x_out_bypass_rd_val__h5209 :
	       rd_val__h5340 ;
  assign val__h5410 =
	     (IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 ==
	      2'd2 &&
	      IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d179) ?
	       x_out_bypass_rd_val__h5209 :
	       rd_val__h5408 ;
  assign value__h7045 =
	     stage1_rg_stage_input[220] ?
	       stage1_rg_stage_input[255:224] :
	       trap_info_badaddr__h6998 ;
  assign x__h18926 =
	     csr_regfile_read_csr_mcycle__3_MINUS_rg_start__ETC___d1212[63:0] /
	     _theResult____h18925 ;
  assign x_out_data_to_stage2_rd__h5494 =
	     stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ?
	       data_to_stage2_rd__h5483 :
	       5'd0 ;
  assign x_out_data_to_stage2_val2__h5497 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       branch_target__h5593 :
	       rs2_val_bypassed__h2570 ;
  assign x_out_next_pc__h5447 =
	     IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d375 ?
	       data_to_stage2_addr__h5484 :
	       stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d562 ;
  assign x_out_trap_info_exc_code__h7003 =
	     stage1_rg_stage_input[220] ?
	       stage1_rg_stage_input[219:216] :
	       alu_outputs_exc_code__h6051 ;
  assign y__h13920 = ~rs1_val__h13632 ;
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[102:101])
      2'd0, 2'd1, 2'd3:
	  x_out_data_to_stage3_rd__h4870 = stage2_rg_stage2[100:96];
      2'd2: x_out_data_to_stage3_rd__h4870 = 5'd0;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[102:101])
      2'd0, 2'd1: x_out_bypass_rd__h5208 = stage2_rg_stage2[100:96];
      default: x_out_bypass_rd__h5208 = stage2_rg_stage2[100:96];
    endcase
  end
  always@(stage2_rg_stage2 or stage2_mbox$word or near_mem$dmem_word64)
  begin
    case (stage2_rg_stage2[102:101])
      2'd0: x_out_data_to_stage3_rd_val__h4871 = stage2_rg_stage2[63:32];
      2'd1: x_out_data_to_stage3_rd_val__h4871 = near_mem$dmem_word64[31:0];
      default: x_out_data_to_stage3_rd_val__h4871 = stage2_mbox$word;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$word or output_stage2___1_bypass_rd_val__h5197)
  begin
    case (stage2_rg_stage2[102:101])
      2'd0: x_out_bypass_rd_val__h5209 = stage2_rg_stage2[63:32];
      2'd1:
	  x_out_bypass_rd_val__h5209 = output_stage2___1_bypass_rd_val__h5197;
      default: x_out_bypass_rd_val__h5209 = stage2_mbox$word;
    endcase
  end
  always@(rg_cur_priv)
  begin
    case (rg_cur_priv)
      2'b0: CASE_rg_cur_priv_0b0_8_0b1_9_11__q1 = 4'd8;
      2'b01: CASE_rg_cur_priv_0b0_8_0b1_9_11__q1 = 4'd9;
      default: CASE_rg_cur_priv_0b0_8_0b1_9_11__q1 = 4'd11;
    endcase
  end
  always@(stage1_rg_stage_input or CASE_rg_cur_priv_0b0_8_0b1_9_11__q1)
  begin
    case (stage1_rg_stage_input[87:76])
      12'b0:
	  CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q2 =
	      CASE_rg_cur_priv_0b0_8_0b1_9_11__q1;
      12'b000000000001:
	  CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q2 = 4'd3;
      default: CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q2 = 4'd2;
    endcase
  end
  always@(stage1_rg_stage_input or alu_outputs___1_exc_code__h6032)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011,
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0100011,
      7'b0110011,
      7'b0110111:
	  alu_outputs_exc_code__h6051 = 4'd2;
      7'b1100011, 7'b1100111, 7'b1101111: alu_outputs_exc_code__h6051 = 4'd0;
      7'b1110011:
	  alu_outputs_exc_code__h6051 = alu_outputs___1_exc_code__h6032;
      default: alu_outputs_exc_code__h6051 = 4'd2;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_3_6_ETC___d96 or
	  IF_near_mem_dmem_valid__0_THEN_IF_near_mem_dme_ETC___d93)
  begin
    case (stage2_rg_stage2[102:101])
      2'd0: CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q4 = 2'd2;
      2'd1, 2'd2:
	  CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q4 =
	      IF_near_mem_dmem_valid__0_THEN_IF_near_mem_dme_ETC___d93;
      2'd3:
	  CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q4 =
	      IF_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_3_6_ETC___d96;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[102:101])
      2'd1, 2'd2:
	  CASE_stage2_rg_stage2_BITS_102_TO_101_1_NOT_ne_ETC__q5 =
	      !near_mem$dmem_valid || near_mem$dmem_exc;
      default: CASE_stage2_rg_stage2_BITS_102_TO_101_1_NOT_ne_ETC__q5 =
		   !stage2_mbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[102:101])
      2'd1, 2'd2:
	  CASE_stage2_rg_stage2_BITS_102_TO_101_1_near_m_ETC__q6 =
	      near_mem$dmem_valid && !near_mem$dmem_exc;
      default: CASE_stage2_rg_stage2_BITS_102_TO_101_1_near_m_ETC__q6 =
		   stage2_mbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_3_6_ETC___d96 or
	  IF_stage2_rg_stage2_1_BITS_100_TO_96_29_EQ_0_5_ETC___d155)
  begin
    case (stage2_rg_stage2[102:101])
      2'd0: CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q7 = 2'd2;
      2'd1:
	  CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q7 =
	      IF_stage2_rg_stage2_1_BITS_100_TO_96_29_EQ_0_5_ETC___d155;
      2'd2: CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q7 = 2'd0;
      2'd3:
	  CASE_stage2_rg_stage2_BITS_102_TO_101_0_2_1_IF_ETC__q7 =
	      IF_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_3_6_ETC___d96;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d242 or
	  IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d238 or
	  IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d240)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 =
	      IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d238;
      3'b001:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 =
	      !IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d238;
      3'b100:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 =
	      IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d240;
      3'b101:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 =
	      !IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d240;
      3'b110:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 =
	      IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d242;
      default: IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 =
		   stage1_rg_stage_input[112:110] == 3'b111 &&
		   !IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d242;
    endcase
  end
  always@(stage1_rg_stage_input or
	  _theResult_____1_fst__h6628 or
	  rd_val___1__h6596 or
	  rd_val___1__h6603 or rd_val___1__h6610 or rd_val___1__h6617)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b010: _theResult_____1_fst__h6600 = rd_val___1__h6596;
      3'b011: _theResult_____1_fst__h6600 = rd_val___1__h6603;
      3'b100: _theResult_____1_fst__h6600 = rd_val___1__h6610;
      3'b110: _theResult_____1_fst__h6600 = rd_val___1__h6617;
      default: _theResult_____1_fst__h6600 = _theResult_____1_fst__h6628;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d242 or
	  IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d238 or
	  IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d240)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 =
	      !IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d238;
      3'b001:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 =
	      IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d238;
      3'b100:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 =
	      !IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d240;
      3'b101:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 =
	      IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d240;
      3'b110:
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 =
	      !IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d242;
      default: IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 =
		   stage1_rg_stage_input[112:110] != 3'b111 ||
		   IF_stage1_rg_stage_input_73_BITS_139_TO_135_76_ETC___d242;
    endcase
  end
  always@(stage1_rg_stage_input or
	  NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d278)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q11 =
	      NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d278;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q11 =
		   stage1_rg_stage_input[151:145] != 7'b0110111 &&
		   stage1_rg_stage_input[151:145] != 7'b0010111 &&
		   ((stage1_rg_stage_input[151:145] == 7'b0000011) ?
		      stage1_rg_stage_input[112:110] != 3'b0 &&
		      stage1_rg_stage_input[112:110] != 3'b100 &&
		      stage1_rg_stage_input[112:110] != 3'b001 &&
		      stage1_rg_stage_input[112:110] != 3'b101 &&
		      stage1_rg_stage_input[112:110] != 3'b010 :
		      stage1_rg_stage_input[151:145] != 7'b0100011 ||
		      stage1_rg_stage_input[112:110] != 3'b0 &&
		      stage1_rg_stage_input[112:110] != 3'b001 &&
		      stage1_rg_stage_input[112:110] != 3'b010);
    endcase
  end
  always@(stage1_rg_stage_input or
	  eaddr__h5784 or
	  NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d307 or
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 or
	  stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d326 =
	      NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d307 ||
	      IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313;
      7'b1101111:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d326 =
	      stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317[1];
      default: IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d326 =
		   stage1_rg_stage_input[151:145] != 7'b1100111 ||
		   eaddr__h5784[1];
    endcase
  end
  always@(stage1_rg_stage_input or
	  stage1_rg_stage_input_73_BITS_112_TO_110_03_EQ_ETC___d350)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 =
	      stage1_rg_stage_input_73_BITS_112_TO_110_03_EQ_ETC___d350;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 =
		   stage1_rg_stage_input[151:145] == 7'b0110111 ||
		   stage1_rg_stage_input[151:145] == 7'b0010111 ||
		   ((stage1_rg_stage_input[151:145] == 7'b0000011) ?
		      stage1_rg_stage_input[112:110] == 3'b0 ||
		      stage1_rg_stage_input[112:110] == 3'b100 ||
		      stage1_rg_stage_input[112:110] == 3'b001 ||
		      stage1_rg_stage_input[112:110] == 3'b101 ||
		      stage1_rg_stage_input[112:110] == 3'b010 :
		      stage1_rg_stage_input[151:145] == 7'b0100011 &&
		      (stage1_rg_stage_input[112:110] == 3'b0 ||
		       stage1_rg_stage_input[112:110] == 3'b001 ||
		       stage1_rg_stage_input[112:110] == 3'b010));
    endcase
  end
  always@(stage1_rg_stage_input or
	  eaddr__h5784 or
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 or
	  branch_target__h5593 or
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 or
	  stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d375 =
	      (stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b100 ||
	       stage1_rg_stage_input[112:110] == 3'b101 ||
	       stage1_rg_stage_input[112:110] == 3'b110 ||
	       stage1_rg_stage_input[112:110] == 3'b111) &&
	      (IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d313 ||
	       !branch_target__h5593[1]) &&
	      IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249;
      7'b1101111:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d375 =
	      !stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317[1];
      default: IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d375 =
		   stage1_rg_stage_input[151:145] == 7'b1100111 &&
		   !eaddr__h5784[1];
    endcase
  end
  always@(stage1_rg_stage_input or
	  rg_cur_priv or
	  IF_rg_cur_priv_5_EQ_0b11_01_OR_rg_cur_priv_5_E_ETC___d420)
  begin
    case (stage1_rg_stage_input[87:76])
      12'b0, 12'b000000000001:
	  IF_stage1_rg_stage_input_73_BITS_87_TO_76_20_E_ETC___d422 = 4'd12;
      default: IF_stage1_rg_stage_input_73_BITS_87_TO_76_20_E_ETC___d422 =
		   (rg_cur_priv == 2'b11 &&
		    stage1_rg_stage_input[87:76] == 12'b001100000010) ?
		     4'd8 :
		     IF_rg_cur_priv_5_EQ_0b11_01_OR_rg_cur_priv_5_E_ETC___d420;
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q13 = 4'd5;
      3'b001: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q13 = 4'd6;
      default: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q13 =
		   4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_73_BITS_87_TO_76_20_E_ETC___d422)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q14 =
	      (stage1_rg_stage_input[144:140] == 5'd0 &&
	       stage1_rg_stage_input[139:135] == 5'd0) ?
		IF_stage1_rg_stage_input_73_BITS_87_TO_76_20_E_ETC___d422 :
		4'd12;
      3'b001, 3'b101:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q14 = 4'd3;
      3'b010, 3'b011, 3'b110, 3'b111:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q14 = 4'd4;
      3'd4: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q14 = 4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q13 or
	  IF_NOT_stage1_rg_stage_input_73_BITS_112_TO_11_ETC___d388 or
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q14)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435 =
	      (stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b100 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b101 &&
	       stage1_rg_stage_input[112:110] != 3'b010) ?
		4'd12 :
		4'd1;
      7'b0001111:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435 =
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q13;
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435 =
	      IF_NOT_stage1_rg_stage_input_73_BITS_112_TO_11_ETC___d388;
      7'b0010111, 7'b0110111:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435 = 4'd1;
      7'b0100011:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435 =
	      (stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b010) ?
		4'd12 :
		4'd1;
      7'b1110011:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435 =
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q14;
      default: IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435 =
		   4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435 or
	  NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d307 or
	  IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 or
	  eaddr__h5784 or
	  stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d440 =
	      NOT_stage1_rg_stage_input_73_BITS_112_TO_110_0_ETC___d307 ?
		4'd12 :
		(IF_stage1_rg_stage_input_73_BITS_112_TO_110_03_ETC___d249 ?
		   4'd2 :
		   4'd1);
      7'b1100111:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d440 =
	      eaddr__h5784[1] ? 4'd12 : 4'd2;
      7'b1101111:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d440 =
	      stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d317[1] ?
		4'd12 :
		4'd2;
      default: IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d440 =
		   (stage1_rg_stage_input[151:145] == 7'b0110011 &&
		    stage1_rg_stage_input[104:98] == 7'b0000001) ?
		     4'd1 :
		     (((stage1_rg_stage_input[151:145] == 7'b0010011 ||
			stage1_rg_stage_input[151:145] == 7'b0110011) &&
		       (stage1_rg_stage_input[112:110] == 3'b001 ||
			stage1_rg_stage_input[112:110] == 3'b101)) ?
			(stage1_rg_stage_input[81] ? 4'd12 : 4'd1) :
			IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d435);
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15 = 2'd1;
      7'b0010011, 7'b0010111, 7'b0110011, 7'b0110111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15 = 2'd0;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15 = 2'd2;
    endcase
  end
  always@(stage1_rg_stage_input or
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011, 7'b1100111, 7'b1101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q16 = 2'd0;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q16 =
		   (stage1_rg_stage_input[151:145] == 7'b0110011 &&
		    stage1_rg_stage_input[104:98] == 7'b0000001) ?
		     2'd3 :
		     CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_addr__h5810 or
	  eaddr__h5784 or
	  alu_outputs___1_addr__h5609 or
	  alu_outputs___1_addr__h5647 or alu_outputs___1_addr__h5626)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011: x_out_data_to_stage2_addr__h5495 = eaddr__h5784;
      7'b1100011:
	  x_out_data_to_stage2_addr__h5495 = alu_outputs___1_addr__h5609;
      7'b1100111:
	  x_out_data_to_stage2_addr__h5495 = alu_outputs___1_addr__h5647;
      7'b1101111:
	  x_out_data_to_stage2_addr__h5495 = alu_outputs___1_addr__h5626;
      default: x_out_data_to_stage2_addr__h5495 = alu_outputs___1_addr__h5810;
    endcase
  end
  always@(stage1_rg_stage_input or data_to_stage2_addr__h5484)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011, 7'b1100111, 7'b1101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q17 =
	      data_to_stage2_addr__h5484;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q17 =
		   32'd0;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_val1__h6036 or
	  alu_outputs___1_val1__h5751 or rd_val__h5770 or rd_val__h5757)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d621 =
	      alu_outputs___1_val1__h5751;
      7'b0010111:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d621 =
	      rd_val__h5770;
      7'b0110111:
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d621 =
	      rd_val__h5757;
      default: IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d621 =
		   alu_outputs___1_val1__h6036;
    endcase
  end
  always@(stage1_rg_stage_input or
	  rs1_val_bypassed__h2564 or
	  IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d622 or
	  stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d562)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h5496 =
	      stage1_rg_stage_input_73_BITS_255_TO_224_84_PL_ETC___d562;
      default: x_out_data_to_stage2_val1__h5496 =
		   (stage1_rg_stage_input[151:145] == 7'b0110011 &&
		    stage1_rg_stage_input[104:98] == 7'b0000001) ?
		     rs1_val_bypassed__h2564 :
		     IF_stage1_rg_stage_input_73_BITS_151_TO_145_01_ETC___d622;
    endcase
  end
  always@(stage1_rg_stage_input_BITS_215_TO_184__q18 or
	  x_out_data_to_stage2_val1__h5496)
  begin
    case (stage1_rg_stage_input_BITS_215_TO_184__q18[14:12])
      3'b010, 3'b011: rs1_val__h13632 = x_out_data_to_stage2_val1__h5496;
      default: rs1_val__h13632 =
		   { 27'd0,
		     stage1_rg_stage_input_BITS_215_TO_184__q18[19:15] };
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_logdelay <= `BSV_ASSIGNMENT_DELAY 64'd0;
	cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_halt <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 4'd0;
	stage1_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage3_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stageD_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stageF_rg_epoch <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stageF_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (cfg_logdelay$EN)
	  cfg_logdelay <= `BSV_ASSIGNMENT_DELAY cfg_logdelay$D_IN;
	if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (rg_halt$EN) rg_halt <= `BSV_ASSIGNMENT_DELAY rg_halt$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
	if (stage1_rg_full$EN)
	  stage1_rg_full <= `BSV_ASSIGNMENT_DELAY stage1_rg_full$D_IN;
	if (stage2_rg_full$EN)
	  stage2_rg_full <= `BSV_ASSIGNMENT_DELAY stage2_rg_full$D_IN;
	if (stage3_rg_full$EN)
	  stage3_rg_full <= `BSV_ASSIGNMENT_DELAY stage3_rg_full$D_IN;
	if (stageD_rg_full$EN)
	  stageD_rg_full <= `BSV_ASSIGNMENT_DELAY stageD_rg_full$D_IN;
	if (stageF_rg_epoch$EN)
	  stageF_rg_epoch <= `BSV_ASSIGNMENT_DELAY stageF_rg_epoch$D_IN;
	if (stageF_rg_full$EN)
	  stageF_rg_full <= `BSV_ASSIGNMENT_DELAY stageF_rg_full$D_IN;
      end
    if (rg_cur_priv$EN) rg_cur_priv <= `BSV_ASSIGNMENT_DELAY rg_cur_priv$D_IN;
    if (rg_epoch$EN) rg_epoch <= `BSV_ASSIGNMENT_DELAY rg_epoch$D_IN;
    if (rg_inum$EN) rg_inum <= `BSV_ASSIGNMENT_DELAY rg_inum$D_IN;
    if (rg_start_CPI_cycles$EN)
      rg_start_CPI_cycles <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_cycles$D_IN;
    if (rg_start_CPI_instrs$EN)
      rg_start_CPI_instrs <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_instrs$D_IN;
    if (stage1_rg_stage_input$EN)
      stage1_rg_stage_input <= `BSV_ASSIGNMENT_DELAY
	  stage1_rg_stage_input$D_IN;
    if (stage2_rg_stage2$EN)
      stage2_rg_stage2 <= `BSV_ASSIGNMENT_DELAY stage2_rg_stage2$D_IN;
    if (stage3_rg_stage3$EN)
      stage3_rg_stage3 <= `BSV_ASSIGNMENT_DELAY stage3_rg_stage3$D_IN;
    if (stageD_rg_data$EN)
      stageD_rg_data <= `BSV_ASSIGNMENT_DELAY stageD_rg_data$D_IN;
    if (stageF_rg_priv$EN)
      stageF_rg_priv <= `BSV_ASSIGNMENT_DELAY stageF_rg_priv$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_logdelay = 64'hAAAAAAAAAAAAAAAA;
    cfg_verbosity = 4'hA;
    rg_cur_priv = 2'h2;
    rg_epoch = 1'h0;
    rg_halt = 1'h0;
    rg_inum = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_cycles = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_instrs = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 4'hA;
    stage1_rg_full = 1'h0;
    stage1_rg_stage_input =
	256'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage2_rg_full = 1'h0;
    stage2_rg_stage2 = 169'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage3_rg_full = 1'h0;
    stage3_rg_stage3 = 104'hAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stageD_rg_data = 104'hAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stageD_rg_full = 1'h0;
    stageF_rg_epoch = 1'h0;
    stageF_rg_full = 1'h0;
    stageF_rg_priv = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("%0d: Pipeline State:  inum:%0d  cur_priv:%0d  mstatus:%0x  epoch:%0d",
		 csr_regfile$read_csr_mcycle,
		 rg_inum,
		 rg_cur_priv,
		 csr_regfile$read_mstatus,
		 rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write("MStatus{",
	       "sd:%0d",
	       csr_regfile$read_mstatus[14:13] == 2'h3 ||
	       csr_regfile$read_mstatus[16:15] == 2'h3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] == 2'd2)
	$write(" sxl:%0d uxl:%0d", 2'd0, 2'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] != 2'd2)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tsr:%0d", csr_regfile$read_mstatus[22]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tw:%0d", csr_regfile$read_mstatus[21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tvm:%0d", csr_regfile$read_mstatus[20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mxr:%0d", csr_regfile$read_mstatus[19]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" sum:%0d", csr_regfile$read_mstatus[18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mprv:%0d", csr_regfile$read_mstatus[17]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" xs:%0d", csr_regfile$read_mstatus[16:15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" fs:%0d", csr_regfile$read_mstatus[14:13]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mpp:%0d", csr_regfile$read_mstatus[12:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" spp:%0d", csr_regfile$read_mstatus[8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" pies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[7],
	       csr_regfile$read_mstatus[5],
	       csr_regfile$read_mstatus[4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" ies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[3],
	       csr_regfile$read_mstatus[1],
	       csr_regfile$read_mstatus[0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    Stage3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_Stage3");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full) $write(" PIPE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage3_rg_full || !stage3_rg_stage3[37]))
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full && stage3_rg_stage3[37])
	$write("Rd %0d ",
	       stage3_rg_stage3[36:32],
	       "rd_val:%h",
	       stage3_rg_stage3[31:0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage2: pc 0x%08h instr 0x%08h priv %0d",
		 stage2_rg_stage2[166:135],
		 stage2_rg_stage2[134:103],
		 stage2_rg_stage2[168:167]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("Output_Stage2", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("Output_Stage2", " BUSY: pc:%0h", stage2_rg_stage2[166:135]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("Output_Stage2", " NONPIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("Output_Stage2", " PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[166:135],
	       stage2_rg_stage2[134:103],
	       stage2_rg_stage2[168:167]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3 &&
	  NOT_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0__ETC___d114)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3 &&
	  stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0_3_OR_ETC___d123)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write(" rd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h4870,
	       x_out_data_to_stage3_rd_val__h4871);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("'h%h", stage2_rg_stage2[166:135]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("'h%h", near_mem$dmem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write(", ", "badaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("'h%h", stage2_rg_stage2[95:64], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("'h%h", stage2_rg_stage2[166:135]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("'h%h", near_mem$dmem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write(", ", "badaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd3)
	$write("'h%h", stage2_rg_stage2[95:64], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd1 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 == 2'd0)
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 != 2'd0)
	$write("Rd %0d ", x_out_bypass_rd__h5208);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 == 2'd1)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 != 2'd0 &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d159 != 2'd1)
	$write("rd_val:%h", x_out_bypass_rd_val__h5209);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage1: pc 0x%08h instr 0x%08h priv %0d",
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("Output_Stage1",
	       " BUSY pc:%h",
	       stage1_rg_stage_input[255:224]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("Output_Stage1",
	       " NONPIPE: pc:%h",
	       stage1_rg_stage_input[255:224]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("Output_Stage1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full)
	$write("Output_Stage1", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd0)
	$write("CONTROL_DISCARD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd1)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd2)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd3)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd4)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd5)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd6)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd7)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd8)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd9)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd10)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd11)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d516)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("data_to_Stage 2 {pc:%h  instr:%h  priv:%0d\n",
	       stage1_rg_stage_input[255:224],
	       stage1_rg_stage_input[215:184],
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("            op_stage2:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 == 2'd0)
	$write("OP_Stage2_ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 == 2'd1)
	$write("OP_Stage2_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 == 2'd2)
	$write("OP_Stage2_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  (!stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 ||
	   IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d378) &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 != 2'd0 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 != 2'd1 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d528 != 2'd2)
	$write("OP_Stage2_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h5494);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("            addr:%h  val1:%h  val2:%h}",
	       x_out_data_to_stage2_addr__h5495,
	       x_out_data_to_stage2_val1__h5496,
	       x_out_data_to_stage2_val2__h5497);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd0)
	$write("CONTROL_DISCARD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd1)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd2)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd3)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd4)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd5)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd6)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd7)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd8)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd9)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd10)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd11)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d656)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("'h%h", stage1_rg_stage_input[255:224]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("'h%h", x_out_trap_info_exc_code__h7003);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write(", ", "badaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoch_7___d175 &&
	  NOT_IF_stage2_rg_full_0_THEN_IF_stage2_rg_stag_ETC___d329)
	$write("'h%h", value__h7045, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_72_AND_NOT_stage1_rg_stage_inpu_ETC___d381)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_73_BIT_221_74_EQ_rg_epoc_ETC___d195)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  !IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696)
	$write("\n        redirect next_pc:%h", x_out_next_pc__h5447);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_73_BIT_221_74_EQ_rg__ETC___d333 &&
	  IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    StageD: pc 0x%08h instr 0x%08h priv %0d epoch %0d",
		 stageD_rg_data[103:72],
		 stageD_rg_data[63:32],
		 stageD_rg_data[70:69],
		 stageD_rg_data[71]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_StageD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full) $write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full)
	$write("data_to_Stage1 {pc:%h  priv:%0d  epoch:%0d",
	       stageD_rg_data[103:72],
	       stageD_rg_data[70:69],
	       stageD_rg_data[71]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68])
	$write("  ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[68])
	$write("  instr:%h  pred_pc:%h",
	       stageD_rg_data[63:32],
	       stageD_rg_data[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd0)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd1)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd2)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd3)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd4)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd5)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd6)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd7)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd8)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd9)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd11)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd12)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd13)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] == 4'd15)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[68] &&
	  stageD_rg_data[67:64] != 4'd0 &&
	  stageD_rg_data[67:64] != 4'd1 &&
	  stageD_rg_data[67:64] != 4'd2 &&
	  stageD_rg_data[67:64] != 4'd3 &&
	  stageD_rg_data[67:64] != 4'd4 &&
	  stageD_rg_data[67:64] != 4'd5 &&
	  stageD_rg_data[67:64] != 4'd6 &&
	  stageD_rg_data[67:64] != 4'd7 &&
	  stageD_rg_data[67:64] != 4'd8 &&
	  stageD_rg_data[67:64] != 4'd9 &&
	  stageD_rg_data[67:64] != 4'd11 &&
	  stageD_rg_data[67:64] != 4'd12 &&
	  stageD_rg_data[67:64] != 4'd13 &&
	  stageD_rg_data[67:64] != 4'd15)
	$write("unknown trap Exc_Code %d", stageD_rg_data[67:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[68])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    StageF: pc 0x%08h instr 0x%08h priv %0d epoch %0d",
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 stageF_rg_priv,
		 stageF_rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_StageF");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full && near_mem$imem_valid)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full && !near_mem$imem_valid)
	$write(" BUSY: pc:%h", near_mem$imem_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full && near_mem$imem_valid)
	$write("data_to_StageD {pc:%h  priv:%0d  epoch:%0d",
	       near_mem$imem_pc,
	       stageF_rg_priv,
	       stageF_rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full && !near_mem$imem_valid)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc)
	$write("  ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  !near_mem$imem_exc)
	$write("  instr:%h  pred_pc:%h",
	       near_mem$imem_instr,
	       stageF_branch_predictor$predict_rsp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full && !near_mem$imem_valid)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd0)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd1)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd2)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd3)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd4)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd5)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd6)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd7)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd8)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd9)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd11)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd12)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd13)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem$imem_exc &&
	  near_mem$imem_exc_code == 4'd15)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem_imem_valid__01_AND_near_mem_imem_exc__ETC___d898)
	$write("unknown trap Exc_Code %d", near_mem$imem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  !near_mem$imem_exc)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full && !near_mem$imem_valid)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full && near_mem$imem_valid)
	$write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full && !near_mem$imem_valid)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $display("----------------");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h1322 != 4'd0)
	$display("%0d: CPU.reset_complete", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       pc_reset_value[31:0],
	       v__h8954,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h1322 != 4'd0)
	$display("    restart with PC = 0x%0h", pc_reset_value[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d: CPU.rl_pipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[37] &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    S3.fa_deq: write Rd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[36:32],
		 stage3_rg_stage3[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    S3.enq: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[166:135],
	       stage2_rg_stage2[134:103],
	       stage2_rg_stage2[168:167]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22 &&
	  NOT_stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0__ETC___d114)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22 &&
	  stage2_rg_stage2_1_BITS_102_TO_101_2_EQ_0_3_OR_ETC___d123)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write(" rd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h4870,
	       x_out_data_to_stage3_rd_val__h4871);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_0_THEN_IF_stage2_rg_stage2_1_ETC___d99 == 2'd2 &&
	  cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage2_rg_stage2[166:135],
		 stage2_rg_stage2[134:103],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 == 4'd0 &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    rl_pipe: Discarding stage1 due to redirection");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_rg_halt_48_49_AND_NOT_csr_regfile_interrup_ETC___d960 &&
	  IF_stage1_rg_stage_input_73_BIT_221_74_EQ_rg_e_ETC___d443 != 4'd0 &&
	  (IF_IF_stage1_rg_stage_input_73_BITS_151_TO_145_ETC___d696 ||
	   !stageF_rg_full ||
	   near_mem$imem_valid) &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    CPU_Stage2.enq (Data_Stage1_to_Stage2)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1032 &&
	  stageD_rg_full &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    CPU_Stage1.enq: 0x%08x", stageD_rg_data[103:72]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1075)
	$display("    CPU_StageD.enq (Data_StageF_to_StageD)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1078)
	$display("%d: fa_assert_eq: ASSERTION FAILURE: %s",
		 csr_regfile$read_csr_mcycle,
		 "StageF output epoch == CPU.rg_epoch");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1078)
	$display("    v1 = %0d", stageF_rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1078)
	$display("    v2 = %0d", rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1078)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1083)
	$write("    StageF redirected by Stage1: new_epoch:%0d  next_pc:%0h  m_old_pc:",
	       v__h8954,
	       x_out_next_pc__h5447);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1083)
	$write("tagged Valid ", "'h%h", stage1_rg_stage_input[255:224]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1083)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1075)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       next_pc__h11932,
	       epoch__h11930,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1075)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1089)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1092)
	$write("tagged Valid ", "'h%h", stage1_rg_stage_input[255:224]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_NOT_rg_halt_48_49_AND_NOT_csr_regfile_inter_ETC___d1075)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d: CPU.rl_stage2_nonpipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       csr_regfile$csr_trap_actions[97:66],
	       v__h8954,
	       csr_regfile$csr_trap_actions[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage2_rg_stage2[166:135],
		 stage2_rg_stage2[134:103],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h1322 != 4'd0)
	$display("    mcause:0x%0h  epc 0x%0h  tval:0x%0h  new pc 0x%0h, new mstatus 0x%0h",
		 csr_regfile$csr_trap_actions[33:2],
		 stage2_rg_stage2[166:135],
		 stage2_rg_stage2[95:64],
		 csr_regfile$csr_trap_actions[97:66],
		 csr_regfile$csr_trap_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_CSRR_W", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted &&
	  cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    S1: write CSRRW/CSRRWI Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_215_TO_184__q18[19:15],
		 rs1_val__h13108,
		 stage1_rg_stage_input_BITS_215_TO_184__q18[31:20],
		 csr_regfile$read_csr[31:0],
		 stage1_rg_stage_input_BITS_215_TO_184__q18[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && !csr_regfile$access_permitted &&
	  cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && !csr_regfile$access_permitted &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    rl_stage1_CSRR_W: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_215_TO_184__q18[19:15],
		 rs1_val__h13108,
		 stage1_rg_stage_input_BITS_215_TO_184__q18[31:20],
		 stage1_rg_stage_input_BITS_215_TO_184__q18[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_CSRR_S_or_C",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  csr_regfile$access_permitted &&
	  cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  csr_regfile$access_permitted &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    S1: write CSRRW/CSRRWI Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_215_TO_184__q18[19:15],
		 rs1_val__h13632,
		 stage1_rg_stage_input_BITS_215_TO_184__q18[31:20],
		 csr_regfile$read_csr[31:0],
		 stage1_rg_stage_input_BITS_215_TO_184__q18[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  !csr_regfile$access_permitted &&
	  cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  !csr_regfile$access_permitted &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    rl_stage1_CSRR_W: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_215_TO_184__q18[19:15],
		 rs1_val__h13632,
		 stage1_rg_stage_input_BITS_215_TO_184__q18[31:20],
		 stage1_rg_stage_input_BITS_215_TO_184__q18[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       x_out_next_pc__h5447,
	       v__h8954,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d: rl_stage1_restart_after_csrrx: inum:%0d  pc:%0x  cur_priv:%0d  epoch:%0d",
		 csr_regfile$read_csr_mcycle,
		 rg_inum,
		 x_out_next_pc__h5447,
		 rg_cur_priv,
		 v__h8954);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_xRET", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       csr_regfile$csr_ret_actions[65:34],
	       v__h8954,
	       csr_regfile$csr_ret_actions[33:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h1322 != 4'd0)
	$display("    xRET: next_pc:0x%0h  new mstatus:0x%0h  new priv:%0d",
		 csr_regfile$csr_ret_actions[65:34],
		 csr_regfile$csr_ret_actions[31:0],
		 csr_regfile$csr_ret_actions[33:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d: CPU.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_finish_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       x_out_next_pc__h5447,
	       v__h8954,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I && cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    CPU.rl_finish_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d: CPU.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_finish_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       x_out_next_pc__h5447,
	       v__h8954,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE && cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    CPU.rl_finish_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d: CPU.rl_stage1_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_finish_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       x_out_next_pc__h5447,
	       v__h8954,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA && cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    CPU.rl_finish_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("    CPU.rl_stage1_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_WFI_resume", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume && cur_verbosity__h1322 != 4'd0)
	$display("    WFI resume: inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       x_out_next_pc__h5447,
	       v__h8954,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_reset_from_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_trap", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       csr_regfile$csr_trap_actions[97:66],
	       v__h8954,
	       csr_regfile$csr_trap_actions[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       1'd0,
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_72_82_OR_NOT_stage1_rg_s_ETC___d1209)
	$display("%0d: CPU.rl_stage1_trap: Tight infinite trap loop: pc 0x%0x instr 0x%08x",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$csr_trap_actions[97:66],
		 stage1_rg_stage_input[215:184]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_72_82_OR_NOT_stage1_rg_s_ETC___d1209)
	$display("CPI: %0d.%0d = (%0d/%0d) since last 'continue'",
		 cpi__h18927,
		 cpifrac__h18928,
		 delta_CPI_cycles__h18923,
		 _theResult____h18925);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_72_82_OR_NOT_stage1_rg_s_ETC___d1209)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h1322 != 4'd0)
	$display("%0d: CPU.rl_stage1_trap: priv:%0d  mcause:0x%0h  epc:0x%0h",
		 csr_regfile$read_csr_mcycle,
		 rg_cur_priv,
		 csr_regfile$csr_trap_actions[33:2],
		 stage1_rg_stage_input[255:224]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h1322 != 4'd0)
	$display("    tval:0x%0h  new pc:0x%0h  new mstatus:0x%0h",
		 value__h7045,
		 csr_regfile$csr_trap_actions[97:66],
		 csr_regfile$csr_trap_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$display("%0d:  CPU.rl_stage1_interrupt",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       csr_regfile$csr_trap_actions[97:66],
	       v__h8954,
	       csr_regfile$csr_trap_actions[1:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$csr_trap_actions[52],
	       csr_regfile$csr_trap_actions[53],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__6_ULT_cf_ETC___d22)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h1322 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage1_rg_stage_input[255:224],
		 stage1_rg_stage_input[215:184],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h1322 != 4'd0)
	$display("%0d: CPU.rl_stage1_interrupt: epc 0x%0h  next PC 0x%0h  new_priv %0d  new mstatus 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 stage1_rg_stage_input[255:224],
		 csr_regfile$csr_trap_actions[97:66],
		 csr_regfile$csr_trap_actions[1:0],
		 csr_regfile$csr_trap_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$write("CPU: Bluespec  RISC-V  Flute  v3.0");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start) $display(" (RV32)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("Copyright (c) 2016-2018 Bluespec, Inc. All Rights Reserved.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	begin
	  TASK_testplusargs___d919 = $test$plusargs("v1");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	begin
	  TASK_testplusargs___d918 = $test$plusargs("v2");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start && cur_verbosity__h1322 != 4'd0)
	$display("%0d: CPU.rl_reset_start", csr_regfile$read_csr_mcycle);
  end
  // synopsys translate_on
endmodule  // mkCPU

