// Seed: 573716985
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    input  wire id_2
    , id_5,
    output tri1 id_3
);
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic id_6;
  logic [1 : -1 'h0] id_7;
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    input uwire id_2,
    output tri id_3,
    output supply1 id_4
);
  always if (-1) id_1 <= id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire id_6, id_7, id_8, id_9;
endmodule
module module_2 (
    output wor id_0,
    input wire id_1,
    output tri1 id_2,
    output tri id_3,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    output tri0 id_10,
    output tri1 id_11
);
endmodule
