{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669814950850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669814950854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 13:29:10 2022 " "Processing started: Wed Nov 30 13:29:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669814950854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814950854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814950854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669814951116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669814951116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpmig/isel/lsd/lab4/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpmig/isel/lsd/lab4/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladder " "Found design unit 1: fulladder-fulladder" {  } { { "../lab4/fulladder.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab4/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958061 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../lab4/fulladder.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab4/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpmig/isel/lsd/tp2/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpmig/isel/lsd/tp2/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-mux2_1 " "Found design unit 1: mux2_1-mux2_1" {  } { { "../tp2/mux2_1.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958062 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../tp2/mux2_1.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpmig/isel/lsd/lab4/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpmig/isel/lsd/lab4/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder " "Found design unit 1: adder-adder" {  } { { "../lab4/adder.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab4/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958063 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../lab4/adder.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab4/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_tb-lab5_tb_arch " "Found design unit 1: lab5_tb-lab5_tb_arch" {  } { { "LAB5_tb.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/LAB5_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958064 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5_tb " "Found entity 1: lab5_tb" {  } { { "LAB5_tb.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/LAB5_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int7seg-logicFunction " "Found design unit 1: int7seg-logicFunction" {  } { { "int7seg.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/int7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958065 ""} { "Info" "ISGN_ENTITY_NAME" "1 int7seg " "Found entity 1: int7seg" {  } { { "int7seg.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/int7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958066 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderHex-logicFuntion " "Found design unit 1: decoderHex-logicFuntion" {  } { { "decoderHex.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/decoderHex.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958067 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderHex " "Found entity 1: decoderHex" {  } { { "decoderHex.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/decoderHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "clkDIV.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/clkDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958068 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "clkDIV.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/clkDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-reg4bits " "Found design unit 1: reg4bits-reg4bits" {  } { { "reg4bits.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/reg4bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958069 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countup-countup " "Found design unit 1: countup-countup" {  } { { "countup.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/countup.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958070 ""} { "Info" "ISGN_ENTITY_NAME" "1 countup " "Found entity 1: countup" {  } { { "countup.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/countup.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-lab5 " "Found design unit 1: lab5-lab5" {  } { { "lab5.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/lab5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958071 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/lab5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669814958071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669814958095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:CLKDIV0 " "Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:CLKDIV0\"" {  } { { "lab5.vhd" "CLKDIV0" { Text "C:/Users/mpmig/ISEL/LSD/lab5/lab5.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countup countup:CountUp0 " "Elaborating entity \"countup\" for hierarchy \"countup:CountUp0\"" {  } { { "lab5.vhd" "CountUp0" { Text "C:/Users/mpmig/ISEL/LSD/lab5/lab5.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder countup:CountUp0\|adder:Adder0 " "Elaborating entity \"adder\" for hierarchy \"countup:CountUp0\|adder:Adder0\"" {  } { { "countup.vhd" "Adder0" { Text "C:/Users/mpmig/ISEL/LSD/lab5/countup.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder countup:CountUp0\|adder:Adder0\|fulladder:fulladder0 " "Elaborating entity \"fulladder\" for hierarchy \"countup:CountUp0\|adder:Adder0\|fulladder:fulladder0\"" {  } { { "../lab4/adder.vhd" "fulladder0" { Text "C:/Users/mpmig/ISEL/LSD/lab4/adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 countup:CountUp0\|mux2_1:Mux0 " "Elaborating entity \"mux2_1\" for hierarchy \"countup:CountUp0\|mux2_1:Mux0\"" {  } { { "countup.vhd" "Mux0" { Text "C:/Users/mpmig/ISEL/LSD/lab5/countup.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits countup:CountUp0\|reg4bits:reg0 " "Elaborating entity \"reg4bits\" for hierarchy \"countup:CountUp0\|reg4bits:reg0\"" {  } { { "countup.vhd" "reg0" { Text "C:/Users/mpmig/ISEL/LSD/lab5/countup.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD countup:CountUp0\|reg4bits:reg0\|FFD:FFD0 " "Elaborating entity \"FFD\" for hierarchy \"countup:CountUp0\|reg4bits:reg0\|FFD:FFD0\"" {  } { { "reg4bits.vhd" "FFD0" { Text "C:/Users/mpmig/ISEL/LSD/lab5/reg4bits.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderHex decoderHex:DecHex0 " "Elaborating entity \"decoderHex\" for hierarchy \"decoderHex:DecHex0\"" {  } { { "lab5.vhd" "DecHex0" { Text "C:/Users/mpmig/ISEL/LSD/lab5/lab5.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int7seg decoderHex:DecHex0\|int7seg:U0 " "Elaborating entity \"int7seg\" for hierarchy \"decoderHex:DecHex0\|int7seg:U0\"" {  } { { "decoderHex.vhd" "U0" { Text "C:/Users/mpmig/ISEL/LSD/lab5/decoderHex.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[7\] VCC " "Pin \"SEG7\[7\]\" is stuck at VCC" {  } { { "lab5.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/lab5/lab5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669814958425 "|lab5|SEG7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669814958425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669814958469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669814958775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669814958775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669814958796 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669814958796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669814958796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669814958796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669814958812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 13:29:18 2022 " "Processing ended: Wed Nov 30 13:29:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669814958812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669814958812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669814958812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669814958812 ""}
