# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler activation_accelerator_sparsemux_129_6_32_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2045 \
    name y_sum_sq_64 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_64 \
    op interface \
    ports { y_sum_sq_64_i { I 32 vector } y_sum_sq_64_o { O 32 vector } y_sum_sq_64_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2046 \
    name y_sum_sq_127 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_127 \
    op interface \
    ports { y_sum_sq_127_i { I 32 vector } y_sum_sq_127_o { O 32 vector } y_sum_sq_127_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2047 \
    name y_sum_sq_126 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_126 \
    op interface \
    ports { y_sum_sq_126_i { I 32 vector } y_sum_sq_126_o { O 32 vector } y_sum_sq_126_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2048 \
    name y_sum_sq_125 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_125 \
    op interface \
    ports { y_sum_sq_125_i { I 32 vector } y_sum_sq_125_o { O 32 vector } y_sum_sq_125_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2049 \
    name y_sum_sq_124 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_124 \
    op interface \
    ports { y_sum_sq_124_i { I 32 vector } y_sum_sq_124_o { O 32 vector } y_sum_sq_124_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2050 \
    name y_sum_sq_123 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_123 \
    op interface \
    ports { y_sum_sq_123_i { I 32 vector } y_sum_sq_123_o { O 32 vector } y_sum_sq_123_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2051 \
    name y_sum_sq_122 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_122 \
    op interface \
    ports { y_sum_sq_122_i { I 32 vector } y_sum_sq_122_o { O 32 vector } y_sum_sq_122_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2052 \
    name y_sum_sq_121 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_121 \
    op interface \
    ports { y_sum_sq_121_i { I 32 vector } y_sum_sq_121_o { O 32 vector } y_sum_sq_121_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2053 \
    name y_sum_sq_120 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_120 \
    op interface \
    ports { y_sum_sq_120_i { I 32 vector } y_sum_sq_120_o { O 32 vector } y_sum_sq_120_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2054 \
    name y_sum_sq_119 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_119 \
    op interface \
    ports { y_sum_sq_119_i { I 32 vector } y_sum_sq_119_o { O 32 vector } y_sum_sq_119_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2055 \
    name y_sum_sq_118 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_118 \
    op interface \
    ports { y_sum_sq_118_i { I 32 vector } y_sum_sq_118_o { O 32 vector } y_sum_sq_118_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2056 \
    name y_sum_sq_117 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_117 \
    op interface \
    ports { y_sum_sq_117_i { I 32 vector } y_sum_sq_117_o { O 32 vector } y_sum_sq_117_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2057 \
    name y_sum_sq_116 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_116 \
    op interface \
    ports { y_sum_sq_116_i { I 32 vector } y_sum_sq_116_o { O 32 vector } y_sum_sq_116_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2058 \
    name y_sum_sq_115 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_115 \
    op interface \
    ports { y_sum_sq_115_i { I 32 vector } y_sum_sq_115_o { O 32 vector } y_sum_sq_115_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2059 \
    name y_sum_sq_114 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_114 \
    op interface \
    ports { y_sum_sq_114_i { I 32 vector } y_sum_sq_114_o { O 32 vector } y_sum_sq_114_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2060 \
    name y_sum_sq_113 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_113 \
    op interface \
    ports { y_sum_sq_113_i { I 32 vector } y_sum_sq_113_o { O 32 vector } y_sum_sq_113_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2061 \
    name y_sum_sq_112 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_112 \
    op interface \
    ports { y_sum_sq_112_i { I 32 vector } y_sum_sq_112_o { O 32 vector } y_sum_sq_112_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2062 \
    name y_sum_sq_111 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_111 \
    op interface \
    ports { y_sum_sq_111_i { I 32 vector } y_sum_sq_111_o { O 32 vector } y_sum_sq_111_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2063 \
    name y_sum_sq_110 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_110 \
    op interface \
    ports { y_sum_sq_110_i { I 32 vector } y_sum_sq_110_o { O 32 vector } y_sum_sq_110_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2064 \
    name y_sum_sq_109 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_109 \
    op interface \
    ports { y_sum_sq_109_i { I 32 vector } y_sum_sq_109_o { O 32 vector } y_sum_sq_109_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2065 \
    name y_sum_sq_108 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_108 \
    op interface \
    ports { y_sum_sq_108_i { I 32 vector } y_sum_sq_108_o { O 32 vector } y_sum_sq_108_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2066 \
    name y_sum_sq_107 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_107 \
    op interface \
    ports { y_sum_sq_107_i { I 32 vector } y_sum_sq_107_o { O 32 vector } y_sum_sq_107_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2067 \
    name y_sum_sq_106 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_106 \
    op interface \
    ports { y_sum_sq_106_i { I 32 vector } y_sum_sq_106_o { O 32 vector } y_sum_sq_106_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2068 \
    name y_sum_sq_105 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_105 \
    op interface \
    ports { y_sum_sq_105_i { I 32 vector } y_sum_sq_105_o { O 32 vector } y_sum_sq_105_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2069 \
    name y_sum_sq_104 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_104 \
    op interface \
    ports { y_sum_sq_104_i { I 32 vector } y_sum_sq_104_o { O 32 vector } y_sum_sq_104_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2070 \
    name y_sum_sq_103 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_103 \
    op interface \
    ports { y_sum_sq_103_i { I 32 vector } y_sum_sq_103_o { O 32 vector } y_sum_sq_103_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2071 \
    name y_sum_sq_102 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_102 \
    op interface \
    ports { y_sum_sq_102_i { I 32 vector } y_sum_sq_102_o { O 32 vector } y_sum_sq_102_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2072 \
    name y_sum_sq_101 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_101 \
    op interface \
    ports { y_sum_sq_101_i { I 32 vector } y_sum_sq_101_o { O 32 vector } y_sum_sq_101_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2073 \
    name y_sum_sq_100 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_100 \
    op interface \
    ports { y_sum_sq_100_i { I 32 vector } y_sum_sq_100_o { O 32 vector } y_sum_sq_100_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2074 \
    name y_sum_sq_99 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_99 \
    op interface \
    ports { y_sum_sq_99_i { I 32 vector } y_sum_sq_99_o { O 32 vector } y_sum_sq_99_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2075 \
    name y_sum_sq_98 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_98 \
    op interface \
    ports { y_sum_sq_98_i { I 32 vector } y_sum_sq_98_o { O 32 vector } y_sum_sq_98_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2076 \
    name y_sum_sq_97 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_97 \
    op interface \
    ports { y_sum_sq_97_i { I 32 vector } y_sum_sq_97_o { O 32 vector } y_sum_sq_97_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2077 \
    name y_sum_sq_96 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_96 \
    op interface \
    ports { y_sum_sq_96_i { I 32 vector } y_sum_sq_96_o { O 32 vector } y_sum_sq_96_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2078 \
    name y_sum_sq_95 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_95 \
    op interface \
    ports { y_sum_sq_95_i { I 32 vector } y_sum_sq_95_o { O 32 vector } y_sum_sq_95_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2079 \
    name y_sum_sq_94 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_94 \
    op interface \
    ports { y_sum_sq_94_i { I 32 vector } y_sum_sq_94_o { O 32 vector } y_sum_sq_94_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2080 \
    name y_sum_sq_93 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_93 \
    op interface \
    ports { y_sum_sq_93_i { I 32 vector } y_sum_sq_93_o { O 32 vector } y_sum_sq_93_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2081 \
    name y_sum_sq_92 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_92 \
    op interface \
    ports { y_sum_sq_92_i { I 32 vector } y_sum_sq_92_o { O 32 vector } y_sum_sq_92_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2082 \
    name y_sum_sq_91 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_91 \
    op interface \
    ports { y_sum_sq_91_i { I 32 vector } y_sum_sq_91_o { O 32 vector } y_sum_sq_91_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2083 \
    name y_sum_sq_90 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_90 \
    op interface \
    ports { y_sum_sq_90_i { I 32 vector } y_sum_sq_90_o { O 32 vector } y_sum_sq_90_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2084 \
    name y_sum_sq_89 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_89 \
    op interface \
    ports { y_sum_sq_89_i { I 32 vector } y_sum_sq_89_o { O 32 vector } y_sum_sq_89_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2085 \
    name y_sum_sq_88 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_88 \
    op interface \
    ports { y_sum_sq_88_i { I 32 vector } y_sum_sq_88_o { O 32 vector } y_sum_sq_88_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2086 \
    name y_sum_sq_87 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_87 \
    op interface \
    ports { y_sum_sq_87_i { I 32 vector } y_sum_sq_87_o { O 32 vector } y_sum_sq_87_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2087 \
    name y_sum_sq_86 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_86 \
    op interface \
    ports { y_sum_sq_86_i { I 32 vector } y_sum_sq_86_o { O 32 vector } y_sum_sq_86_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2088 \
    name y_sum_sq_85 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_85 \
    op interface \
    ports { y_sum_sq_85_i { I 32 vector } y_sum_sq_85_o { O 32 vector } y_sum_sq_85_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2089 \
    name y_sum_sq_84 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_84 \
    op interface \
    ports { y_sum_sq_84_i { I 32 vector } y_sum_sq_84_o { O 32 vector } y_sum_sq_84_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2090 \
    name y_sum_sq_83 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_83 \
    op interface \
    ports { y_sum_sq_83_i { I 32 vector } y_sum_sq_83_o { O 32 vector } y_sum_sq_83_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2091 \
    name y_sum_sq_82 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_82 \
    op interface \
    ports { y_sum_sq_82_i { I 32 vector } y_sum_sq_82_o { O 32 vector } y_sum_sq_82_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2092 \
    name y_sum_sq_81 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_81 \
    op interface \
    ports { y_sum_sq_81_i { I 32 vector } y_sum_sq_81_o { O 32 vector } y_sum_sq_81_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2093 \
    name y_sum_sq_80 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_80 \
    op interface \
    ports { y_sum_sq_80_i { I 32 vector } y_sum_sq_80_o { O 32 vector } y_sum_sq_80_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2094 \
    name y_sum_sq_79 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_79 \
    op interface \
    ports { y_sum_sq_79_i { I 32 vector } y_sum_sq_79_o { O 32 vector } y_sum_sq_79_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2095 \
    name y_sum_sq_78 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_78 \
    op interface \
    ports { y_sum_sq_78_i { I 32 vector } y_sum_sq_78_o { O 32 vector } y_sum_sq_78_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2096 \
    name y_sum_sq_77 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_77 \
    op interface \
    ports { y_sum_sq_77_i { I 32 vector } y_sum_sq_77_o { O 32 vector } y_sum_sq_77_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2097 \
    name y_sum_sq_76 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_76 \
    op interface \
    ports { y_sum_sq_76_i { I 32 vector } y_sum_sq_76_o { O 32 vector } y_sum_sq_76_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2098 \
    name y_sum_sq_75 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_75 \
    op interface \
    ports { y_sum_sq_75_i { I 32 vector } y_sum_sq_75_o { O 32 vector } y_sum_sq_75_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2099 \
    name y_sum_sq_74 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_74 \
    op interface \
    ports { y_sum_sq_74_i { I 32 vector } y_sum_sq_74_o { O 32 vector } y_sum_sq_74_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2100 \
    name y_sum_sq_73 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_73 \
    op interface \
    ports { y_sum_sq_73_i { I 32 vector } y_sum_sq_73_o { O 32 vector } y_sum_sq_73_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2101 \
    name y_sum_sq_72 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_72 \
    op interface \
    ports { y_sum_sq_72_i { I 32 vector } y_sum_sq_72_o { O 32 vector } y_sum_sq_72_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2102 \
    name y_sum_sq_71 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_71 \
    op interface \
    ports { y_sum_sq_71_i { I 32 vector } y_sum_sq_71_o { O 32 vector } y_sum_sq_71_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2103 \
    name y_sum_sq_70 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_70 \
    op interface \
    ports { y_sum_sq_70_i { I 32 vector } y_sum_sq_70_o { O 32 vector } y_sum_sq_70_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2104 \
    name y_sum_sq_69 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_69 \
    op interface \
    ports { y_sum_sq_69_i { I 32 vector } y_sum_sq_69_o { O 32 vector } y_sum_sq_69_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2105 \
    name y_sum_sq_68 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_68 \
    op interface \
    ports { y_sum_sq_68_i { I 32 vector } y_sum_sq_68_o { O 32 vector } y_sum_sq_68_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2106 \
    name y_sum_sq_67 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_67 \
    op interface \
    ports { y_sum_sq_67_i { I 32 vector } y_sum_sq_67_o { O 32 vector } y_sum_sq_67_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2107 \
    name y_sum_sq_66 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_66 \
    op interface \
    ports { y_sum_sq_66_i { I 32 vector } y_sum_sq_66_o { O 32 vector } y_sum_sq_66_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2108 \
    name y_sum_sq_65 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_65 \
    op interface \
    ports { y_sum_sq_65_i { I 32 vector } y_sum_sq_65_o { O 32 vector } y_sum_sq_65_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2109 \
    name partial_mean_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_64 \
    op interface \
    ports { partial_mean_64 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2110 \
    name partial_mean_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_65 \
    op interface \
    ports { partial_mean_65 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2111 \
    name partial_mean_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_66 \
    op interface \
    ports { partial_mean_66 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2112 \
    name partial_mean_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_67 \
    op interface \
    ports { partial_mean_67 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2113 \
    name partial_mean_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_68 \
    op interface \
    ports { partial_mean_68 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2114 \
    name partial_mean_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_69 \
    op interface \
    ports { partial_mean_69 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2115 \
    name partial_mean_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_70 \
    op interface \
    ports { partial_mean_70 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2116 \
    name partial_mean_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_71 \
    op interface \
    ports { partial_mean_71 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2117 \
    name partial_mean_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_72 \
    op interface \
    ports { partial_mean_72 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2118 \
    name partial_mean_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_73 \
    op interface \
    ports { partial_mean_73 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2119 \
    name partial_mean_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_74 \
    op interface \
    ports { partial_mean_74 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2120 \
    name partial_mean_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_75 \
    op interface \
    ports { partial_mean_75 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2121 \
    name partial_mean_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_76 \
    op interface \
    ports { partial_mean_76 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2122 \
    name partial_mean_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_77 \
    op interface \
    ports { partial_mean_77 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2123 \
    name partial_mean_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_78 \
    op interface \
    ports { partial_mean_78 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2124 \
    name partial_mean_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_79 \
    op interface \
    ports { partial_mean_79 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2125 \
    name partial_mean_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_80 \
    op interface \
    ports { partial_mean_80 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2126 \
    name partial_mean_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_81 \
    op interface \
    ports { partial_mean_81 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2127 \
    name partial_mean_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_82 \
    op interface \
    ports { partial_mean_82 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2128 \
    name partial_mean_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_83 \
    op interface \
    ports { partial_mean_83 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2129 \
    name partial_mean_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_84 \
    op interface \
    ports { partial_mean_84 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2130 \
    name partial_mean_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_85 \
    op interface \
    ports { partial_mean_85 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2131 \
    name partial_mean_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_86 \
    op interface \
    ports { partial_mean_86 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2132 \
    name partial_mean_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_87 \
    op interface \
    ports { partial_mean_87 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2133 \
    name partial_mean_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_88 \
    op interface \
    ports { partial_mean_88 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2134 \
    name partial_mean_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_89 \
    op interface \
    ports { partial_mean_89 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2135 \
    name partial_mean_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_90 \
    op interface \
    ports { partial_mean_90 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2136 \
    name partial_mean_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_91 \
    op interface \
    ports { partial_mean_91 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2137 \
    name partial_mean_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_92 \
    op interface \
    ports { partial_mean_92 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2138 \
    name partial_mean_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_93 \
    op interface \
    ports { partial_mean_93 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2139 \
    name partial_mean_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_94 \
    op interface \
    ports { partial_mean_94 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2140 \
    name partial_mean_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_95 \
    op interface \
    ports { partial_mean_95 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2141 \
    name partial_mean_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_96 \
    op interface \
    ports { partial_mean_96 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2142 \
    name partial_mean_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_97 \
    op interface \
    ports { partial_mean_97 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2143 \
    name partial_mean_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_98 \
    op interface \
    ports { partial_mean_98 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2144 \
    name partial_mean_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_99 \
    op interface \
    ports { partial_mean_99 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2145 \
    name partial_mean_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_100 \
    op interface \
    ports { partial_mean_100 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2146 \
    name partial_mean_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_101 \
    op interface \
    ports { partial_mean_101 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2147 \
    name partial_mean_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_102 \
    op interface \
    ports { partial_mean_102 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2148 \
    name partial_mean_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_103 \
    op interface \
    ports { partial_mean_103 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2149 \
    name partial_mean_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_104 \
    op interface \
    ports { partial_mean_104 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2150 \
    name partial_mean_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_105 \
    op interface \
    ports { partial_mean_105 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2151 \
    name partial_mean_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_106 \
    op interface \
    ports { partial_mean_106 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2152 \
    name partial_mean_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_107 \
    op interface \
    ports { partial_mean_107 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2153 \
    name partial_mean_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_108 \
    op interface \
    ports { partial_mean_108 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2154 \
    name partial_mean_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_109 \
    op interface \
    ports { partial_mean_109 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2155 \
    name partial_mean_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_110 \
    op interface \
    ports { partial_mean_110 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2156 \
    name partial_mean_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_111 \
    op interface \
    ports { partial_mean_111 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2157 \
    name partial_mean_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_112 \
    op interface \
    ports { partial_mean_112 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2158 \
    name partial_mean_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_113 \
    op interface \
    ports { partial_mean_113 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2159 \
    name partial_mean_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_114 \
    op interface \
    ports { partial_mean_114 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2160 \
    name partial_mean_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_115 \
    op interface \
    ports { partial_mean_115 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2161 \
    name partial_mean_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_116 \
    op interface \
    ports { partial_mean_116 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2162 \
    name partial_mean_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_117 \
    op interface \
    ports { partial_mean_117 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2163 \
    name partial_mean_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_118 \
    op interface \
    ports { partial_mean_118 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2164 \
    name partial_mean_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_119 \
    op interface \
    ports { partial_mean_119 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2165 \
    name partial_mean_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_120 \
    op interface \
    ports { partial_mean_120 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2166 \
    name partial_mean_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_121 \
    op interface \
    ports { partial_mean_121 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2167 \
    name partial_mean_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_122 \
    op interface \
    ports { partial_mean_122 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2168 \
    name partial_mean_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_123 \
    op interface \
    ports { partial_mean_123 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2169 \
    name partial_mean_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_124 \
    op interface \
    ports { partial_mean_124 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2170 \
    name partial_mean_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_125 \
    op interface \
    ports { partial_mean_125 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2171 \
    name partial_mean_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_126 \
    op interface \
    ports { partial_mean_126 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2172 \
    name partial_mean_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_partial_mean_127 \
    op interface \
    ports { partial_mean_127 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


