Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May  6 15:08:58 2024
| Host         : insa-10580 running 64-bit Linux Mint 21.1
| Command      : report_control_sets -verbose -file Data_memory_control_sets_placed.rpt
| Design       : Data_memory
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   257 |
|    Minimum number of control sets                        |   257 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   257 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |   257 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2056 |          748 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock_IBUF_BUFG | data_memory[82][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[8][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[89][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[88][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[87][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[86][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[85][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[84][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[83][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[90][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[81][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[80][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[7][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[79][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[78][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[77][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[223][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[235][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[91][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[92][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[93][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[94][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[95][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[96][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[97][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[98][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[99][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[9][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[229][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[255][7]_i_2_n_0 | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[25][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[26][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[27][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[199][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[185][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[186][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[187][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[188][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[189][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[18][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[190][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[191][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[192][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[193][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[194][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[195][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[196][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[197][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[198][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[28][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[19][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[1][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[200][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[201][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[202][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[203][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[204][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[205][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[206][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[207][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[208][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[209][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[20][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[210][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[222][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[71][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[58][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[59][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[5][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[60][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[61][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[62][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[63][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[64][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[65][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[66][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[67][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[68][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[69][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[6][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[70][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[57][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[72][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[73][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[74][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[75][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[76][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[226][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[219][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[225][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[250][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[251][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[233][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[0][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[100][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[101][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[102][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[42][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[29][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[2][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[30][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[31][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[32][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[33][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[34][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[35][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[36][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[37][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[38][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[39][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[3][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[40][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[41][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[184][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[43][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[44][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[45][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[46][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[47][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[48][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[49][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[4][7]_i_1_n_0   | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[50][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[51][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[52][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[53][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[54][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[55][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[56][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[111][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[220][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[238][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[228][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[227][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[218][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[254][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[103][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[104][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[105][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[106][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[107][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[108][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[109][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[10][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[110][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[244][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[112][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[113][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[114][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[115][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[116][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[117][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[118][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[119][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[11][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[120][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[121][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[122][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[123][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[124][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[125][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[213][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[246][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[247][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[248][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[249][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[24][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[230][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[252][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[253][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | RW_IBUF                     | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[21][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[224][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[232][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[231][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[211][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[212][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[126][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[214][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[215][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[216][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[217][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[239][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[23][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[240][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[241][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[242][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[243][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[234][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[221][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[22][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[236][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[237][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[16][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[156][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[157][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[158][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[159][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[15][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[160][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[161][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[162][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[163][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[164][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[165][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[166][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[167][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[168][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[169][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[155][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[170][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[171][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[172][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[173][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[174][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[175][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                6 |              8 |         1.33 |
|  Clock_IBUF_BUFG | data_memory[176][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[177][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[178][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[179][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[17][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[180][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[181][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[182][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[183][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[140][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[127][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                8 |              8 |         1.00 |
|  Clock_IBUF_BUFG | data_memory[128][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[129][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[12][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[130][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[131][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[132][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[133][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[134][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[135][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[136][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[137][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[138][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[139][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[13][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[245][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[141][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[142][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[143][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                7 |              8 |         1.14 |
|  Clock_IBUF_BUFG | data_memory[144][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  Clock_IBUF_BUFG | data_memory[145][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[146][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[147][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  Clock_IBUF_BUFG | data_memory[148][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[149][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[14][7]_i_1_n_0  | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[150][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[151][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                1 |              8 |         8.00 |
|  Clock_IBUF_BUFG | data_memory[152][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                2 |              8 |         4.00 |
|  Clock_IBUF_BUFG | data_memory[153][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  Clock_IBUF_BUFG | data_memory[154][7]_i_1_n_0 | data_memory[255][7]_i_1_n_0 |                4 |              8 |         2.00 |
+------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


