//Copyright (C)2014-2020 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-Place file
//GOWIN Version: V1.9.7.01Beta
//Part Number: GW2AR-LV18QN88PC8/I7
//Device: GW2AR-18C
//Created Time: Wed Jan 27 11:09:53 2021

ib_inst/sdpb_inst_0 PLACE_BSRAM_R46[5]
ib_inst/sdpb_inst_1 PLACE_BSRAM_R46[6]
ib_inst/sdpb_inst_2 PLACE_BSRAM_R46[7]
ib_inst/sdpb_inst_3 PLACE_BSRAM_R46[8]
ib_inst/sdpb_inst_4 PLACE_BSRAM_R28[7]
ins_m1/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s PLACE_BSRAM_R28[0]
ins_m1/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s PLACE_BSRAM_R28[1]
ins_m1/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s PLACE_BSRAM_R28[2]
ins_m1/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s PLACE_BSRAM_R28[3]
ins_m1/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_0_s PLACE_BSRAM_R10[0]
ins_m1/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_0_s PLACE_BSRAM_R10[1]
ins_m1/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_0_s PLACE_BSRAM_R28[4]
ins_m1/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_0_s PLACE_BSRAM_R28[5]
