Timing Analyzer report for DrinksMachine
Tue May 14 09:44:03 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; DrinksMachine                                          ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 215.05 MHz ; 215.05 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.650 ; -424.433        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.384 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -194.465                      ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.650 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.563      ;
; -3.612 ; DebounceUnit:debouncer_sw1|s_debounceCnt[10] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.525      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.601 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.519      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.559 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.077      ;
; -3.532 ; DebounceUnit:debouncer_sw1|s_debounceCnt[16] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.445      ;
; -3.502 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.423      ;
; -3.502 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.423      ;
; -3.492 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.415      ;
; -3.492 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.415      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.492 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.410      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.487 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 4.005      ;
; -3.478 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.395      ;
; -3.478 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.395      ;
; -3.477 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.394      ;
; -3.477 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.394      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.474 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.392      ;
; -3.471 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.393      ;
; -3.469 ; DebounceUnit:debouncer_sw1|s_debounceCnt[14] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.382      ;
; -3.468 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.385      ;
; -3.468 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.385      ;
; -3.467 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.384      ;
; -3.467 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.384      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.460 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.381      ;
; -3.455 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.373      ;
; -3.455 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.373      ;
; -3.455 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.373      ;
; -3.455 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.373      ;
; -3.455 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.373      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; FreqDivider:freq_1hz|clkOut                   ; FreqDivider:freq_1hz|clkOut                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.403 ; TimerN:timer1|timerOut                        ; TimerN:timer1|timerOut                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.568 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.834      ;
; 0.574 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.240      ;
; 0.579 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.239      ;
; 0.585 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.251      ;
; 0.590 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.256      ;
; 0.591 ; TimerN:timer1|s_count[6]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.251      ;
; 0.592 ; TimerN:timer1|s_count[16]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.258      ;
; 0.599 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.259      ;
; 0.604 ; DebounceUnit:debouncer_key0|s_debounceCnt[5]  ; DebounceUnit:debouncer_key0|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.869      ;
; 0.614 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[19]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.877      ;
; 0.620 ; DebounceUnit:debouncer_sw0|s_dirtyIn          ; DebounceUnit:debouncer_sw0|s_previousIn       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.902      ;
; 0.625 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.888      ;
; 0.625 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[20]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.888      ;
; 0.642 ; TimerN:timer1|s_count[7]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.924      ;
; 0.643 ; TimerN:timer1|s_count[23]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.925      ;
; 0.644 ; TimerN:timer1|s_count[14]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.926      ;
; 0.645 ; TimerN:timer1|s_count[18]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.927      ;
; 0.646 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; TimerN:timer1|s_count[24]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.928      ;
; 0.647 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.654 ; FreqDivider:freq_1hz|s_counter[5]             ; FreqDivider:freq_1hz|s_counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; TimerN:timer1|s_count[3]                      ; TimerN:timer1|s_count[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; TimerN:timer1|s_count[5]                      ; TimerN:timer1|s_count[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; TimerN:timer1|s_count[15]                     ; TimerN:timer1|s_count[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; FreqDivider:freq_1hz|s_counter[18]            ; FreqDivider:freq_1hz|s_counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FreqDivider:freq_1hz|s_counter[10]            ; FreqDivider:freq_1hz|s_counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FreqDivider:freq_1hz|s_counter[4]             ; FreqDivider:freq_1hz|s_counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FreqDivider:freq_1hz|s_counter[3]             ; FreqDivider:freq_1hz|s_counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FreqDivider:freq_1hz|s_counter[2]             ; FreqDivider:freq_1hz|s_counter[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; FreqDivider:freq_1hz|s_counter[1]             ; FreqDivider:freq_1hz|s_counter[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; TimerN:timer1|s_count[1]                      ; TimerN:timer1|s_count[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; TimerN:timer1|s_count[11]                     ; TimerN:timer1|s_count[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[21]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; TimerN:timer1|s_count[29]                     ; TimerN:timer1|s_count[29]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; FreqDivider:freq_1hz|s_counter[28]            ; FreqDivider:freq_1hz|s_counter[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FreqDivider:freq_1hz|s_counter[11]            ; FreqDivider:freq_1hz|s_counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FreqDivider:freq_1hz|s_counter[9]             ; FreqDivider:freq_1hz|s_counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; TimerN:timer1|s_count[27]                     ; TimerN:timer1|s_count[27]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[26]            ; FreqDivider:freq_1hz|s_counter[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[27]            ; FreqDivider:freq_1hz|s_counter[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; FreqDivider:freq_1hz|s_counter[29]            ; FreqDivider:freq_1hz|s_counter[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; TimerN:timer1|s_count[6]                      ; TimerN:timer1|s_count[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; TimerN:timer1|s_count[9]                      ; TimerN:timer1|s_count[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[22]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; TimerN:timer1|s_count[31]                     ; TimerN:timer1|s_count[31]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; FreqDivider:freq_1hz|s_counter[30]            ; FreqDivider:freq_1hz|s_counter[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FreqDivider:freq_1hz|s_counter[16]            ; FreqDivider:freq_1hz|s_counter[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; TimerN:timer1|s_count[25]                     ; TimerN:timer1|s_count[25]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; FreqDivider:freq_1hz|s_counter[8]             ; FreqDivider:freq_1hz|s_counter[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FreqDivider:freq_1hz|s_counter[6]             ; FreqDivider:freq_1hz|s_counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; TimerN:timer1|s_count[2]                      ; TimerN:timer1|s_count[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; TimerN:timer1|s_count[16]                     ; TimerN:timer1|s_count[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; FreqDivider:freq_1hz|s_counter[24]            ; FreqDivider:freq_1hz|s_counter[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; TimerN:timer1|s_count[4]                      ; TimerN:timer1|s_count[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; TimerN:timer1|s_count[8]                      ; TimerN:timer1|s_count[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; TimerN:timer1|s_count[10]                     ; TimerN:timer1|s_count[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[20]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; TimerN:timer1|s_count[28]                     ; TimerN:timer1|s_count[28]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; TimerN:timer1|s_count[26]                     ; TimerN:timer1|s_count[26]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; TimerN:timer1|s_count[30]                     ; TimerN:timer1|s_count[30]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.673 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.939      ;
; 0.681 ; FreqDivider:freq_1hz|s_counter[0]             ; FreqDivider:freq_1hz|s_counter[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.948      ;
; 0.682 ; TimerN:timer1|s_count[0]                      ; TimerN:timer1|s_count[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.691 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.957      ;
; 0.695 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.361      ;
; 0.696 ; TimerN:timer1|s_count[15]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.365      ;
; 0.700 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.366      ;
; 0.700 ; TimerN:timer1|s_count[5]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.360      ;
; 0.706 ; TimerN:timer1|s_count[11]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.366      ;
; 0.714 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.380      ;
; 0.719 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.385      ;
; 0.720 ; TimerN:timer1|s_count[4]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.380      ;
; 0.725 ; TimerN:timer1|s_count[10]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.385      ;
; 0.727 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[18]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.990      ;
; 0.727 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[22]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.990      ;
; 0.748 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.451      ;
; 0.748 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.451      ;
; 0.752 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.015      ;
; 0.821 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.487      ;
; 0.822 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.491      ;
; 0.826 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.492      ;
; 0.826 ; TimerN:timer1|s_count[3]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.486      ;
; 0.829 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.532      ;
; 0.833 ; TimerN:timer1|s_count[9]                      ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.493      ;
; 0.842 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.511      ;
; 0.845 ; TimerN:timer1|s_count[2]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.505      ;
; 0.851 ; TimerN:timer1|s_count[8]                      ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.511      ;
; 0.873 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.139      ;
; 0.947 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.613      ;
; 0.949 ; TimerN:timer1|s_count[11]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 1.618      ;
; 0.952 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.618      ;
; 0.952 ; TimerN:timer1|s_count[1]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.612      ;
; 0.960 ; TimerN:timer1|s_count[23]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 1.242      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 236.13 MHz ; 236.13 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.235 ; -373.532       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.336 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -194.465                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.235 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.158      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.191 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.119      ;
; -3.178 ; DebounceUnit:debouncer_sw1|s_debounceCnt[10] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.101      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.167 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.729      ;
; -3.126 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.057      ;
; -3.126 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.057      ;
; -3.116 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.048      ;
; -3.116 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.048      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.110 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 3.672      ;
; -3.108 ; DebounceUnit:debouncer_sw1|s_debounceCnt[16] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.031      ;
; -3.092 ; DebounceUnit:debouncer_sw1|s_debounceCnt[14] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.087 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.015      ;
; -3.086 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.013      ;
; -3.085 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.012      ;
; -3.085 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.012      ;
; -3.084 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.011      ;
; -3.078 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.005      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.078 ; TimerN:timer1|s_count[0]                     ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.009      ;
; -3.078 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.006      ;
; -3.077 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.004      ;
; -3.077 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.004      ;
; -3.076 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.003      ;
; -3.060 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.988      ;
; -3.060 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.988      ;
; -3.060 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.988      ;
; -3.060 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.988      ;
; -3.060 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.988      ;
; -3.060 ; TimerN:timer1|s_count[16]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.988      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; FreqDivider:freq_1hz|clkOut                   ; FreqDivider:freq_1hz|clkOut                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.597      ;
; 0.354 ; TimerN:timer1|timerOut                        ; TimerN:timer1|timerOut                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.523 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.131      ;
; 0.523 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.765      ;
; 0.524 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.132      ;
; 0.525 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.127      ;
; 0.529 ; TimerN:timer1|s_count[6]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.131      ;
; 0.535 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.143      ;
; 0.537 ; TimerN:timer1|s_count[16]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.145      ;
; 0.544 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.146      ;
; 0.558 ; DebounceUnit:debouncer_key0|s_debounceCnt[5]  ; DebounceUnit:debouncer_key0|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.799      ;
; 0.561 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[19]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.800      ;
; 0.566 ; DebounceUnit:debouncer_sw0|s_dirtyIn          ; DebounceUnit:debouncer_sw0|s_previousIn       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.823      ;
; 0.577 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.816      ;
; 0.577 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[20]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.816      ;
; 0.588 ; TimerN:timer1|s_count[7]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.845      ;
; 0.589 ; TimerN:timer1|s_count[14]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.846      ;
; 0.589 ; TimerN:timer1|s_count[23]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.846      ;
; 0.590 ; TimerN:timer1|s_count[18]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.847      ;
; 0.591 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; TimerN:timer1|s_count[24]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.848      ;
; 0.592 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.599 ; FreqDivider:freq_1hz|s_counter[5]             ; FreqDivider:freq_1hz|s_counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FreqDivider:freq_1hz|s_counter[4]             ; FreqDivider:freq_1hz|s_counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; FreqDivider:freq_1hz|s_counter[2]             ; FreqDivider:freq_1hz|s_counter[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; TimerN:timer1|s_count[3]                      ; TimerN:timer1|s_count[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; TimerN:timer1|s_count[15]                     ; TimerN:timer1|s_count[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; FreqDivider:freq_1hz|s_counter[28]            ; FreqDivider:freq_1hz|s_counter[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:freq_1hz|s_counter[18]            ; FreqDivider:freq_1hz|s_counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:freq_1hz|s_counter[10]            ; FreqDivider:freq_1hz|s_counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; TimerN:timer1|s_count[5]                      ; TimerN:timer1|s_count[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; TimerN:timer1|s_count[11]                     ; TimerN:timer1|s_count[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[21]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; TimerN:timer1|s_count[29]                     ; TimerN:timer1|s_count[29]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; FreqDivider:freq_1hz|s_counter[26]            ; FreqDivider:freq_1hz|s_counter[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FreqDivider:freq_1hz|s_counter[30]            ; FreqDivider:freq_1hz|s_counter[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; FreqDivider:freq_1hz|s_counter[1]             ; FreqDivider:freq_1hz|s_counter[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; TimerN:timer1|s_count[6]                      ; TimerN:timer1|s_count[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; TimerN:timer1|s_count[27]                     ; TimerN:timer1|s_count[27]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; TimerN:timer1|s_count[31]                     ; TimerN:timer1|s_count[31]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; FreqDivider:freq_1hz|s_counter[29]            ; FreqDivider:freq_1hz|s_counter[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:freq_1hz|s_counter[11]            ; FreqDivider:freq_1hz|s_counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:freq_1hz|s_counter[9]             ; FreqDivider:freq_1hz|s_counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:freq_1hz|s_counter[3]             ; FreqDivider:freq_1hz|s_counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; TimerN:timer1|s_count[1]                      ; TimerN:timer1|s_count[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[22]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; FreqDivider:freq_1hz|s_counter[27]            ; FreqDivider:freq_1hz|s_counter[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:freq_1hz|s_counter[16]            ; FreqDivider:freq_1hz|s_counter[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; TimerN:timer1|s_count[9]                      ; TimerN:timer1|s_count[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; FreqDivider:freq_1hz|s_counter[8]             ; FreqDivider:freq_1hz|s_counter[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FreqDivider:freq_1hz|s_counter[6]             ; FreqDivider:freq_1hz|s_counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; TimerN:timer1|s_count[2]                      ; TimerN:timer1|s_count[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; TimerN:timer1|s_count[16]                     ; TimerN:timer1|s_count[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; TimerN:timer1|s_count[25]                     ; TimerN:timer1|s_count[25]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; FreqDivider:freq_1hz|s_counter[24]            ; FreqDivider:freq_1hz|s_counter[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; TimerN:timer1|s_count[4]                      ; TimerN:timer1|s_count[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; TimerN:timer1|s_count[8]                      ; TimerN:timer1|s_count[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; TimerN:timer1|s_count[10]                     ; TimerN:timer1|s_count[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[20]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; TimerN:timer1|s_count[30]                     ; TimerN:timer1|s_count[30]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; TimerN:timer1|s_count[28]                     ; TimerN:timer1|s_count[28]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; TimerN:timer1|s_count[26]                     ; TimerN:timer1|s_count[26]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.615 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.857      ;
; 0.619 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.227      ;
; 0.623 ; FreqDivider:freq_1hz|s_counter[0]             ; FreqDivider:freq_1hz|s_counter[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.624 ; TimerN:timer1|s_count[0]                      ; TimerN:timer1|s_count[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.866      ;
; 0.625 ; TimerN:timer1|s_count[5]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.227      ;
; 0.626 ; TimerN:timer1|s_count[15]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.237      ;
; 0.630 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.238      ;
; 0.633 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.875      ;
; 0.636 ; TimerN:timer1|s_count[11]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.238      ;
; 0.637 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.245      ;
; 0.643 ; TimerN:timer1|s_count[4]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.245      ;
; 0.648 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.256      ;
; 0.654 ; TimerN:timer1|s_count[10]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.256      ;
; 0.664 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 1.308      ;
; 0.665 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 1.309      ;
; 0.667 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[18]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.906      ;
; 0.667 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[22]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.906      ;
; 0.684 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.923      ;
; 0.729 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.337      ;
; 0.734 ; TimerN:timer1|s_count[3]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.336      ;
; 0.736 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.347      ;
; 0.740 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.348      ;
; 0.750 ; TimerN:timer1|s_count[9]                      ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.352      ;
; 0.752 ; TimerN:timer1|s_count[2]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.354      ;
; 0.755 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.366      ;
; 0.764 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 1.408      ;
; 0.764 ; TimerN:timer1|s_count[8]                      ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.366      ;
; 0.812 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.054      ;
; 0.842 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.450      ;
; 0.847 ; TimerN:timer1|s_count[11]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.458      ;
; 0.848 ; TimerN:timer1|s_count[1]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.450      ;
; 0.853 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.461      ;
; 0.856 ; TimerN:timer1|s_count[16]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.464      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.255 ; -131.810       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.173 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -161.621                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.255 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.197      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.206 ; TimerN:timer1|s_count[28]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.152      ;
; -1.196 ; DebounceUnit:debouncer_sw1|s_debounceCnt[10] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.138      ;
; -1.185 ; DebounceUnit:debouncer_sw1|s_debounceCnt[16] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.127      ;
; -1.177 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.128      ;
; -1.175 ; DebounceUnit:debouncer_sw1|s_debounceCnt[1]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 1.913      ;
; -1.175 ; DebounceUnit:debouncer_sw1|s_debounceCnt[14] ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.117      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.173 ; TimerN:timer1|s_count[18]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.929      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.164 ; TimerN:timer1|s_count[29]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.110      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.158 ; TimerN:timer1|s_count[30]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.104      ;
; -1.156 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.105      ;
; -1.156 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.105      ;
; -1.152 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.097      ;
; -1.151 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.100      ;
; -1.151 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.096      ;
; -1.151 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.096      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[26]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[25]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[27]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[31]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[29]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.151 ; TimerN:timer1|s_count[23]                    ; TimerN:timer1|s_count[30]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.907      ;
; -1.150 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.099      ;
; -1.150 ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.095      ;
; -1.149 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.099      ;
; -1.149 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.098      ;
; -1.149 ; DebounceUnit:debouncer_sw1|s_debounceCnt[20] ; DebounceUnit:debouncer_sw1|s_debounceCnt[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.099      ;
; -1.148 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.097      ;
; -1.146 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.095      ;
; -1.145 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.090      ;
; -1.144 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.089      ;
; -1.144 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.089      ;
; -1.143 ; DebounceUnit:debouncer_sw0|s_debounceCnt[2]  ; DebounceUnit:debouncer_sw0|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.088      ;
; -1.142 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.091      ;
; -1.141 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.090      ;
; -1.141 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.090      ;
; -1.139 ; DebounceUnit:debouncer_sw1|s_debounceCnt[8]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.088      ;
; -1.139 ; DebounceUnit:debouncer_sw1|s_debounceCnt[5]  ; DebounceUnit:debouncer_sw1|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.248     ; 1.878      ;
; -1.137 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[28]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.893      ;
; -1.137 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[16]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.893      ;
; -1.137 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.893      ;
; -1.137 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.893      ;
; -1.137 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.893      ;
; -1.137 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.893      ;
; -1.137 ; TimerN:timer1|s_count[24]                    ; TimerN:timer1|s_count[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 1.893      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; FreqDivider:freq_1hz|clkOut                   ; FreqDivider:freq_1hz|clkOut                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.182 ; TimerN:timer1|timerOut                        ; TimerN:timer1|timerOut                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.257 ; DrinksFSM:drink_machine|s_currentState.S60_50 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.382      ;
; 0.259 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.574      ;
; 0.262 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.573      ;
; 0.269 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.584      ;
; 0.272 ; TimerN:timer1|s_count[6]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.583      ;
; 0.272 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.587      ;
; 0.272 ; DebounceUnit:debouncer_key0|s_debounceCnt[5]  ; DebounceUnit:debouncer_key0|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.397      ;
; 0.272 ; TimerN:timer1|s_count[16]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.587      ;
; 0.273 ; DebounceUnit:debouncer_sw0|s_dirtyIn          ; DebounceUnit:debouncer_sw0|s_previousIn       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.406      ;
; 0.277 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.588      ;
; 0.290 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[19]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.412      ;
; 0.292 ; TimerN:timer1|s_count[7]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; TimerN:timer1|s_count[14]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; TimerN:timer1|s_count[23]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[20]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; DrinksFSM:drink_machine|s_currentState.S40    ; DrinksFSM:drink_machine|s_currentState.S60_50 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; TimerN:timer1|s_count[18]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.427      ;
; 0.294 ; TimerN:timer1|s_count[24]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.427      ;
; 0.295 ; DrinksFSM:drink_machine|s_currentState.S20    ; DrinksFSM:drink_machine|s_currentState.S40    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; FreqDivider:freq_1hz|s_counter[5]             ; FreqDivider:freq_1hz|s_counter[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; TimerN:timer1|s_count[15]                     ; TimerN:timer1|s_count[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; FreqDivider:freq_1hz|s_counter[30]            ; FreqDivider:freq_1hz|s_counter[30]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:freq_1hz|s_counter[10]            ; FreqDivider:freq_1hz|s_counter[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:freq_1hz|s_counter[4]             ; FreqDivider:freq_1hz|s_counter[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:freq_1hz|s_counter[2]             ; FreqDivider:freq_1hz|s_counter[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; FreqDivider:freq_1hz|s_counter[1]             ; FreqDivider:freq_1hz|s_counter[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; TimerN:timer1|s_count[3]                      ; TimerN:timer1|s_count[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; TimerN:timer1|s_count[5]                      ; TimerN:timer1|s_count[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; TimerN:timer1|s_count[31]                     ; TimerN:timer1|s_count[31]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[26]            ; FreqDivider:freq_1hz|s_counter[26]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[29]            ; FreqDivider:freq_1hz|s_counter[29]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[28]            ; FreqDivider:freq_1hz|s_counter[28]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[18]            ; FreqDivider:freq_1hz|s_counter[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[16]            ; FreqDivider:freq_1hz|s_counter[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[11]            ; FreqDivider:freq_1hz|s_counter[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[9]             ; FreqDivider:freq_1hz|s_counter[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[6]             ; FreqDivider:freq_1hz|s_counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; FreqDivider:freq_1hz|s_counter[3]             ; FreqDivider:freq_1hz|s_counter[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; TimerN:timer1|s_count[1]                      ; TimerN:timer1|s_count[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TimerN:timer1|s_count[6]                      ; TimerN:timer1|s_count[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TimerN:timer1|s_count[11]                     ; TimerN:timer1|s_count[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TimerN:timer1|s_count[17]                     ; TimerN:timer1|s_count[17]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[21]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TimerN:timer1|s_count[27]                     ; TimerN:timer1|s_count[27]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TimerN:timer1|s_count[29]                     ; TimerN:timer1|s_count[29]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[27]            ; FreqDivider:freq_1hz|s_counter[27]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[24]            ; FreqDivider:freq_1hz|s_counter[24]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; FreqDivider:freq_1hz|s_counter[8]             ; FreqDivider:freq_1hz|s_counter[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; TimerN:timer1|s_count[2]                      ; TimerN:timer1|s_count[2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TimerN:timer1|s_count[8]                      ; TimerN:timer1|s_count[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TimerN:timer1|s_count[9]                      ; TimerN:timer1|s_count[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TimerN:timer1|s_count[16]                     ; TimerN:timer1|s_count[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TimerN:timer1|s_count[22]                     ; TimerN:timer1|s_count[22]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; TimerN:timer1|s_count[25]                     ; TimerN:timer1|s_count[25]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; TimerN:timer1|s_count[4]                      ; TimerN:timer1|s_count[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TimerN:timer1|s_count[10]                     ; TimerN:timer1|s_count[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[20]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; TimerN:timer1|s_count[30]                     ; TimerN:timer1|s_count[30]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; TimerN:timer1|s_count[28]                     ; TimerN:timer1|s_count[28]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; TimerN:timer1|s_count[26]                     ; TimerN:timer1|s_count[26]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.307 ; DrinksFSM:drink_machine|s_currentState.S0     ; DrinksFSM:drink_machine|s_currentState.S20    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.432      ;
; 0.310 ; FreqDivider:freq_1hz|s_counter[0]             ; FreqDivider:freq_1hz|s_counter[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; TimerN:timer1|s_count[0]                      ; TimerN:timer1|s_count[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.319 ; DrinksFSM:drink_machine|s_currentState.S80_70 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.444      ;
; 0.320 ; TimerN:timer1|s_count[15]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.638      ;
; 0.322 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.637      ;
; 0.325 ; TimerN:timer1|s_count[5]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.636      ;
; 0.325 ; TimerN:timer1|s_count[21]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.640      ;
; 0.329 ; TimerN:timer1|s_count[11]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.640      ;
; 0.333 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 0.666      ;
; 0.333 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 0.666      ;
; 0.336 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.651      ;
; 0.339 ; TimerN:timer1|s_count[20]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.654      ;
; 0.340 ; TimerN:timer1|s_count[4]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.651      ;
; 0.341 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[18]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.463      ;
; 0.341 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[22]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.463      ;
; 0.343 ; TimerN:timer1|s_count[10]                     ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.654      ;
; 0.359 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.481      ;
; 0.385 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.717      ;
; 0.387 ; TimerN:timer1|s_count[13]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.705      ;
; 0.388 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[23]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.703      ;
; 0.389 ; DrinksFSM:drink_machine|s_currentState.SMAX   ; DrinksFSM:drink_machine|s_currentState.S0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.514      ;
; 0.391 ; TimerN:timer1|s_count[19]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.706      ;
; 0.391 ; TimerN:timer1|s_count[3]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.702      ;
; 0.396 ; TimerN:timer1|s_count[9]                      ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.707      ;
; 0.402 ; TimerN:timer1|s_count[12]                     ; TimerN:timer1|s_count[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.720      ;
; 0.405 ; TimerN:timer1|s_count[2]                      ; TimerN:timer1|s_count[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.716      ;
; 0.408 ; TimerN:timer1|s_count[8]                      ; TimerN:timer1|s_count[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.719      ;
; 0.442 ; TimerN:timer1|s_count[23]                     ; TimerN:timer1|s_count[24]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.575      ;
; 0.442 ; DebounceUnit:debouncer_sw1|s_previousIn       ; DebounceUnit:debouncer_sw1|s_debounceCnt[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 0.775      ;
; 0.444 ; TimerN:timer1|s_count[15]                     ; TimerN:timer1|s_count[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.572      ;
; 0.447 ; FreqDivider:freq_1hz|s_counter[5]             ; FreqDivider:freq_1hz|s_counter[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; DebounceUnit:debouncer_key0|s_debounceCnt[1]  ; DebounceUnit:debouncer_key0|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.572      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.650   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.650   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -424.433 ; 0.0   ; 0.0      ; 0.0     ; -194.465            ;
;  CLOCK_50        ; -424.433 ; 0.000 ; N/A      ; N/A     ; -194.465            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 8385     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 8385     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue May 14 09:44:02 2024
Info: Command: quartus_sta DrinksMachine -c DrinksMachine
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DrinksMachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.650            -424.433 CLOCK_50 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -194.465 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.235            -373.532 CLOCK_50 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -194.465 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.255            -131.810 CLOCK_50 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -161.621 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 513 megabytes
    Info: Processing ended: Tue May 14 09:44:03 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


