{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493678506003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493678506010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 17:41:45 2017 " "Processing started: Mon May 01 17:41:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493678506010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678506010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678506010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493678506368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493678506368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alamin/documents/computerarchitecture/linefollowrobot/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alamin/documents/computerarchitecture/linefollowrobot/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../LineFollowRobot/delay.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowRobot/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493678519702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678519702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Translator.v(9) " "Verilog HDL information at Translator.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Translator.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Translator.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1493678519704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "translator.v 1 1 " "Found 1 design units, including 1 entities, in source file translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Translator " "Found entity 1: Translator" {  } { { "Translator.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Translator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493678519704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678519704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493678519705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678519705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Receiver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493678519707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678519707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493678519710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678519710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linefollow.v 1 1 " "Found 1 design units, including 1 entities, in source file linefollow.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineFollow " "Found entity 1: LineFollow" {  } { { "LineFollow.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493678519712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678519712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightsensorfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file lightsensorfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LightSensorFilter " "Found entity 1: LightSensorFilter" {  } { { "LightSensorFilter.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LightSensorFilter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493678519714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678519714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493678519892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LightSensorFilter LightSensorFilter:lsf1 " "Elaborating entity \"LightSensorFilter\" for hierarchy \"LightSensorFilter:lsf1\"" {  } { { "Top.v" "lsf1" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493678519951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 LightSensorFilter.v(21) " "Verilog HDL assignment warning at LightSensorFilter.v(21): truncated value with size 32 to match size of target (17)" {  } { { "LightSensorFilter.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LightSensorFilter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678519959 "|Top|LightSensorFilter:lsf1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LineFollow LineFollow:lf1 " "Elaborating entity \"LineFollow\" for hierarchy \"LineFollow:lf1\"" {  } { { "Top.v" "lf1" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493678519961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 LineFollow.v(48) " "Verilog HDL assignment warning at LineFollow.v(48): truncated value with size 32 to match size of target (25)" {  } { { "LineFollow.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678519980 "|Top|LineFollow:lf1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 LineFollow.v(62) " "Verilog HDL assignment warning at LineFollow.v(62): truncated value with size 32 to match size of target (25)" {  } { { "LineFollow.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678519981 "|Top|LineFollow:lf1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 LineFollow.v(76) " "Verilog HDL assignment warning at LineFollow.v(76): truncated value with size 32 to match size of target (25)" {  } { { "LineFollow.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678519981 "|Top|LineFollow:lf1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 LineFollow.v(90) " "Verilog HDL assignment warning at LineFollow.v(90): truncated value with size 32 to match size of target (25)" {  } { { "LineFollow.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678519982 "|Top|LineFollow:lf1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 LineFollow.v(104) " "Verilog HDL assignment warning at LineFollow.v(104): truncated value with size 32 to match size of target (25)" {  } { { "LineFollow.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678519982 "|Top|LineFollow:lf1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 LineFollow.v(118) " "Verilog HDL assignment warning at LineFollow.v(118): truncated value with size 32 to match size of target (25)" {  } { { "LineFollow.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678519982 "|Top|LineFollow:lf1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 LineFollow.v(132) " "Verilog HDL assignment warning at LineFollow.v(132): truncated value with size 32 to match size of target (25)" {  } { { "LineFollow.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678519982 "|Top|LineFollow:lf1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM LineFollow:lf1\|PWM:pwmleft " "Elaborating entity \"PWM\" for hierarchy \"LineFollow:lf1\|PWM:pwmleft\"" {  } { { "LineFollow.v" "pwmleft" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/LineFollow.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493678520062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(23) " "Verilog HDL assignment warning at PWM.v(23): truncated value with size 32 to match size of target (8)" {  } { { "PWM.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/PWM.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678520070 "|Top|LineFollow:lf1|PWM:pwmleft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:myReceiver " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:myReceiver\"" {  } { { "Top.v" "myReceiver" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493678520071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Receiver.v(33) " "Verilog HDL assignment warning at Receiver.v(33): truncated value with size 32 to match size of target (9)" {  } { { "Receiver.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Receiver.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678520081 "|Top|Receiver:porns"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(46) " "Verilog HDL assignment warning at Receiver.v(46): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Receiver.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493678520081 "|Top|Receiver:porns"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Translator Translator:myTranslator " "Elaborating entity \"Translator\" for hierarchy \"Translator:myTranslator\"" {  } { { "Top.v" "myTranslator" { Text "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/Top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493678520082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493678520945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493678521055 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493678521055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493678521055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493678521055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/Alamin/Documents/ComputerArchitecture/LineFollowNew/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678521687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493678521752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 17:42:01 2017 " "Processing ended: Mon May 01 17:42:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493678521752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493678521752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493678521752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493678521752 ""}
