<stg><name>crypto_sign_ed25519_.11</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="4">
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="27">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="6" to="7">
<condition id="31">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="4">
<condition id="36">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="6">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_61, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_61 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_61"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %x_v_addr = getelementptr [32 x i32]* %x_v, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="x_v_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="5">
<![CDATA[
:2  %x_v_load = load i32* %x_v_addr, align 4

]]></Node>
<StgValue><ssdm name="x_v_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %r_v_addr_13 = getelementptr [32 x i32]* %r_v, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="r_v_addr_13"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr_14 = getelementptr [32 x i32]* %r_v, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="r_v_addr_14"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="5">
<![CDATA[
:2  %x_v_load = load i32* %x_v_addr, align 4

]]></Node>
<StgValue><ssdm name="x_v_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_799 = shl i32 %x_v_load, 1

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="r_v_addr"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp_799, i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %rep_i = phi i3 [ 0, %3 ], [ %rep, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="rep_i"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond1_i = icmp eq i3 %rep_i, -4

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %rep = add i3 %rep_i, 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1_i, label %reduce_add_sub64.exit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
:0  %r_v_load = load i32* %r_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_10 = load i32* %r_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_10"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
reduce_add_sub64.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
:0  %r_v_load = load i32* %r_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32">
<![CDATA[
:1  %tmp_800 = trunc i32 %r_v_load to i7

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_780 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %r_v_load, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="25">
<![CDATA[
:3  %t_22_cast = zext i25 %tmp_780 to i31

]]></Node>
<StgValue><ssdm name="t_22_cast"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="7">
<![CDATA[
:4  %tmp_i_cast = zext i7 %tmp_800 to i32

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp_i_cast, i32* %r_v_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %t = mul i31 19, %t_22_cast

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="31">
<![CDATA[
:7  %t_cast3 = zext i31 %t to i32

]]></Node>
<StgValue><ssdm name="t_cast3"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_10 = load i32* %r_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_10"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = add i32 %t_cast3, %r_v_load_10

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_i, i32* %r_v_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i5 [ 0, %4 ], [ %i_62, %6 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond_i = icmp eq i5 %i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_62 = add i5 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_62"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %.loopexit.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_759_i = zext i5 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_759_i"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr_15 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_759_i

]]></Node>
<StgValue><ssdm name="r_v_addr_15"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_11 = load i32* %r_v_addr_15, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_11"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
:6  %tmp_760_i = zext i5 %i_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_760_i"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %r_v_addr_16 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_760_i

]]></Node>
<StgValue><ssdm name="r_v_addr_16"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_12 = load i32* %r_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_12"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_11 = load i32* %r_v_addr_15, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_11"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_801 = trunc i32 %r_v_load_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %t_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_v_load_11, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="t_s"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="24">
<![CDATA[
:5  %t_1 = zext i24 %t_s to i32

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_12 = load i32* %r_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_12"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_761_i = add i32 %t_1, %r_v_load_12

]]></Node>
<StgValue><ssdm name="tmp_761_i"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_761_i, i32* %r_v_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
:11  %tmp_762_i_cast = zext i8 %tmp_801 to i32

]]></Node>
<StgValue><ssdm name="tmp_762_i_cast"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %tmp_762_i_cast, i32* %r_v_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="79" name="r_v" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="x_v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="i" fromId="81" toId="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="StgValue_8" to="i" fromId="8" toId="9">
</dataflow>
<dataflow id="84" from="i_61" to="i" fromId="12" toId="9">
<BackEdge/>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="StgValue_24" to="i" fromId="24" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="86" from="i" to="exitcond" fromId="9" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_87" to="exitcond" fromId="87" toId="10">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="11">
</dataflow>
<dataflow id="95" from="i" to="i_61" fromId="9" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="i_61" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="exitcond" to="StgValue_13" fromId="10" toId="13">
</dataflow>
<dataflow id="99" from="i" to="tmp" fromId="9" toId="14">
</dataflow>
<dataflow id="100" from="x_v" to="x_v_addr" fromId="80" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_101" to="x_v_addr" fromId="101" toId="15">
</dataflow>
<dataflow id="103" from="tmp" to="x_v_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="104" from="x_v_addr" to="x_v_load" fromId="15" toId="16">
</dataflow>
<dataflow id="105" from="r_v" to="r_v_addr_13" fromId="79" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_101" to="r_v_addr_13" fromId="101" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_107" to="r_v_addr_13" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="r_v" to="r_v_addr_14" fromId="79" toId="18">
</dataflow>
<dataflow id="110" from="StgValue_101" to="r_v_addr_14" fromId="101" toId="18">
</dataflow>
<dataflow id="111" from="StgValue_101" to="r_v_addr_14" fromId="101" toId="18">
</dataflow>
<dataflow id="112" from="x_v_addr" to="x_v_load" fromId="15" toId="20">
</dataflow>
<dataflow id="113" from="x_v_load" to="tmp_799" fromId="20" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp_799" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="r_v" to="r_v_addr" fromId="79" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_101" to="r_v_addr" fromId="101" toId="22">
</dataflow>
<dataflow id="118" from="tmp" to="r_v_addr" fromId="14" toId="22">
</dataflow>
<dataflow id="119" from="tmp_799" to="StgValue_23" fromId="21" toId="23">
</dataflow>
<dataflow id="120" from="r_v_addr" to="StgValue_23" fromId="22" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_121" to="rep_i" fromId="121" toId="25">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="StgValue_19" to="rep_i" fromId="19" toId="25">
</dataflow>
<dataflow id="124" from="rep" to="rep_i" fromId="28" toId="25">
<BackEdge/>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="StgValue_56" to="rep_i" fromId="56" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="126" from="rep_i" to="exitcond1_i" fromId="25" toId="26">
</dataflow>
<dataflow id="128" from="StgValue_127" to="exitcond1_i" fromId="127" toId="26">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopTripCount" to="empty_75" fromId="89" toId="27">
</dataflow>
<dataflow id="131" from="StgValue_130" to="empty_75" fromId="130" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_130" to="empty_75" fromId="130" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_130" to="empty_75" fromId="130" toId="27">
</dataflow>
<dataflow id="134" from="rep_i" to="rep" fromId="25" toId="28">
</dataflow>
<dataflow id="136" from="StgValue_135" to="rep" fromId="135" toId="28">
</dataflow>
<dataflow id="137" from="exitcond1_i" to="StgValue_29" fromId="26" toId="29">
</dataflow>
<dataflow id="138" from="r_v_addr_13" to="r_v_load" fromId="17" toId="30">
</dataflow>
<dataflow id="139" from="r_v_addr_14" to="r_v_load_10" fromId="18" toId="31">
</dataflow>
<dataflow id="140" from="r_v_addr_13" to="r_v_load" fromId="17" toId="33">
</dataflow>
<dataflow id="141" from="r_v_load" to="tmp_800" fromId="33" toId="34">
</dataflow>
<dataflow id="143" from="_ssdm_op_PartSelect.i25.i32.i32.i32" to="tmp_780" fromId="142" toId="35">
</dataflow>
<dataflow id="144" from="r_v_load" to="tmp_780" fromId="33" toId="35">
</dataflow>
<dataflow id="146" from="StgValue_145" to="tmp_780" fromId="145" toId="35">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_780" fromId="147" toId="35">
</dataflow>
<dataflow id="149" from="tmp_780" to="t_22_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="150" from="tmp_800" to="tmp_i_cast" fromId="34" toId="37">
</dataflow>
<dataflow id="151" from="tmp_i_cast" to="StgValue_38" fromId="37" toId="38">
</dataflow>
<dataflow id="152" from="r_v_addr_13" to="StgValue_38" fromId="17" toId="38">
</dataflow>
<dataflow id="154" from="StgValue_153" to="t" fromId="153" toId="39">
</dataflow>
<dataflow id="155" from="t_22_cast" to="t" fromId="36" toId="39">
</dataflow>
<dataflow id="156" from="t" to="t_cast3" fromId="39" toId="40">
</dataflow>
<dataflow id="157" from="r_v_addr_14" to="r_v_load_10" fromId="18" toId="41">
</dataflow>
<dataflow id="158" from="t_cast3" to="tmp_i" fromId="40" toId="42">
</dataflow>
<dataflow id="159" from="r_v_load_10" to="tmp_i" fromId="41" toId="42">
</dataflow>
<dataflow id="160" from="tmp_i" to="StgValue_43" fromId="42" toId="43">
</dataflow>
<dataflow id="161" from="r_v_addr_14" to="StgValue_43" fromId="18" toId="43">
</dataflow>
<dataflow id="163" from="StgValue_162" to="i_i" fromId="162" toId="45">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="StgValue_44" to="i_i" fromId="44" toId="45">
</dataflow>
<dataflow id="165" from="i_62" to="i_i" fromId="48" toId="45">
<BackEdge/>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="StgValue_66" to="i_i" fromId="66" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="167" from="i_i" to="exitcond_i" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="StgValue_168" to="exitcond_i" fromId="168" toId="46">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty_76" fromId="89" toId="47">
</dataflow>
<dataflow id="171" from="StgValue_107" to="empty_76" fromId="107" toId="47">
</dataflow>
<dataflow id="172" from="StgValue_107" to="empty_76" fromId="107" toId="47">
</dataflow>
<dataflow id="173" from="StgValue_107" to="empty_76" fromId="107" toId="47">
</dataflow>
<dataflow id="174" from="i_i" to="i_62" fromId="45" toId="48">
</dataflow>
<dataflow id="176" from="StgValue_175" to="i_62" fromId="175" toId="48">
</dataflow>
<dataflow id="177" from="exitcond_i" to="StgValue_49" fromId="46" toId="49">
</dataflow>
<dataflow id="178" from="i_i" to="tmp_759_i" fromId="45" toId="50">
</dataflow>
<dataflow id="179" from="r_v" to="r_v_addr_15" fromId="79" toId="51">
</dataflow>
<dataflow id="180" from="StgValue_101" to="r_v_addr_15" fromId="101" toId="51">
</dataflow>
<dataflow id="181" from="tmp_759_i" to="r_v_addr_15" fromId="50" toId="51">
</dataflow>
<dataflow id="182" from="r_v_addr_15" to="r_v_load_11" fromId="51" toId="52">
</dataflow>
<dataflow id="183" from="i_62" to="tmp_760_i" fromId="48" toId="53">
</dataflow>
<dataflow id="184" from="r_v" to="r_v_addr_16" fromId="79" toId="54">
</dataflow>
<dataflow id="185" from="StgValue_101" to="r_v_addr_16" fromId="101" toId="54">
</dataflow>
<dataflow id="186" from="tmp_760_i" to="r_v_addr_16" fromId="53" toId="54">
</dataflow>
<dataflow id="187" from="r_v_addr_16" to="r_v_load_12" fromId="54" toId="55">
</dataflow>
<dataflow id="188" from="r_v_addr_15" to="r_v_load_11" fromId="51" toId="57">
</dataflow>
<dataflow id="189" from="r_v_load_11" to="tmp_801" fromId="57" toId="58">
</dataflow>
<dataflow id="191" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="t_s" fromId="190" toId="59">
</dataflow>
<dataflow id="192" from="r_v_load_11" to="t_s" fromId="57" toId="59">
</dataflow>
<dataflow id="194" from="StgValue_193" to="t_s" fromId="193" toId="59">
</dataflow>
<dataflow id="195" from="StgValue_147" to="t_s" fromId="147" toId="59">
</dataflow>
<dataflow id="196" from="t_s" to="t_1" fromId="59" toId="60">
</dataflow>
<dataflow id="197" from="r_v_addr_16" to="r_v_load_12" fromId="54" toId="61">
</dataflow>
<dataflow id="198" from="t_1" to="tmp_761_i" fromId="60" toId="62">
</dataflow>
<dataflow id="199" from="r_v_load_12" to="tmp_761_i" fromId="61" toId="62">
</dataflow>
<dataflow id="200" from="tmp_761_i" to="StgValue_63" fromId="62" toId="63">
</dataflow>
<dataflow id="201" from="r_v_addr_16" to="StgValue_63" fromId="54" toId="63">
</dataflow>
<dataflow id="202" from="tmp_801" to="tmp_762_i_cast" fromId="58" toId="64">
</dataflow>
<dataflow id="203" from="tmp_762_i_cast" to="StgValue_65" fromId="64" toId="65">
</dataflow>
<dataflow id="204" from="r_v_addr_15" to="StgValue_65" fromId="51" toId="65">
</dataflow>
<dataflow id="205" from="exitcond" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="206" from="exitcond1_i" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="207" from="exitcond_i" to="StgValue_6" fromId="46" toId="6">
</dataflow>
</dataflows>


</stg>
