# simple_riscv

- This repo is the project for the course *Computer Organization and Design*
- /sc implements a single-cycle RV32I processor
  - implemented RV-32I base instruction set
  - excluding interrupt handler instructions FENCE, ECALL and EBRAKE

