Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Oct 14 19:41:39 2022
| Host         : aditya-Vostro-3559 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dff_timing_summary_routed.rpt -pb dff_timing_summary_routed.pb -rpx dff_timing_summary_routed.rpx -warn_on_violation
| Design       : dff
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (33)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   96          inf        0.000                      0                   96           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 3.108ns (49.642%)  route 3.153ns (50.358%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  q_reg[29]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[29]/Q
                         net (fo=1, routed)           3.153     3.609    q_OBUF[29]
    A18                  OBUF (Prop_obuf_I_O)         2.652     6.260 r  q_OBUF[29]_inst/O
                         net (fo=0)                   0.000     6.260    q[29]
    A18                                                               r  q[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.247ns  (logic 3.122ns (49.979%)  route 3.125ns (50.021%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  q_reg[31]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[31]/Q
                         net (fo=1, routed)           3.125     3.581    q_OBUF[31]
    A14                  OBUF (Prop_obuf_I_O)         2.666     6.247 r  q_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.247    q[31]
    A14                                                               r  q[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.196ns  (logic 3.075ns (49.628%)  route 3.121ns (50.372%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  q_reg[24]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[24]/Q
                         net (fo=1, routed)           3.121     3.577    q_OBUF[24]
    H16                  OBUF (Prop_obuf_I_O)         2.619     6.196 r  q_OBUF[24]_inst/O
                         net (fo=0)                   0.000     6.196    q[24]
    H16                                                               r  q[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 3.087ns (49.925%)  route 3.097ns (50.075%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  q_reg[26]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[26]/Q
                         net (fo=1, routed)           3.097     3.553    q_OBUF[26]
    D15                  OBUF (Prop_obuf_I_O)         2.631     6.184 r  q_OBUF[26]_inst/O
                         net (fo=0)                   0.000     6.184    q[26]
    D15                                                               r  q[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.175ns  (logic 3.083ns (49.938%)  route 3.091ns (50.062%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  q_reg[28]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[28]/Q
                         net (fo=1, routed)           3.091     3.547    q_OBUF[28]
    E15                  OBUF (Prop_obuf_I_O)         2.627     6.175 r  q_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.175    q[28]
    E15                                                               r  q[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.167ns  (logic 3.095ns (50.189%)  route 3.072ns (49.811%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  q_reg[27]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[27]/Q
                         net (fo=1, routed)           3.072     3.528    q_OBUF[27]
    E16                  OBUF (Prop_obuf_I_O)         2.639     6.167 r  q_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.167    q[27]
    E16                                                               r  q[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.102ns (50.842%)  route 3.000ns (49.158%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  q_reg[30]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[30]/Q
                         net (fo=1, routed)           3.000     3.456    q_OBUF[30]
    B18                  OBUF (Prop_obuf_I_O)         2.646     6.102 r  q_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.102    q[30]
    B18                                                               r  q[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 3.088ns (50.652%)  route 3.008ns (49.348%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  q_reg[25]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[25]/Q
                         net (fo=1, routed)           3.008     3.464    q_OBUF[25]
    C15                  OBUF (Prop_obuf_I_O)         2.632     6.096 r  q_OBUF[25]_inst/O
                         net (fo=0)                   0.000     6.096    q[25]
    C15                                                               r  q[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 3.071ns (51.686%)  route 2.871ns (48.314%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  q_reg[21]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[21]/Q
                         net (fo=1, routed)           2.871     3.327    q_OBUF[21]
    F16                  OBUF (Prop_obuf_I_O)         2.615     5.942 r  q_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.942    q[21]
    F16                                                               r  q[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.925ns  (logic 3.064ns (51.706%)  route 2.862ns (48.294%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  q_reg[23]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[23]/Q
                         net (fo=1, routed)           2.862     3.318    q_OBUF[23]
    G16                  OBUF (Prop_obuf_I_O)         2.608     5.925 r  q_OBUF[23]_inst/O
                         net (fo=0)                   0.000     5.925    q[23]
    G16                                                               r  q[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[30]
                            (input port)
  Destination:            q_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.194ns (33.978%)  route 0.377ns (66.022%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  din[30] (IN)
                         net (fo=0)                   0.000     0.000    din[30]
    P18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  din_IBUF[30]_inst/O
                         net (fo=1, routed)           0.377     0.570    din_IBUF[30]
    SLICE_X0Y86          FDRE                                         r  q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[28]
                            (input port)
  Destination:            q_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.181ns (30.556%)  route 0.412ns (69.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  din[28] (IN)
                         net (fo=0)                   0.000     0.000    din[28]
    M17                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  din_IBUF[28]_inst/O
                         net (fo=1, routed)           0.412     0.594    din_IBUF[28]
    SLICE_X1Y86          FDRE                                         r  q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[31]
                            (input port)
  Destination:            q_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.190ns (30.744%)  route 0.429ns (69.256%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  din[31] (IN)
                         net (fo=0)                   0.000     0.000    din[31]
    N17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  din_IBUF[31]_inst/O
                         net (fo=1, routed)           0.429     0.619    din_IBUF[31]
    SLICE_X0Y86          FDRE                                         r  q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[14]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.209ns (33.217%)  route 0.420ns (66.783%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=32, routed)          0.420     0.629    rst_IBUF
    SLICE_X1Y84          FDRE                                         r  q_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.209ns (33.217%)  route 0.420ns (66.783%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=32, routed)          0.420     0.629    rst_IBUF
    SLICE_X1Y84          FDRE                                         r  q_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.209ns (33.217%)  route 0.420ns (66.783%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=32, routed)          0.420     0.629    rst_IBUF
    SLICE_X1Y84          FDRE                                         r  q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[24]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.209ns (33.217%)  route 0.420ns (66.783%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=32, routed)          0.420     0.629    rst_IBUF
    SLICE_X1Y84          FDRE                                         r  q_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.209ns (32.989%)  route 0.424ns (67.011%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=32, routed)          0.424     0.633    rst_IBUF
    SLICE_X0Y84          FDRE                                         r  q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.209ns (32.989%)  route 0.424ns (67.011%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=32, routed)          0.424     0.633    rst_IBUF
    SLICE_X0Y84          FDRE                                         r  q_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.209ns (32.989%)  route 0.424ns (67.011%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P14                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  rst_IBUF_inst/O
                         net (fo=32, routed)          0.424     0.633    rst_IBUF
    SLICE_X0Y84          FDRE                                         r  q_reg[8]/R
  -------------------------------------------------------------------    -------------------





