ARM GAS  /tmp/ccQIRBMo.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SysClockConfig_42Mhz,"ax",%progbits
  18              		.align	1
  19              		.global	SysClockConfig_42Mhz
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SysClockConfig_42Mhz:
  27              	.LFB135:
  28              		.file 1 "src/main.c"
   1:src/main.c    **** #include "main.h"
   2:src/main.c    **** 
   3:src/main.c    **** UART_Typedef UART1_config = {
   4:src/main.c    ****         .baudRate = 9600,               // baud rate
   5:src/main.c    ****         .peripheralClock = SysCoreClk,  // peripheral clock
   6:src/main.c    ****         .mode = UART_TX,                // UART communication mode
   7:src/main.c    ****         .ParityEnable = 0,              // enable parity
   8:src/main.c    ****         .Parity = 0,                    // even parity
   9:src/main.c    ****         .NoStopBit = 1                  // stop bit
  10:src/main.c    **** };
  11:src/main.c    **** 
  12:src/main.c    **** UART_Typedef UART6_config = {
  13:src/main.c    ****         .baudRate = 9600,               // baud rate
  14:src/main.c    ****         .peripheralClock = SysCoreClk,  // peripheral clock
  15:src/main.c    ****         .mode = UART_TX_RX,             // UART communication mode
  16:src/main.c    ****         .ParityEnable = 0,              // enable parity
  17:src/main.c    ****         .Parity = 0,                    // even parity
  18:src/main.c    ****         .NoStopBit = 1                  // stop bit
  19:src/main.c    **** };
  20:src/main.c    **** 
  21:src/main.c    **** ringBuffer_Typedef UART6_Buff;
  22:src/main.c    **** 
  23:src/main.c    **** int main(void)
  24:src/main.c    **** {
  25:src/main.c    ****     SysClockConfig_42Mhz();             // set clock
  26:src/main.c    **** 
  27:src/main.c    ****     GPIOconfig();                       // config gpio ports for UART opertion
  28:src/main.c    **** 
  29:src/main.c    ****     timerConfig();                      // timer configuration for delay
  30:src/main.c    **** 
ARM GAS  /tmp/ccQIRBMo.s 			page 2


  31:src/main.c    ****     UART_init(UART1, &UART1_config);    // setup UART 1
  32:src/main.c    ****     UART_init(UART6, &UART6_config);    // setup UART 1
  33:src/main.c    **** 
  34:src/main.c    ****     ringBuffer_init(&UART6_Buff);       // setup ring buffer for UART 2
  35:src/main.c    **** 
  36:src/main.c    ****     while (1)
  37:src/main.c    ****     {
  38:src/main.c    ****         UART_EnableInterrupts(UART6);     // enable interrupts to receive incoming data
  39:src/main.c    ****         char* s = "Vanakam da maplai! UART 1 la irunthu :)\n\r";
  40:src/main.c    ****         while (*s)
  41:src/main.c    ****         {
  42:src/main.c    ****             UART_Write(UART1, *s);          // write data into buffer 
  43:src/main.c    ****             s++;
  44:src/main.c    ****         }
  45:src/main.c    **** 
  46:src/main.c    ****         //UART_EnableInterrupts_Tx(UART6);    // enable interrupts to receive incoming data
  47:src/main.c    ****       
  48:src/main.c    ****         Delay_ms(1000);                     // 1sec delay
  49:src/main.c    ****     }
  50:src/main.c    **** }
  51:src/main.c    **** 
  52:src/main.c    **** void SysClockConfig_42Mhz()
  53:src/main.c    **** {
  29              		.loc 1 53 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  54:src/main.c    ****     RCC->CR |= RCC_CR_HSEON;                        // enable HSE
  34              		.loc 1 54 5 view .LVU1
  35              		.loc 1 54 13 is_stmt 0 view .LVU2
  36 0000 1D4A     		ldr	r2, .L5
  37 0002 1368     		ldr	r3, [r2]
  38 0004 43F48033 		orr	r3, r3, #65536
  39 0008 1360     		str	r3, [r2]
  55:src/main.c    ****     while (!(RCC->CR & RCC_CR_HSERDY));             // wait for HSE clock to be ready
  40              		.loc 1 55 5 is_stmt 1 view .LVU3
  41              	.L2:
  42              		.loc 1 55 39 discriminator 1 view .LVU4
  43              		.loc 1 55 11 discriminator 1 view .LVU5
  44              		.loc 1 55 17 is_stmt 0 discriminator 1 view .LVU6
  45 000a 1B4B     		ldr	r3, .L5
  46 000c 1B68     		ldr	r3, [r3]
  47              		.loc 1 55 11 discriminator 1 view .LVU7
  48 000e 13F4003F 		tst	r3, #131072
  49 0012 FAD0     		beq	.L2
  56:src/main.c    ****     
  57:src/main.c    ****     RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;         // set HSE as a PLL clock source
  50              		.loc 1 57 5 is_stmt 1 view .LVU8
  51              		.loc 1 57 18 is_stmt 0 view .LVU9
  52 0014 184B     		ldr	r3, .L5
  53 0016 5A68     		ldr	r2, [r3, #4]
  54 0018 42F48002 		orr	r2, r2, #4194304
  55 001c 5A60     		str	r2, [r3, #4]
  58:src/main.c    **** 
  59:src/main.c    ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;              // enable PWR pheripheral clock
  56              		.loc 1 59 5 is_stmt 1 view .LVU10
ARM GAS  /tmp/ccQIRBMo.s 			page 3


  57              		.loc 1 59 18 is_stmt 0 view .LVU11
  58 001e 1A6C     		ldr	r2, [r3, #64]
  59 0020 42F08052 		orr	r2, r2, #268435456
  60 0024 1A64     		str	r2, [r3, #64]
  60:src/main.c    ****     PWR->CR |= PWR_CR_VOS_1;                        // set VOS scale mode 2
  61              		.loc 1 60 5 is_stmt 1 view .LVU12
  62              		.loc 1 60 13 is_stmt 0 view .LVU13
  63 0026 1549     		ldr	r1, .L5+4
  64 0028 0A68     		ldr	r2, [r1]
  65 002a 42F40042 		orr	r2, r2, #32768
  66 002e 0A60     		str	r2, [r1]
  61:src/main.c    **** 
  62:src/main.c    ****     FLASH->ACR |= FLASH_ACR_LATENCY_2WS             // set Flash latency as 2 wait cycle
  67              		.loc 1 62 5 is_stmt 1 view .LVU14
  68              		.loc 1 62 16 is_stmt 0 view .LVU15
  69 0030 01F5E631 		add	r1, r1, #117760
  70 0034 0A68     		ldr	r2, [r1]
  71 0036 42F4E062 		orr	r2, r2, #1792
  72 003a 42F00202 		orr	r2, r2, #2
  73 003e 0A60     		str	r2, [r1]
  63:src/main.c    ****                   | FLASH_ACR_DCEN                  // enable data cache 
  64:src/main.c    ****                   | FLASH_ACR_PRFTEN                // enable prefech
  65:src/main.c    ****                   | FLASH_ACR_ICEN;                 // enable instruction cache
  66:src/main.c    **** 
  67:src/main.c    ****     RCC->PLLCFGR |= PLLM | PLLN | PLLP;             // set multiplication and division factor
  74              		.loc 1 67 5 is_stmt 1 view .LVU16
  75              		.loc 1 67 18 is_stmt 0 view .LVU17
  76 0040 5968     		ldr	r1, [r3, #4]
  77 0042 0F4A     		ldr	r2, .L5+8
  78 0044 0A43     		orrs	r2, r2, r1
  79 0046 5A60     		str	r2, [r3, #4]
  68:src/main.c    **** 
  69:src/main.c    ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1                 // AHB div 1
  80              		.loc 1 69 5 is_stmt 1 view .LVU18
  81              		.loc 1 69 15 is_stmt 0 view .LVU19
  82 0048 9A68     		ldr	r2, [r3, #8]
  83 004a 9A60     		str	r2, [r3, #8]
  70:src/main.c    ****                  | RCC_CFGR_PPRE1_DIV1              // APB1 divi 1
  71:src/main.c    ****                  | RCC_CFGR_PPRE2_DIV1;             // APB2 div 1
  72:src/main.c    **** 
  73:src/main.c    ****     RCC->CR |= RCC_CR_PLLON;                        // enable PLL
  84              		.loc 1 73 5 is_stmt 1 view .LVU20
  85              		.loc 1 73 13 is_stmt 0 view .LVU21
  86 004c 1A68     		ldr	r2, [r3]
  87 004e 42F08072 		orr	r2, r2, #16777216
  88 0052 1A60     		str	r2, [r3]
  74:src/main.c    ****     while (!(RCC->CR & RCC_CR_PLLRDY));             // waith for PLL to be ready
  89              		.loc 1 74 5 is_stmt 1 view .LVU22
  90              	.L3:
  91              		.loc 1 74 39 discriminator 1 view .LVU23
  92              		.loc 1 74 11 discriminator 1 view .LVU24
  93              		.loc 1 74 17 is_stmt 0 discriminator 1 view .LVU25
  94 0054 084B     		ldr	r3, .L5
  95 0056 1B68     		ldr	r3, [r3]
  96              		.loc 1 74 11 discriminator 1 view .LVU26
  97 0058 13F0007F 		tst	r3, #33554432
  98 005c FAD0     		beq	.L3
ARM GAS  /tmp/ccQIRBMo.s 			page 4


  75:src/main.c    **** 
  76:src/main.c    ****     RCC->CFGR |= RCC_CFGR_SW_PLL;                   // set PLL as sys clock
  99              		.loc 1 76 5 is_stmt 1 view .LVU27
 100              		.loc 1 76 15 is_stmt 0 view .LVU28
 101 005e 064A     		ldr	r2, .L5
 102 0060 9368     		ldr	r3, [r2, #8]
 103 0062 43F00203 		orr	r3, r3, #2
 104 0066 9360     		str	r3, [r2, #8]
  77:src/main.c    ****     while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1);   // check status to confirm PLL is set a
 105              		.loc 1 77 5 is_stmt 1 view .LVU29
 106              	.L4:
 107              		.loc 1 77 57 discriminator 1 view .LVU30
 108              		.loc 1 77 11 discriminator 1 view .LVU31
 109              		.loc 1 77 16 is_stmt 0 discriminator 1 view .LVU32
 110 0068 034B     		ldr	r3, .L5
 111 006a 9B68     		ldr	r3, [r3, #8]
 112              		.loc 1 77 23 discriminator 1 view .LVU33
 113 006c 03F00C03 		and	r3, r3, #12
 114              		.loc 1 77 11 discriminator 1 view .LVU34
 115 0070 082B     		cmp	r3, #8
 116 0072 F9D1     		bne	.L4
  78:src/main.c    **** }
 117              		.loc 1 78 1 view .LVU35
 118 0074 7047     		bx	lr
 119              	.L6:
 120 0076 00BF     		.align	2
 121              	.L5:
 122 0078 00380240 		.word	1073887232
 123 007c 00700040 		.word	1073770496
 124 0080 193F0200 		.word	147225
 125              		.cfi_endproc
 126              	.LFE135:
 128              		.section	.text.GPIOconfig,"ax",%progbits
 129              		.align	1
 130              		.global	GPIOconfig
 131              		.syntax unified
 132              		.thumb
 133              		.thumb_func
 134              		.fpu fpv4-sp-d16
 136              	GPIOconfig:
 137              	.LFB136:
  79:src/main.c    **** 
  80:src/main.c    **** void GPIOconfig()
  81:src/main.c    **** {
 138              		.loc 1 81 1 is_stmt 1 view -0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142              		@ link register save eliminated.
  82:src/main.c    ****     RCC->AHB1ENR |= 1;                      // enable gpio port A clock
 143              		.loc 1 82 5 view .LVU37
 144              		.loc 1 82 18 is_stmt 0 view .LVU38
 145 0000 0F4A     		ldr	r2, .L8
 146 0002 136B     		ldr	r3, [r2, #48]
 147 0004 43F00103 		orr	r3, r3, #1
 148 0008 1363     		str	r3, [r2, #48]
  83:src/main.c    **** 
ARM GAS  /tmp/ccQIRBMo.s 			page 5


  84:src/main.c    ****     GPIOA->MODER |= (0xA << 18);            // mode as alternate function 
 149              		.loc 1 84 5 is_stmt 1 view .LVU39
 150              		.loc 1 84 18 is_stmt 0 view .LVU40
 151 000a 0E4B     		ldr	r3, .L8+4
 152 000c 1A68     		ldr	r2, [r3]
 153 000e 42F42012 		orr	r2, r2, #2621440
 154 0012 1A60     		str	r2, [r3]
  85:src/main.c    ****     GPIOA->OSPEEDR |= (0xA << 18);          // high speed mode
 155              		.loc 1 85 5 is_stmt 1 view .LVU41
 156              		.loc 1 85 20 is_stmt 0 view .LVU42
 157 0014 9A68     		ldr	r2, [r3, #8]
 158 0016 42F42012 		orr	r2, r2, #2621440
 159 001a 9A60     		str	r2, [r3, #8]
  86:src/main.c    ****     GPIOA->AFR[1] |= (0x77 << 4);           // AF7 for UART 1
 160              		.loc 1 86 5 is_stmt 1 view .LVU43
 161              		.loc 1 86 19 is_stmt 0 view .LVU44
 162 001c 5A6A     		ldr	r2, [r3, #36]
 163 001e 42F4EE62 		orr	r2, r2, #1904
 164 0022 5A62     		str	r2, [r3, #36]
  87:src/main.c    **** 
  88:src/main.c    ****     GPIOA->MODER |= (0xA << 22);            // mode as alternate function 
 165              		.loc 1 88 5 is_stmt 1 view .LVU45
 166              		.loc 1 88 18 is_stmt 0 view .LVU46
 167 0024 1A68     		ldr	r2, [r3]
 168 0026 42F02072 		orr	r2, r2, #41943040
 169 002a 1A60     		str	r2, [r3]
  89:src/main.c    ****     GPIOA->OSPEEDR |= (0xA << 22);          // high speed mode
 170              		.loc 1 89 5 is_stmt 1 view .LVU47
 171              		.loc 1 89 20 is_stmt 0 view .LVU48
 172 002c 9A68     		ldr	r2, [r3, #8]
 173 002e 42F02072 		orr	r2, r2, #41943040
 174 0032 9A60     		str	r2, [r3, #8]
  90:src/main.c    ****     GPIOA->AFR[1] |= 0x00088000;            // AF7 for UART 1
 175              		.loc 1 90 5 is_stmt 1 view .LVU49
 176              		.loc 1 90 19 is_stmt 0 view .LVU50
 177 0034 5A6A     		ldr	r2, [r3, #36]
 178 0036 42F40822 		orr	r2, r2, #557056
 179 003a 5A62     		str	r2, [r3, #36]
  91:src/main.c    **** }
 180              		.loc 1 91 1 view .LVU51
 181 003c 7047     		bx	lr
 182              	.L9:
 183 003e 00BF     		.align	2
 184              	.L8:
 185 0040 00380240 		.word	1073887232
 186 0044 00000240 		.word	1073872896
 187              		.cfi_endproc
 188              	.LFE136:
 190              		.section	.text.timerConfig,"ax",%progbits
 191              		.align	1
 192              		.global	timerConfig
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 196              		.fpu fpv4-sp-d16
 198              	timerConfig:
 199              	.LFB137:
ARM GAS  /tmp/ccQIRBMo.s 			page 6


  92:src/main.c    **** 
  93:src/main.c    **** void timerConfig()
  94:src/main.c    **** {
 200              		.loc 1 94 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
  95:src/main.c    ****     RCC->APB2ENR |= RCC_APB2ENR_TIM11EN;    // Enable Timer 11
 205              		.loc 1 95 5 view .LVU53
 206              		.loc 1 95 18 is_stmt 0 view .LVU54
 207 0000 0A4A     		ldr	r2, .L12
 208 0002 536C     		ldr	r3, [r2, #68]
 209 0004 43F48023 		orr	r3, r3, #262144
 210 0008 5364     		str	r3, [r2, #68]
  96:src/main.c    **** 
  97:src/main.c    ****     TIM11->PSC = PSC_VALUE;                 // Set Prescaler value
 211              		.loc 1 97 5 is_stmt 1 view .LVU55
 212              		.loc 1 97 16 is_stmt 0 view .LVU56
 213 000a 094B     		ldr	r3, .L12+4
 214 000c 2922     		movs	r2, #41
 215 000e 9A62     		str	r2, [r3, #40]
  98:src/main.c    ****     
  99:src/main.c    ****     TIM11->ARR = ARR_VALUE;                 // Set Auto-reload value
 216              		.loc 1 99 5 is_stmt 1 view .LVU57
 217              		.loc 1 99 16 is_stmt 0 view .LVU58
 218 0010 4FF6FF72 		movw	r2, #65535
 219 0014 DA62     		str	r2, [r3, #44]
 100:src/main.c    **** 
 101:src/main.c    ****     TIM11->CR1 |= 0x1;                      // Counter enable
 220              		.loc 1 101 5 is_stmt 1 view .LVU59
 221              		.loc 1 101 16 is_stmt 0 view .LVU60
 222 0016 1A68     		ldr	r2, [r3]
 223 0018 42F00102 		orr	r2, r2, #1
 224 001c 1A60     		str	r2, [r3]
 102:src/main.c    **** 
 103:src/main.c    ****     while (!(TIM11->SR & 1));               // Update interrupt flag
 225              		.loc 1 103 5 is_stmt 1 view .LVU61
 226              	.L11:
 227              		.loc 1 103 29 discriminator 1 view .LVU62
 228              		.loc 1 103 11 discriminator 1 view .LVU63
 229              		.loc 1 103 19 is_stmt 0 discriminator 1 view .LVU64
 230 001e 044B     		ldr	r3, .L12+4
 231 0020 1B69     		ldr	r3, [r3, #16]
 232              		.loc 1 103 11 discriminator 1 view .LVU65
 233 0022 13F0010F 		tst	r3, #1
 234 0026 FAD0     		beq	.L11
 104:src/main.c    **** }
 235              		.loc 1 104 1 view .LVU66
 236 0028 7047     		bx	lr
 237              	.L13:
 238 002a 00BF     		.align	2
 239              	.L12:
 240 002c 00380240 		.word	1073887232
 241 0030 00480140 		.word	1073825792
 242              		.cfi_endproc
 243              	.LFE137:
ARM GAS  /tmp/ccQIRBMo.s 			page 7


 245              		.section	.text.Delay_us,"ax",%progbits
 246              		.align	1
 247              		.global	Delay_us
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 251              		.fpu fpv4-sp-d16
 253              	Delay_us:
 254              	.LVL0:
 255              	.LFB138:
 105:src/main.c    **** 
 106:src/main.c    **** void Delay_us(uint16_t us)
 107:src/main.c    **** {
 256              		.loc 1 107 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 108:src/main.c    ****     TIM11->CNT = 0;             // reset counter value
 261              		.loc 1 108 5 view .LVU68
 262              		.loc 1 108 16 is_stmt 0 view .LVU69
 263 0000 034B     		ldr	r3, .L16
 264 0002 0022     		movs	r2, #0
 265 0004 5A62     		str	r2, [r3, #36]
 109:src/main.c    ****     while (TIM11->CNT < us);
 266              		.loc 1 109 5 is_stmt 1 view .LVU70
 267              	.L15:
 268              		.loc 1 109 28 discriminator 1 view .LVU71
 269              		.loc 1 109 11 discriminator 1 view .LVU72
 270              		.loc 1 109 17 is_stmt 0 discriminator 1 view .LVU73
 271 0006 024B     		ldr	r3, .L16
 272 0008 5B6A     		ldr	r3, [r3, #36]
 273              		.loc 1 109 11 discriminator 1 view .LVU74
 274 000a 8342     		cmp	r3, r0
 275 000c FBD3     		bcc	.L15
 110:src/main.c    **** }
 276              		.loc 1 110 1 view .LVU75
 277 000e 7047     		bx	lr
 278              	.L17:
 279              		.align	2
 280              	.L16:
 281 0010 00480140 		.word	1073825792
 282              		.cfi_endproc
 283              	.LFE138:
 285              		.section	.text.Delay_ms,"ax",%progbits
 286              		.align	1
 287              		.global	Delay_ms
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 291              		.fpu fpv4-sp-d16
 293              	Delay_ms:
 294              	.LVL1:
 295              	.LFB139:
 111:src/main.c    **** 
 112:src/main.c    **** void Delay_ms(uint16_t ms)
 113:src/main.c    **** {
ARM GAS  /tmp/ccQIRBMo.s 			page 8


 296              		.loc 1 113 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		.loc 1 113 1 is_stmt 0 view .LVU77
 301 0000 38B5     		push	{r3, r4, r5, lr}
 302              	.LCFI0:
 303              		.cfi_def_cfa_offset 16
 304              		.cfi_offset 3, -16
 305              		.cfi_offset 4, -12
 306              		.cfi_offset 5, -8
 307              		.cfi_offset 14, -4
 308 0002 0546     		mov	r5, r0
 114:src/main.c    ****     for (uint16_t i=0; i<ms; i++)
 309              		.loc 1 114 5 is_stmt 1 view .LVU78
 310              	.LBB2:
 311              		.loc 1 114 10 view .LVU79
 312              	.LVL2:
 313              		.loc 1 114 19 is_stmt 0 view .LVU80
 314 0004 0024     		movs	r4, #0
 315              		.loc 1 114 5 view .LVU81
 316 0006 05E0     		b	.L19
 317              	.LVL3:
 318              	.L20:
 115:src/main.c    ****     {
 116:src/main.c    ****         Delay_us(1000);     // for 1ms
 319              		.loc 1 116 9 is_stmt 1 discriminator 3 view .LVU82
 320 0008 4FF47A70 		mov	r0, #1000
 321 000c FFF7FEFF 		bl	Delay_us
 322              	.LVL4:
 114:src/main.c    ****     for (uint16_t i=0; i<ms; i++)
 323              		.loc 1 114 30 discriminator 3 view .LVU83
 114:src/main.c    ****     for (uint16_t i=0; i<ms; i++)
 324              		.loc 1 114 31 is_stmt 0 discriminator 3 view .LVU84
 325 0010 0134     		adds	r4, r4, #1
 326              	.LVL5:
 114:src/main.c    ****     for (uint16_t i=0; i<ms; i++)
 327              		.loc 1 114 31 discriminator 3 view .LVU85
 328 0012 A4B2     		uxth	r4, r4
 329              	.LVL6:
 330              	.L19:
 114:src/main.c    ****     for (uint16_t i=0; i<ms; i++)
 331              		.loc 1 114 24 is_stmt 1 discriminator 1 view .LVU86
 114:src/main.c    ****     for (uint16_t i=0; i<ms; i++)
 332              		.loc 1 114 5 is_stmt 0 discriminator 1 view .LVU87
 333 0014 AC42     		cmp	r4, r5
 334 0016 F7D3     		bcc	.L20
 335              	.LBE2:
 117:src/main.c    ****     }
 118:src/main.c    **** }...
 336              		.loc 1 118 1 view .LVU88
 337 0018 38BD     		pop	{r3, r4, r5, pc}
 338              		.loc 1 118 1 view .LVU89
 339              		.cfi_endproc
 340              	.LFE139:
 342              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 343              		.align	2
ARM GAS  /tmp/ccQIRBMo.s 			page 9


 344              	.LC0:
 345 0000 56616E61 		.ascii	"Vanakam da maplai! UART 1 la irunthu :)\012\015\000"
 345      6B616D20 
 345      6461206D 
 345      61706C61 
 345      69212055 
 346              		.section	.text.main,"ax",%progbits
 347              		.align	1
 348              		.global	main
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 352              		.fpu fpv4-sp-d16
 354              	main:
 355              	.LFB134:
  24:src/main.c    **** {
 356              		.loc 1 24 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360 0000 10B5     		push	{r4, lr}
 361              	.LCFI1:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 4, -8
 364              		.cfi_offset 14, -4
  25:src/main.c    ****     SysClockConfig_42Mhz();             // set clock
 365              		.loc 1 25 5 view .LVU91
 366 0002 FFF7FEFF 		bl	SysClockConfig_42Mhz
 367              	.LVL7:
  27:src/main.c    ****     GPIOconfig();                       // config gpio ports for UART opertion
 368              		.loc 1 27 5 view .LVU92
 369 0006 FFF7FEFF 		bl	GPIOconfig
 370              	.LVL8:
  29:src/main.c    ****     timerConfig();                      // timer configuration for delay
 371              		.loc 1 29 5 view .LVU93
 372 000a FFF7FEFF 		bl	timerConfig
 373              	.LVL9:
  31:src/main.c    ****     UART_init(UART1, &UART1_config);    // setup UART 1
 374              		.loc 1 31 5 view .LVU94
 375 000e 0E49     		ldr	r1, .L28
 376 0010 0E48     		ldr	r0, .L28+4
 377 0012 FFF7FEFF 		bl	UART_init
 378              	.LVL10:
  32:src/main.c    ****     UART_init(UART6, &UART6_config);    // setup UART 1
 379              		.loc 1 32 5 view .LVU95
 380 0016 0E49     		ldr	r1, .L28+8
 381 0018 0E48     		ldr	r0, .L28+12
 382 001a FFF7FEFF 		bl	UART_init
 383              	.LVL11:
  34:src/main.c    ****     ringBuffer_init(&UART6_Buff);       // setup ring buffer for UART 2
 384              		.loc 1 34 5 view .LVU96
 385 001e 0E48     		ldr	r0, .L28+16
 386 0020 FFF7FEFF 		bl	ringBuffer_init
 387              	.LVL12:
 388 0024 03E0     		b	.L25
 389              	.LVL13:
 390              	.L27:
ARM GAS  /tmp/ccQIRBMo.s 			page 10


 391              	.LBB3:
  48:src/main.c    ****         Delay_ms(1000);                     // 1sec delay
 392              		.loc 1 48 9 view .LVU97
 393 0026 4FF47A70 		mov	r0, #1000
 394 002a FFF7FEFF 		bl	Delay_ms
 395              	.LVL14:
 396              	.LBE3:
  36:src/main.c    ****     while (1)
 397              		.loc 1 36 11 view .LVU98
 398              	.L25:
  36:src/main.c    ****     while (1)
 399              		.loc 1 36 5 view .LVU99
 400              	.LBB4:
  38:src/main.c    ****         UART_EnableInterrupts(UART6);     // enable interrupts to receive incoming data
 401              		.loc 1 38 9 view .LVU100
 402 002e 0948     		ldr	r0, .L28+12
 403 0030 FFF7FEFF 		bl	UART_EnableInterrupts
 404              	.LVL15:
  39:src/main.c    ****         char* s = "Vanakam da maplai! UART 1 la irunthu :)\n\r";
 405              		.loc 1 39 9 view .LVU101
  40:src/main.c    ****         while (*s)
 406              		.loc 1 40 9 view .LVU102
  39:src/main.c    ****         char* s = "Vanakam da maplai! UART 1 la irunthu :)\n\r";
 407              		.loc 1 39 15 is_stmt 0 view .LVU103
 408 0034 094C     		ldr	r4, .L28+20
 409              	.LVL16:
 410              	.L23:
  40:src/main.c    ****         while (*s)
 411              		.loc 1 40 15 is_stmt 1 view .LVU104
  40:src/main.c    ****         while (*s)
 412              		.loc 1 40 16 is_stmt 0 view .LVU105
 413 0036 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
  40:src/main.c    ****         while (*s)
 414              		.loc 1 40 15 view .LVU106
 415 0038 0029     		cmp	r1, #0
 416 003a F4D0     		beq	.L27
  42:src/main.c    ****             UART_Write(UART1, *s);          // write data into buffer 
 417              		.loc 1 42 13 is_stmt 1 view .LVU107
 418 003c 0348     		ldr	r0, .L28+4
 419 003e FFF7FEFF 		bl	UART_Write
 420              	.LVL17:
  43:src/main.c    ****             s++;
 421              		.loc 1 43 13 view .LVU108
  43:src/main.c    ****             s++;
 422              		.loc 1 43 14 is_stmt 0 view .LVU109
 423 0042 0134     		adds	r4, r4, #1
 424              	.LVL18:
  43:src/main.c    ****             s++;
 425              		.loc 1 43 14 view .LVU110
 426 0044 F7E7     		b	.L23
 427              	.L29:
 428 0046 00BF     		.align	2
 429              	.L28:
 430 0048 00000000 		.word	.LANCHOR0
 431 004c 00100140 		.word	1073811456
 432 0050 00000000 		.word	.LANCHOR1
 433 0054 00140140 		.word	1073812480
ARM GAS  /tmp/ccQIRBMo.s 			page 11


 434 0058 00000000 		.word	.LANCHOR2
 435 005c 00000000 		.word	.LC0
 436              	.LBE4:
 437              		.cfi_endproc
 438              	.LFE134:
 440              		.global	UART6_Buff
 441              		.global	UART6_config
 442              		.global	UART1_config
 443              		.section	.bss.UART6_Buff,"aw",%nobits
 444              		.align	2
 445              		.set	.LANCHOR2,. + 0
 448              	UART6_Buff:
 449 0000 00000000 		.space	66
 449      00000000 
 449      00000000 
 449      00000000 
 449      00000000 
 450              		.section	.data.UART1_config,"aw"
 451              		.align	2
 452              		.set	.LANCHOR0,. + 0
 455              	UART1_config:
 456 0000 80250000 		.word	9600
 457 0004 80DE8002 		.word	42000000
 458 0008 00       		.byte	0
 459 0009 00       		.byte	0
 460 000a 00       		.byte	0
 461 000b 01       		.byte	1
 462              		.section	.data.UART6_config,"aw"
 463              		.align	2
 464              		.set	.LANCHOR1,. + 0
 467              	UART6_config:
 468 0000 80250000 		.word	9600
 469 0004 80DE8002 		.word	42000000
 470 0008 02       		.byte	2
 471 0009 00       		.byte	0
 472 000a 00       		.byte	0
 473 000b 01       		.byte	1
 474              		.text
 475              	.Letext0:
 476              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 477              		.file 3 "driver/Device/stm32f401xc.h"
 478              		.file 4 "inc/ringBuffer.h"
 479              		.file 5 "inc/UART.h"
ARM GAS  /tmp/ccQIRBMo.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccQIRBMo.s:18     .text.SysClockConfig_42Mhz:0000000000000000 $t
     /tmp/ccQIRBMo.s:26     .text.SysClockConfig_42Mhz:0000000000000000 SysClockConfig_42Mhz
     /tmp/ccQIRBMo.s:122    .text.SysClockConfig_42Mhz:0000000000000078 $d
     /tmp/ccQIRBMo.s:129    .text.GPIOconfig:0000000000000000 $t
     /tmp/ccQIRBMo.s:136    .text.GPIOconfig:0000000000000000 GPIOconfig
     /tmp/ccQIRBMo.s:185    .text.GPIOconfig:0000000000000040 $d
     /tmp/ccQIRBMo.s:191    .text.timerConfig:0000000000000000 $t
     /tmp/ccQIRBMo.s:198    .text.timerConfig:0000000000000000 timerConfig
     /tmp/ccQIRBMo.s:240    .text.timerConfig:000000000000002c $d
     /tmp/ccQIRBMo.s:246    .text.Delay_us:0000000000000000 $t
     /tmp/ccQIRBMo.s:253    .text.Delay_us:0000000000000000 Delay_us
     /tmp/ccQIRBMo.s:281    .text.Delay_us:0000000000000010 $d
     /tmp/ccQIRBMo.s:286    .text.Delay_ms:0000000000000000 $t
     /tmp/ccQIRBMo.s:293    .text.Delay_ms:0000000000000000 Delay_ms
     /tmp/ccQIRBMo.s:343    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccQIRBMo.s:347    .text.main:0000000000000000 $t
     /tmp/ccQIRBMo.s:354    .text.main:0000000000000000 main
     /tmp/ccQIRBMo.s:430    .text.main:0000000000000048 $d
     /tmp/ccQIRBMo.s:448    .bss.UART6_Buff:0000000000000000 UART6_Buff
     /tmp/ccQIRBMo.s:467    .data.UART6_config:0000000000000000 UART6_config
     /tmp/ccQIRBMo.s:455    .data.UART1_config:0000000000000000 UART1_config
     /tmp/ccQIRBMo.s:444    .bss.UART6_Buff:0000000000000000 $d
     /tmp/ccQIRBMo.s:451    .data.UART1_config:0000000000000000 $d
     /tmp/ccQIRBMo.s:463    .data.UART6_config:0000000000000000 $d

UNDEFINED SYMBOLS
UART_init
ringBuffer_init
UART_EnableInterrupts
UART_Write
