
lab18.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000067b0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000013c  00800060  000067b0  00006844  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000036  0080019c  0080019c  00006980  2**0
                  ALLOC
  3 .stab         00007188  00000000  00000000  00006980  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000019c0  00000000  00000000  0000db08  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000a0  00000000  00000000  0000f4c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000000be  00000000  00000000  0000f568  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001f74  00000000  00000000  0000f626  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000007a7  00000000  00000000  0001159a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000a03  00000000  00000000  00011d41  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000000a0  00000000  00000000  00012744  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000017c  00000000  00000000  000127e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003410  00000000  00000000  00012960  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000060  00000000  00000000  00015d70  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 d7 30 	jmp	0x61ae	; 0x61ae <__vector_1>
       8:	0c 94 00 31 	jmp	0x6200	; 0x6200 <__vector_2>
       c:	0c 94 29 31 	jmp	0x6252	; 0x6252 <__vector_3>
      10:	0c 94 b8 2f 	jmp	0x5f70	; 0x5f70 <__vector_4>
      14:	0c 94 8f 2f 	jmp	0x5f1e	; 0x5f1e <__vector_5>
      18:	0c 94 66 2f 	jmp	0x5ecc	; 0x5ecc <__vector_6>
      1c:	0c 94 3d 2f 	jmp	0x5e7a	; 0x5e7a <__vector_7>
      20:	0c 94 14 2f 	jmp	0x5e28	; 0x5e28 <__vector_8>
      24:	0c 94 eb 2e 	jmp	0x5dd6	; 0x5dd6 <__vector_9>
      28:	0c 94 c2 2e 	jmp	0x5d84	; 0x5d84 <__vector_10>
      2c:	0c 94 99 2e 	jmp	0x5d32	; 0x5d32 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 eb       	ldi	r30, 0xB0	; 176
      68:	f7 e6       	ldi	r31, 0x67	; 103
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 39       	cpi	r26, 0x9C	; 156
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac e9       	ldi	r26, 0x9C	; 156
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 3d       	cpi	r26, 0xD2	; 210
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 0b 20 	call	0x4016	; 0x4016 <main>
      8a:	0c 94 d6 33 	jmp	0x67ac	; 0x67ac <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__ashldi3>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	df 93       	push	r29
      9a:	cf 93       	push	r28
      9c:	cd b7       	in	r28, 0x3d	; 61
      9e:	de b7       	in	r29, 0x3e	; 62
      a0:	60 97       	sbiw	r28, 0x10	; 16
      a2:	0f b6       	in	r0, 0x3f	; 63
      a4:	f8 94       	cli
      a6:	de bf       	out	0x3e, r29	; 62
      a8:	0f be       	out	0x3f, r0	; 63
      aa:	cd bf       	out	0x3d, r28	; 61
      ac:	a8 2f       	mov	r26, r24
      ae:	00 23       	and	r16, r16
      b0:	09 f4       	brne	.+2      	; 0xb4 <__ashldi3+0x22>
      b2:	61 c0       	rjmp	.+194    	; 0x176 <__ashldi3+0xe4>
      b4:	7e 01       	movw	r14, r28
      b6:	08 94       	sec
      b8:	e1 1c       	adc	r14, r1
      ba:	f1 1c       	adc	r15, r1
      bc:	88 e0       	ldi	r24, 0x08	; 8
      be:	f7 01       	movw	r30, r14
      c0:	11 92       	st	Z+, r1
      c2:	8a 95       	dec	r24
      c4:	e9 f7       	brne	.-6      	; 0xc0 <__ashldi3+0x2e>
      c6:	29 83       	std	Y+1, r18	; 0x01
      c8:	3a 83       	std	Y+2, r19	; 0x02
      ca:	4b 83       	std	Y+3, r20	; 0x03
      cc:	5c 83       	std	Y+4, r21	; 0x04
      ce:	6d 83       	std	Y+5, r22	; 0x05
      d0:	7e 83       	std	Y+6, r23	; 0x06
      d2:	af 83       	std	Y+7, r26	; 0x07
      d4:	98 87       	std	Y+8, r25	; 0x08
      d6:	80 e2       	ldi	r24, 0x20	; 32
      d8:	80 1b       	sub	r24, r16
      da:	e8 2f       	mov	r30, r24
      dc:	ff 27       	eor	r31, r31
      de:	e7 fd       	sbrc	r30, 7
      e0:	f0 95       	com	r31
      e2:	49 81       	ldd	r20, Y+1	; 0x01
      e4:	5a 81       	ldd	r21, Y+2	; 0x02
      e6:	6b 81       	ldd	r22, Y+3	; 0x03
      e8:	7c 81       	ldd	r23, Y+4	; 0x04
      ea:	18 16       	cp	r1, r24
      ec:	84 f0       	brlt	.+32     	; 0x10e <__ashldi3+0x7c>
      ee:	19 86       	std	Y+9, r1	; 0x09
      f0:	1a 86       	std	Y+10, r1	; 0x0a
      f2:	1b 86       	std	Y+11, r1	; 0x0b
      f4:	1c 86       	std	Y+12, r1	; 0x0c
      f6:	88 27       	eor	r24, r24
      f8:	99 27       	eor	r25, r25
      fa:	8e 1b       	sub	r24, r30
      fc:	9f 0b       	sbc	r25, r31
      fe:	04 c0       	rjmp	.+8      	; 0x108 <__ashldi3+0x76>
     100:	44 0f       	add	r20, r20
     102:	55 1f       	adc	r21, r21
     104:	66 1f       	adc	r22, r22
     106:	77 1f       	adc	r23, r23
     108:	8a 95       	dec	r24
     10a:	d2 f7       	brpl	.-12     	; 0x100 <__ashldi3+0x6e>
     10c:	28 c0       	rjmp	.+80     	; 0x15e <__ashldi3+0xcc>
     10e:	20 2f       	mov	r18, r16
     110:	33 27       	eor	r19, r19
     112:	27 fd       	sbrc	r18, 7
     114:	30 95       	com	r19
     116:	db 01       	movw	r26, r22
     118:	ca 01       	movw	r24, r20
     11a:	02 2e       	mov	r0, r18
     11c:	04 c0       	rjmp	.+8      	; 0x126 <__ashldi3+0x94>
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	aa 1f       	adc	r26, r26
     124:	bb 1f       	adc	r27, r27
     126:	0a 94       	dec	r0
     128:	d2 f7       	brpl	.-12     	; 0x11e <__ashldi3+0x8c>
     12a:	89 87       	std	Y+9, r24	; 0x09
     12c:	9a 87       	std	Y+10, r25	; 0x0a
     12e:	ab 87       	std	Y+11, r26	; 0x0b
     130:	bc 87       	std	Y+12, r27	; 0x0c
     132:	04 c0       	rjmp	.+8      	; 0x13c <__ashldi3+0xaa>
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	57 95       	ror	r21
     13a:	47 95       	ror	r20
     13c:	ea 95       	dec	r30
     13e:	d2 f7       	brpl	.-12     	; 0x134 <__ashldi3+0xa2>
     140:	8d 81       	ldd	r24, Y+5	; 0x05
     142:	9e 81       	ldd	r25, Y+6	; 0x06
     144:	af 81       	ldd	r26, Y+7	; 0x07
     146:	b8 85       	ldd	r27, Y+8	; 0x08
     148:	04 c0       	rjmp	.+8      	; 0x152 <__ashldi3+0xc0>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	aa 1f       	adc	r26, r26
     150:	bb 1f       	adc	r27, r27
     152:	2a 95       	dec	r18
     154:	d2 f7       	brpl	.-12     	; 0x14a <__ashldi3+0xb8>
     156:	48 2b       	or	r20, r24
     158:	59 2b       	or	r21, r25
     15a:	6a 2b       	or	r22, r26
     15c:	7b 2b       	or	r23, r27
     15e:	4d 87       	std	Y+13, r20	; 0x0d
     160:	5e 87       	std	Y+14, r21	; 0x0e
     162:	6f 87       	std	Y+15, r22	; 0x0f
     164:	78 8b       	std	Y+16, r23	; 0x10
     166:	29 85       	ldd	r18, Y+9	; 0x09
     168:	3a 85       	ldd	r19, Y+10	; 0x0a
     16a:	4b 85       	ldd	r20, Y+11	; 0x0b
     16c:	5c 85       	ldd	r21, Y+12	; 0x0c
     16e:	6d 85       	ldd	r22, Y+13	; 0x0d
     170:	7e 85       	ldd	r23, Y+14	; 0x0e
     172:	af 85       	ldd	r26, Y+15	; 0x0f
     174:	98 89       	ldd	r25, Y+16	; 0x10
     176:	8a 2f       	mov	r24, r26
     178:	60 96       	adiw	r28, 0x10	; 16
     17a:	0f b6       	in	r0, 0x3f	; 63
     17c:	f8 94       	cli
     17e:	de bf       	out	0x3e, r29	; 62
     180:	0f be       	out	0x3f, r0	; 63
     182:	cd bf       	out	0x3d, r28	; 61
     184:	cf 91       	pop	r28
     186:	df 91       	pop	r29
     188:	0f 91       	pop	r16
     18a:	ff 90       	pop	r15
     18c:	ef 90       	pop	r14
     18e:	08 95       	ret

00000190 <__divdi3>:
     190:	a2 e7       	ldi	r26, 0x72	; 114
     192:	b0 e0       	ldi	r27, 0x00	; 0
     194:	ee ec       	ldi	r30, 0xCE	; 206
     196:	f0 e0       	ldi	r31, 0x00	; 0
     198:	0c 94 9f 33 	jmp	0x673e	; 0x673e <__prologue_saves__>
     19c:	98 2e       	mov	r9, r24
     19e:	89 2e       	mov	r8, r25
     1a0:	71 2e       	mov	r7, r17
     1a2:	88 e0       	ldi	r24, 0x08	; 8
     1a4:	fe 01       	movw	r30, r28
     1a6:	31 96       	adiw	r30, 0x01	; 1
     1a8:	df 01       	movw	r26, r30
     1aa:	68 2e       	mov	r6, r24
     1ac:	1d 92       	st	X+, r1
     1ae:	6a 94       	dec	r6
     1b0:	e9 f7       	brne	.-6      	; 0x1ac <__divdi3+0x1c>
     1b2:	29 83       	std	Y+1, r18	; 0x01
     1b4:	3a 83       	std	Y+2, r19	; 0x02
     1b6:	4b 83       	std	Y+3, r20	; 0x03
     1b8:	5c 83       	std	Y+4, r21	; 0x04
     1ba:	6d 83       	std	Y+5, r22	; 0x05
     1bc:	7e 83       	std	Y+6, r23	; 0x06
     1be:	9f 82       	std	Y+7, r9	; 0x07
     1c0:	98 87       	std	Y+8, r25	; 0x08
     1c2:	fe 01       	movw	r30, r28
     1c4:	39 96       	adiw	r30, 0x09	; 9
     1c6:	df 01       	movw	r26, r30
     1c8:	1d 92       	st	X+, r1
     1ca:	8a 95       	dec	r24
     1cc:	e9 f7       	brne	.-6      	; 0x1c8 <__divdi3+0x38>
     1ce:	a9 86       	std	Y+9, r10	; 0x09
     1d0:	ba 86       	std	Y+10, r11	; 0x0a
     1d2:	cb 86       	std	Y+11, r12	; 0x0b
     1d4:	dc 86       	std	Y+12, r13	; 0x0c
     1d6:	ed 86       	std	Y+13, r14	; 0x0d
     1d8:	fe 86       	std	Y+14, r15	; 0x0e
     1da:	0f 87       	std	Y+15, r16	; 0x0f
     1dc:	18 8b       	std	Y+16, r17	; 0x10
     1de:	8d 81       	ldd	r24, Y+5	; 0x05
     1e0:	9e 81       	ldd	r25, Y+6	; 0x06
     1e2:	af 81       	ldd	r26, Y+7	; 0x07
     1e4:	b8 85       	ldd	r27, Y+8	; 0x08
     1e6:	b7 fd       	sbrc	r27, 7
     1e8:	07 c0       	rjmp	.+14     	; 0x1f8 <__divdi3+0x68>
     1ea:	e1 96       	adiw	r28, 0x31	; 49
     1ec:	1c ae       	std	Y+60, r1	; 0x3c
     1ee:	1d ae       	std	Y+61, r1	; 0x3d
     1f0:	1e ae       	std	Y+62, r1	; 0x3e
     1f2:	1f ae       	std	Y+63, r1	; 0x3f
     1f4:	e1 97       	sbiw	r28, 0x31	; 49
     1f6:	64 c0       	rjmp	.+200    	; 0x2c0 <__divdi3+0x130>
     1f8:	21 95       	neg	r18
     1fa:	81 e0       	ldi	r24, 0x01	; 1
     1fc:	12 16       	cp	r1, r18
     1fe:	08 f0       	brcs	.+2      	; 0x202 <__divdi3+0x72>
     200:	80 e0       	ldi	r24, 0x00	; 0
     202:	31 95       	neg	r19
     204:	91 e0       	ldi	r25, 0x01	; 1
     206:	13 16       	cp	r1, r19
     208:	08 f0       	brcs	.+2      	; 0x20c <__divdi3+0x7c>
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	b3 2f       	mov	r27, r19
     20e:	b8 1b       	sub	r27, r24
     210:	81 e0       	ldi	r24, 0x01	; 1
     212:	3b 17       	cp	r19, r27
     214:	08 f0       	brcs	.+2      	; 0x218 <__divdi3+0x88>
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	98 2b       	or	r25, r24
     21a:	41 95       	neg	r20
     21c:	31 e0       	ldi	r19, 0x01	; 1
     21e:	14 16       	cp	r1, r20
     220:	08 f0       	brcs	.+2      	; 0x224 <__divdi3+0x94>
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	a4 2f       	mov	r26, r20
     226:	a9 1b       	sub	r26, r25
     228:	81 e0       	ldi	r24, 0x01	; 1
     22a:	4a 17       	cp	r20, r26
     22c:	08 f0       	brcs	.+2      	; 0x230 <__divdi3+0xa0>
     22e:	80 e0       	ldi	r24, 0x00	; 0
     230:	38 2b       	or	r19, r24
     232:	51 95       	neg	r21
     234:	91 e0       	ldi	r25, 0x01	; 1
     236:	15 16       	cp	r1, r21
     238:	08 f0       	brcs	.+2      	; 0x23c <__divdi3+0xac>
     23a:	90 e0       	ldi	r25, 0x00	; 0
     23c:	f5 2f       	mov	r31, r21
     23e:	f3 1b       	sub	r31, r19
     240:	81 e0       	ldi	r24, 0x01	; 1
     242:	5f 17       	cp	r21, r31
     244:	08 f0       	brcs	.+2      	; 0x248 <__divdi3+0xb8>
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	98 2b       	or	r25, r24
     24a:	61 95       	neg	r22
     24c:	31 e0       	ldi	r19, 0x01	; 1
     24e:	16 16       	cp	r1, r22
     250:	08 f0       	brcs	.+2      	; 0x254 <__divdi3+0xc4>
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	e6 2f       	mov	r30, r22
     256:	e9 1b       	sub	r30, r25
     258:	81 e0       	ldi	r24, 0x01	; 1
     25a:	6e 17       	cp	r22, r30
     25c:	08 f0       	brcs	.+2      	; 0x260 <__divdi3+0xd0>
     25e:	80 e0       	ldi	r24, 0x00	; 0
     260:	38 2b       	or	r19, r24
     262:	71 95       	neg	r23
     264:	41 e0       	ldi	r20, 0x01	; 1
     266:	17 16       	cp	r1, r23
     268:	08 f0       	brcs	.+2      	; 0x26c <__divdi3+0xdc>
     26a:	40 e0       	ldi	r20, 0x00	; 0
     26c:	57 2f       	mov	r21, r23
     26e:	53 1b       	sub	r21, r19
     270:	81 e0       	ldi	r24, 0x01	; 1
     272:	75 17       	cp	r23, r21
     274:	08 f0       	brcs	.+2      	; 0x278 <__divdi3+0xe8>
     276:	80 e0       	ldi	r24, 0x00	; 0
     278:	48 2b       	or	r20, r24
     27a:	89 2d       	mov	r24, r9
     27c:	81 95       	neg	r24
     27e:	91 e0       	ldi	r25, 0x01	; 1
     280:	18 16       	cp	r1, r24
     282:	08 f0       	brcs	.+2      	; 0x286 <__divdi3+0xf6>
     284:	90 e0       	ldi	r25, 0x00	; 0
     286:	68 2e       	mov	r6, r24
     288:	64 1a       	sub	r6, r20
     28a:	46 2d       	mov	r20, r6
     28c:	31 e0       	ldi	r19, 0x01	; 1
     28e:	86 15       	cp	r24, r6
     290:	08 f0       	brcs	.+2      	; 0x294 <__divdi3+0x104>
     292:	30 e0       	ldi	r19, 0x00	; 0
     294:	93 2b       	or	r25, r19
     296:	88 2d       	mov	r24, r8
     298:	81 95       	neg	r24
     29a:	89 1b       	sub	r24, r25
     29c:	29 83       	std	Y+1, r18	; 0x01
     29e:	ba 83       	std	Y+2, r27	; 0x02
     2a0:	ab 83       	std	Y+3, r26	; 0x03
     2a2:	fc 83       	std	Y+4, r31	; 0x04
     2a4:	ed 83       	std	Y+5, r30	; 0x05
     2a6:	5e 83       	std	Y+6, r21	; 0x06
     2a8:	4f 83       	std	Y+7, r20	; 0x07
     2aa:	88 87       	std	Y+8, r24	; 0x08
     2ac:	2f ef       	ldi	r18, 0xFF	; 255
     2ae:	3f ef       	ldi	r19, 0xFF	; 255
     2b0:	4f ef       	ldi	r20, 0xFF	; 255
     2b2:	5f ef       	ldi	r21, 0xFF	; 255
     2b4:	e1 96       	adiw	r28, 0x31	; 49
     2b6:	2c af       	std	Y+60, r18	; 0x3c
     2b8:	3d af       	std	Y+61, r19	; 0x3d
     2ba:	4e af       	std	Y+62, r20	; 0x3e
     2bc:	5f af       	std	Y+63, r21	; 0x3f
     2be:	e1 97       	sbiw	r28, 0x31	; 49
     2c0:	8d 85       	ldd	r24, Y+13	; 0x0d
     2c2:	9e 85       	ldd	r25, Y+14	; 0x0e
     2c4:	af 85       	ldd	r26, Y+15	; 0x0f
     2c6:	b8 89       	ldd	r27, Y+16	; 0x10
     2c8:	b7 ff       	sbrs	r27, 7
     2ca:	6a c0       	rjmp	.+212    	; 0x3a0 <__divdi3+0x210>
     2cc:	e1 96       	adiw	r28, 0x31	; 49
     2ce:	4c ad       	ldd	r20, Y+60	; 0x3c
     2d0:	5d ad       	ldd	r21, Y+61	; 0x3d
     2d2:	6e ad       	ldd	r22, Y+62	; 0x3e
     2d4:	7f ad       	ldd	r23, Y+63	; 0x3f
     2d6:	e1 97       	sbiw	r28, 0x31	; 49
     2d8:	40 95       	com	r20
     2da:	50 95       	com	r21
     2dc:	60 95       	com	r22
     2de:	70 95       	com	r23
     2e0:	e1 96       	adiw	r28, 0x31	; 49
     2e2:	4c af       	std	Y+60, r20	; 0x3c
     2e4:	5d af       	std	Y+61, r21	; 0x3d
     2e6:	6e af       	std	Y+62, r22	; 0x3e
     2e8:	7f af       	std	Y+63, r23	; 0x3f
     2ea:	e1 97       	sbiw	r28, 0x31	; 49
     2ec:	a1 94       	neg	r10
     2ee:	81 e0       	ldi	r24, 0x01	; 1
     2f0:	1a 14       	cp	r1, r10
     2f2:	08 f0       	brcs	.+2      	; 0x2f6 <__divdi3+0x166>
     2f4:	80 e0       	ldi	r24, 0x00	; 0
     2f6:	b1 94       	neg	r11
     2f8:	91 e0       	ldi	r25, 0x01	; 1
     2fa:	1b 14       	cp	r1, r11
     2fc:	08 f0       	brcs	.+2      	; 0x300 <__divdi3+0x170>
     2fe:	90 e0       	ldi	r25, 0x00	; 0
     300:	6b 2d       	mov	r22, r11
     302:	68 1b       	sub	r22, r24
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	b6 16       	cp	r11, r22
     308:	08 f0       	brcs	.+2      	; 0x30c <__divdi3+0x17c>
     30a:	80 e0       	ldi	r24, 0x00	; 0
     30c:	98 2b       	or	r25, r24
     30e:	c1 94       	neg	r12
     310:	21 e0       	ldi	r18, 0x01	; 1
     312:	1c 14       	cp	r1, r12
     314:	08 f0       	brcs	.+2      	; 0x318 <__divdi3+0x188>
     316:	20 e0       	ldi	r18, 0x00	; 0
     318:	5c 2d       	mov	r21, r12
     31a:	59 1b       	sub	r21, r25
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	c5 16       	cp	r12, r21
     320:	08 f0       	brcs	.+2      	; 0x324 <__divdi3+0x194>
     322:	80 e0       	ldi	r24, 0x00	; 0
     324:	28 2b       	or	r18, r24
     326:	d1 94       	neg	r13
     328:	91 e0       	ldi	r25, 0x01	; 1
     32a:	1d 14       	cp	r1, r13
     32c:	08 f0       	brcs	.+2      	; 0x330 <__divdi3+0x1a0>
     32e:	90 e0       	ldi	r25, 0x00	; 0
     330:	4d 2d       	mov	r20, r13
     332:	42 1b       	sub	r20, r18
     334:	81 e0       	ldi	r24, 0x01	; 1
     336:	d4 16       	cp	r13, r20
     338:	08 f0       	brcs	.+2      	; 0x33c <__divdi3+0x1ac>
     33a:	80 e0       	ldi	r24, 0x00	; 0
     33c:	98 2b       	or	r25, r24
     33e:	e1 94       	neg	r14
     340:	21 e0       	ldi	r18, 0x01	; 1
     342:	1e 14       	cp	r1, r14
     344:	08 f0       	brcs	.+2      	; 0x348 <__divdi3+0x1b8>
     346:	20 e0       	ldi	r18, 0x00	; 0
     348:	3e 2d       	mov	r19, r14
     34a:	39 1b       	sub	r19, r25
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	e3 16       	cp	r14, r19
     350:	08 f0       	brcs	.+2      	; 0x354 <__divdi3+0x1c4>
     352:	80 e0       	ldi	r24, 0x00	; 0
     354:	28 2b       	or	r18, r24
     356:	f1 94       	neg	r15
     358:	91 e0       	ldi	r25, 0x01	; 1
     35a:	1f 14       	cp	r1, r15
     35c:	08 f0       	brcs	.+2      	; 0x360 <__divdi3+0x1d0>
     35e:	90 e0       	ldi	r25, 0x00	; 0
     360:	7f 2d       	mov	r23, r15
     362:	72 1b       	sub	r23, r18
     364:	27 2f       	mov	r18, r23
     366:	81 e0       	ldi	r24, 0x01	; 1
     368:	f7 16       	cp	r15, r23
     36a:	08 f0       	brcs	.+2      	; 0x36e <__divdi3+0x1de>
     36c:	80 e0       	ldi	r24, 0x00	; 0
     36e:	98 2b       	or	r25, r24
     370:	01 95       	neg	r16
     372:	11 e0       	ldi	r17, 0x01	; 1
     374:	10 16       	cp	r1, r16
     376:	08 f0       	brcs	.+2      	; 0x37a <__divdi3+0x1ea>
     378:	10 e0       	ldi	r17, 0x00	; 0
     37a:	80 2f       	mov	r24, r16
     37c:	89 1b       	sub	r24, r25
     37e:	98 2f       	mov	r25, r24
     380:	81 e0       	ldi	r24, 0x01	; 1
     382:	09 17       	cp	r16, r25
     384:	08 f0       	brcs	.+2      	; 0x388 <__divdi3+0x1f8>
     386:	80 e0       	ldi	r24, 0x00	; 0
     388:	18 2b       	or	r17, r24
     38a:	87 2d       	mov	r24, r7
     38c:	81 95       	neg	r24
     38e:	81 1b       	sub	r24, r17
     390:	a9 86       	std	Y+9, r10	; 0x09
     392:	6a 87       	std	Y+10, r22	; 0x0a
     394:	5b 87       	std	Y+11, r21	; 0x0b
     396:	4c 87       	std	Y+12, r20	; 0x0c
     398:	3d 87       	std	Y+13, r19	; 0x0d
     39a:	2e 87       	std	Y+14, r18	; 0x0e
     39c:	9f 87       	std	Y+15, r25	; 0x0f
     39e:	88 8b       	std	Y+16, r24	; 0x10
     3a0:	99 81       	ldd	r25, Y+1	; 0x01
     3a2:	2a 81       	ldd	r18, Y+2	; 0x02
     3a4:	3b 81       	ldd	r19, Y+3	; 0x03
     3a6:	4c 81       	ldd	r20, Y+4	; 0x04
     3a8:	5d 81       	ldd	r21, Y+5	; 0x05
     3aa:	6e 81       	ldd	r22, Y+6	; 0x06
     3ac:	7f 81       	ldd	r23, Y+7	; 0x07
     3ae:	a8 85       	ldd	r26, Y+8	; 0x08
     3b0:	b9 85       	ldd	r27, Y+9	; 0x09
     3b2:	1a 85       	ldd	r17, Y+10	; 0x0a
     3b4:	0b 85       	ldd	r16, Y+11	; 0x0b
     3b6:	fc 84       	ldd	r15, Y+12	; 0x0c
     3b8:	ed 84       	ldd	r14, Y+13	; 0x0d
     3ba:	de 84       	ldd	r13, Y+14	; 0x0e
     3bc:	cf 84       	ldd	r12, Y+15	; 0x0f
     3be:	b8 88       	ldd	r11, Y+16	; 0x10
     3c0:	88 e0       	ldi	r24, 0x08	; 8
     3c2:	e1 e1       	ldi	r30, 0x11	; 17
     3c4:	8e 2e       	mov	r8, r30
     3c6:	91 2c       	mov	r9, r1
     3c8:	8c 0e       	add	r8, r28
     3ca:	9d 1e       	adc	r9, r29
     3cc:	f4 01       	movw	r30, r8
     3ce:	68 2e       	mov	r6, r24
     3d0:	11 92       	st	Z+, r1
     3d2:	6a 94       	dec	r6
     3d4:	e9 f7       	brne	.-6      	; 0x3d0 <__divdi3+0x240>
     3d6:	99 8b       	std	Y+17, r25	; 0x11
     3d8:	2a 8b       	std	Y+18, r18	; 0x12
     3da:	3b 8b       	std	Y+19, r19	; 0x13
     3dc:	4c 8b       	std	Y+20, r20	; 0x14
     3de:	5d 8b       	std	Y+21, r21	; 0x15
     3e0:	6e 8b       	std	Y+22, r22	; 0x16
     3e2:	7f 8b       	std	Y+23, r23	; 0x17
     3e4:	a8 8f       	std	Y+24, r26	; 0x18
     3e6:	9e 01       	movw	r18, r28
     3e8:	27 5e       	subi	r18, 0xE7	; 231
     3ea:	3f 4f       	sbci	r19, 0xFF	; 255
     3ec:	f9 01       	movw	r30, r18
     3ee:	11 92       	st	Z+, r1
     3f0:	8a 95       	dec	r24
     3f2:	e9 f7       	brne	.-6      	; 0x3ee <__divdi3+0x25e>
     3f4:	b9 8f       	std	Y+25, r27	; 0x19
     3f6:	1a 8f       	std	Y+26, r17	; 0x1a
     3f8:	0b 8f       	std	Y+27, r16	; 0x1b
     3fa:	fc 8e       	std	Y+28, r15	; 0x1c
     3fc:	ed 8e       	std	Y+29, r14	; 0x1d
     3fe:	de 8e       	std	Y+30, r13	; 0x1e
     400:	cf 8e       	std	Y+31, r12	; 0x1f
     402:	b8 a2       	std	Y+32, r11	; 0x20
     404:	29 8c       	ldd	r2, Y+25	; 0x19
     406:	3a 8c       	ldd	r3, Y+26	; 0x1a
     408:	4b 8c       	ldd	r4, Y+27	; 0x1b
     40a:	5c 8c       	ldd	r5, Y+28	; 0x1c
     40c:	ed 8c       	ldd	r14, Y+29	; 0x1d
     40e:	fe 8c       	ldd	r15, Y+30	; 0x1e
     410:	0f 8d       	ldd	r16, Y+31	; 0x1f
     412:	18 a1       	ldd	r17, Y+32	; 0x20
     414:	69 88       	ldd	r6, Y+17	; 0x11
     416:	7a 88       	ldd	r7, Y+18	; 0x12
     418:	8b 88       	ldd	r8, Y+19	; 0x13
     41a:	9c 88       	ldd	r9, Y+20	; 0x14
     41c:	21 96       	adiw	r28, 0x01	; 1
     41e:	6c ae       	std	Y+60, r6	; 0x3c
     420:	7d ae       	std	Y+61, r7	; 0x3d
     422:	8e ae       	std	Y+62, r8	; 0x3e
     424:	9f ae       	std	Y+63, r9	; 0x3f
     426:	21 97       	sbiw	r28, 0x01	; 1
     428:	6d 88       	ldd	r6, Y+21	; 0x15
     42a:	7e 88       	ldd	r7, Y+22	; 0x16
     42c:	8f 88       	ldd	r8, Y+23	; 0x17
     42e:	98 8c       	ldd	r9, Y+24	; 0x18
     430:	e1 14       	cp	r14, r1
     432:	f1 04       	cpc	r15, r1
     434:	01 05       	cpc	r16, r1
     436:	11 05       	cpc	r17, r1
     438:	09 f0       	breq	.+2      	; 0x43c <__divdi3+0x2ac>
     43a:	d9 c3       	rjmp	.+1970   	; 0xbee <__stack+0x38f>
     43c:	62 14       	cp	r6, r2
     43e:	73 04       	cpc	r7, r3
     440:	84 04       	cpc	r8, r4
     442:	95 04       	cpc	r9, r5
     444:	08 f0       	brcs	.+2      	; 0x448 <__divdi3+0x2b8>
     446:	57 c1       	rjmp	.+686    	; 0x6f6 <__divdi3+0x566>
     448:	00 e0       	ldi	r16, 0x00	; 0
     44a:	20 16       	cp	r2, r16
     44c:	00 e0       	ldi	r16, 0x00	; 0
     44e:	30 06       	cpc	r3, r16
     450:	01 e0       	ldi	r16, 0x01	; 1
     452:	40 06       	cpc	r4, r16
     454:	00 e0       	ldi	r16, 0x00	; 0
     456:	50 06       	cpc	r5, r16
     458:	88 f4       	brcc	.+34     	; 0x47c <__divdi3+0x2ec>
     45a:	1f ef       	ldi	r17, 0xFF	; 255
     45c:	21 16       	cp	r2, r17
     45e:	31 04       	cpc	r3, r1
     460:	41 04       	cpc	r4, r1
     462:	51 04       	cpc	r5, r1
     464:	39 f0       	breq	.+14     	; 0x474 <__divdi3+0x2e4>
     466:	30 f0       	brcs	.+12     	; 0x474 <__divdi3+0x2e4>
     468:	48 e0       	ldi	r20, 0x08	; 8
     46a:	e4 2e       	mov	r14, r20
     46c:	f1 2c       	mov	r15, r1
     46e:	01 2d       	mov	r16, r1
     470:	11 2d       	mov	r17, r1
     472:	18 c0       	rjmp	.+48     	; 0x4a4 <__divdi3+0x314>
     474:	ee 24       	eor	r14, r14
     476:	ff 24       	eor	r15, r15
     478:	87 01       	movw	r16, r14
     47a:	14 c0       	rjmp	.+40     	; 0x4a4 <__divdi3+0x314>
     47c:	20 e0       	ldi	r18, 0x00	; 0
     47e:	22 16       	cp	r2, r18
     480:	20 e0       	ldi	r18, 0x00	; 0
     482:	32 06       	cpc	r3, r18
     484:	20 e0       	ldi	r18, 0x00	; 0
     486:	42 06       	cpc	r4, r18
     488:	21 e0       	ldi	r18, 0x01	; 1
     48a:	52 06       	cpc	r5, r18
     48c:	30 f0       	brcs	.+12     	; 0x49a <__divdi3+0x30a>
     48e:	38 e1       	ldi	r19, 0x18	; 24
     490:	e3 2e       	mov	r14, r19
     492:	f1 2c       	mov	r15, r1
     494:	01 2d       	mov	r16, r1
     496:	11 2d       	mov	r17, r1
     498:	05 c0       	rjmp	.+10     	; 0x4a4 <__divdi3+0x314>
     49a:	20 e1       	ldi	r18, 0x10	; 16
     49c:	e2 2e       	mov	r14, r18
     49e:	f1 2c       	mov	r15, r1
     4a0:	01 2d       	mov	r16, r1
     4a2:	11 2d       	mov	r17, r1
     4a4:	d2 01       	movw	r26, r4
     4a6:	c1 01       	movw	r24, r2
     4a8:	0e 2c       	mov	r0, r14
     4aa:	04 c0       	rjmp	.+8      	; 0x4b4 <__divdi3+0x324>
     4ac:	b6 95       	lsr	r27
     4ae:	a7 95       	ror	r26
     4b0:	97 95       	ror	r25
     4b2:	87 95       	ror	r24
     4b4:	0a 94       	dec	r0
     4b6:	d2 f7       	brpl	.-12     	; 0x4ac <__divdi3+0x31c>
     4b8:	84 58       	subi	r24, 0x84	; 132
     4ba:	9f 4f       	sbci	r25, 0xFF	; 255
     4bc:	dc 01       	movw	r26, r24
     4be:	2c 91       	ld	r18, X
     4c0:	80 e2       	ldi	r24, 0x20	; 32
     4c2:	90 e0       	ldi	r25, 0x00	; 0
     4c4:	a0 e0       	ldi	r26, 0x00	; 0
     4c6:	b0 e0       	ldi	r27, 0x00	; 0
     4c8:	8e 19       	sub	r24, r14
     4ca:	9f 09       	sbc	r25, r15
     4cc:	a0 0b       	sbc	r26, r16
     4ce:	b1 0b       	sbc	r27, r17
     4d0:	7c 01       	movw	r14, r24
     4d2:	8d 01       	movw	r16, r26
     4d4:	e2 1a       	sub	r14, r18
     4d6:	f1 08       	sbc	r15, r1
     4d8:	01 09       	sbc	r16, r1
     4da:	11 09       	sbc	r17, r1
     4dc:	e1 14       	cp	r14, r1
     4de:	f1 04       	cpc	r15, r1
     4e0:	01 05       	cpc	r16, r1
     4e2:	11 05       	cpc	r17, r1
     4e4:	d1 f1       	breq	.+116    	; 0x55a <__divdi3+0x3ca>
     4e6:	0e 2c       	mov	r0, r14
     4e8:	04 c0       	rjmp	.+8      	; 0x4f2 <__divdi3+0x362>
     4ea:	22 0c       	add	r2, r2
     4ec:	33 1c       	adc	r3, r3
     4ee:	44 1c       	adc	r4, r4
     4f0:	55 1c       	adc	r5, r5
     4f2:	0a 94       	dec	r0
     4f4:	d2 f7       	brpl	.-12     	; 0x4ea <__divdi3+0x35a>
     4f6:	a4 01       	movw	r20, r8
     4f8:	93 01       	movw	r18, r6
     4fa:	0e 2c       	mov	r0, r14
     4fc:	04 c0       	rjmp	.+8      	; 0x506 <__divdi3+0x376>
     4fe:	22 0f       	add	r18, r18
     500:	33 1f       	adc	r19, r19
     502:	44 1f       	adc	r20, r20
     504:	55 1f       	adc	r21, r21
     506:	0a 94       	dec	r0
     508:	d2 f7       	brpl	.-12     	; 0x4fe <__divdi3+0x36e>
     50a:	80 e2       	ldi	r24, 0x20	; 32
     50c:	90 e0       	ldi	r25, 0x00	; 0
     50e:	8e 19       	sub	r24, r14
     510:	9f 09       	sbc	r25, r15
     512:	21 96       	adiw	r28, 0x01	; 1
     514:	6c ac       	ldd	r6, Y+60	; 0x3c
     516:	7d ac       	ldd	r7, Y+61	; 0x3d
     518:	8e ac       	ldd	r8, Y+62	; 0x3e
     51a:	9f ac       	ldd	r9, Y+63	; 0x3f
     51c:	21 97       	sbiw	r28, 0x01	; 1
     51e:	04 c0       	rjmp	.+8      	; 0x528 <__divdi3+0x398>
     520:	96 94       	lsr	r9
     522:	87 94       	ror	r8
     524:	77 94       	ror	r7
     526:	67 94       	ror	r6
     528:	8a 95       	dec	r24
     52a:	d2 f7       	brpl	.-12     	; 0x520 <__divdi3+0x390>
     52c:	62 2a       	or	r6, r18
     52e:	73 2a       	or	r7, r19
     530:	84 2a       	or	r8, r20
     532:	95 2a       	or	r9, r21
     534:	21 96       	adiw	r28, 0x01	; 1
     536:	ac ac       	ldd	r10, Y+60	; 0x3c
     538:	bd ac       	ldd	r11, Y+61	; 0x3d
     53a:	ce ac       	ldd	r12, Y+62	; 0x3e
     53c:	df ac       	ldd	r13, Y+63	; 0x3f
     53e:	21 97       	sbiw	r28, 0x01	; 1
     540:	04 c0       	rjmp	.+8      	; 0x54a <__divdi3+0x3ba>
     542:	aa 0c       	add	r10, r10
     544:	bb 1c       	adc	r11, r11
     546:	cc 1c       	adc	r12, r12
     548:	dd 1c       	adc	r13, r13
     54a:	ea 94       	dec	r14
     54c:	d2 f7       	brpl	.-12     	; 0x542 <__divdi3+0x3b2>
     54e:	21 96       	adiw	r28, 0x01	; 1
     550:	ac ae       	std	Y+60, r10	; 0x3c
     552:	bd ae       	std	Y+61, r11	; 0x3d
     554:	ce ae       	std	Y+62, r12	; 0x3e
     556:	df ae       	std	Y+63, r13	; 0x3f
     558:	21 97       	sbiw	r28, 0x01	; 1
     55a:	62 01       	movw	r12, r4
     55c:	ee 24       	eor	r14, r14
     55e:	ff 24       	eor	r15, r15
     560:	29 96       	adiw	r28, 0x09	; 9
     562:	cc ae       	std	Y+60, r12	; 0x3c
     564:	dd ae       	std	Y+61, r13	; 0x3d
     566:	ee ae       	std	Y+62, r14	; 0x3e
     568:	ff ae       	std	Y+63, r15	; 0x3f
     56a:	29 97       	sbiw	r28, 0x09	; 9
     56c:	92 01       	movw	r18, r4
     56e:	81 01       	movw	r16, r2
     570:	20 70       	andi	r18, 0x00	; 0
     572:	30 70       	andi	r19, 0x00	; 0
     574:	2d 96       	adiw	r28, 0x0d	; 13
     576:	0c af       	std	Y+60, r16	; 0x3c
     578:	1d af       	std	Y+61, r17	; 0x3d
     57a:	2e af       	std	Y+62, r18	; 0x3e
     57c:	3f af       	std	Y+63, r19	; 0x3f
     57e:	2d 97       	sbiw	r28, 0x0d	; 13
     580:	c4 01       	movw	r24, r8
     582:	b3 01       	movw	r22, r6
     584:	a7 01       	movw	r20, r14
     586:	96 01       	movw	r18, r12
     588:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     58c:	7b 01       	movw	r14, r22
     58e:	8c 01       	movw	r16, r24
     590:	c4 01       	movw	r24, r8
     592:	b3 01       	movw	r22, r6
     594:	29 96       	adiw	r28, 0x09	; 9
     596:	2c ad       	ldd	r18, Y+60	; 0x3c
     598:	3d ad       	ldd	r19, Y+61	; 0x3d
     59a:	4e ad       	ldd	r20, Y+62	; 0x3e
     59c:	5f ad       	ldd	r21, Y+63	; 0x3f
     59e:	29 97       	sbiw	r28, 0x09	; 9
     5a0:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     5a4:	c9 01       	movw	r24, r18
     5a6:	da 01       	movw	r26, r20
     5a8:	3c 01       	movw	r6, r24
     5aa:	4d 01       	movw	r8, r26
     5ac:	c4 01       	movw	r24, r8
     5ae:	b3 01       	movw	r22, r6
     5b0:	2d 96       	adiw	r28, 0x0d	; 13
     5b2:	2c ad       	ldd	r18, Y+60	; 0x3c
     5b4:	3d ad       	ldd	r19, Y+61	; 0x3d
     5b6:	4e ad       	ldd	r20, Y+62	; 0x3e
     5b8:	5f ad       	ldd	r21, Y+63	; 0x3f
     5ba:	2d 97       	sbiw	r28, 0x0d	; 13
     5bc:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     5c0:	9b 01       	movw	r18, r22
     5c2:	ac 01       	movw	r20, r24
     5c4:	87 01       	movw	r16, r14
     5c6:	ff 24       	eor	r15, r15
     5c8:	ee 24       	eor	r14, r14
     5ca:	21 96       	adiw	r28, 0x01	; 1
     5cc:	ac ac       	ldd	r10, Y+60	; 0x3c
     5ce:	bd ac       	ldd	r11, Y+61	; 0x3d
     5d0:	ce ac       	ldd	r12, Y+62	; 0x3e
     5d2:	df ac       	ldd	r13, Y+63	; 0x3f
     5d4:	21 97       	sbiw	r28, 0x01	; 1
     5d6:	c6 01       	movw	r24, r12
     5d8:	aa 27       	eor	r26, r26
     5da:	bb 27       	eor	r27, r27
     5dc:	57 01       	movw	r10, r14
     5de:	68 01       	movw	r12, r16
     5e0:	a8 2a       	or	r10, r24
     5e2:	b9 2a       	or	r11, r25
     5e4:	ca 2a       	or	r12, r26
     5e6:	db 2a       	or	r13, r27
     5e8:	a2 16       	cp	r10, r18
     5ea:	b3 06       	cpc	r11, r19
     5ec:	c4 06       	cpc	r12, r20
     5ee:	d5 06       	cpc	r13, r21
     5f0:	e0 f4       	brcc	.+56     	; 0x62a <__divdi3+0x49a>
     5f2:	08 94       	sec
     5f4:	61 08       	sbc	r6, r1
     5f6:	71 08       	sbc	r7, r1
     5f8:	81 08       	sbc	r8, r1
     5fa:	91 08       	sbc	r9, r1
     5fc:	a2 0c       	add	r10, r2
     5fe:	b3 1c       	adc	r11, r3
     600:	c4 1c       	adc	r12, r4
     602:	d5 1c       	adc	r13, r5
     604:	a2 14       	cp	r10, r2
     606:	b3 04       	cpc	r11, r3
     608:	c4 04       	cpc	r12, r4
     60a:	d5 04       	cpc	r13, r5
     60c:	70 f0       	brcs	.+28     	; 0x62a <__divdi3+0x49a>
     60e:	a2 16       	cp	r10, r18
     610:	b3 06       	cpc	r11, r19
     612:	c4 06       	cpc	r12, r20
     614:	d5 06       	cpc	r13, r21
     616:	48 f4       	brcc	.+18     	; 0x62a <__divdi3+0x49a>
     618:	08 94       	sec
     61a:	61 08       	sbc	r6, r1
     61c:	71 08       	sbc	r7, r1
     61e:	81 08       	sbc	r8, r1
     620:	91 08       	sbc	r9, r1
     622:	a2 0c       	add	r10, r2
     624:	b3 1c       	adc	r11, r3
     626:	c4 1c       	adc	r12, r4
     628:	d5 1c       	adc	r13, r5
     62a:	a2 1a       	sub	r10, r18
     62c:	b3 0a       	sbc	r11, r19
     62e:	c4 0a       	sbc	r12, r20
     630:	d5 0a       	sbc	r13, r21
     632:	c6 01       	movw	r24, r12
     634:	b5 01       	movw	r22, r10
     636:	29 96       	adiw	r28, 0x09	; 9
     638:	2c ad       	ldd	r18, Y+60	; 0x3c
     63a:	3d ad       	ldd	r19, Y+61	; 0x3d
     63c:	4e ad       	ldd	r20, Y+62	; 0x3e
     63e:	5f ad       	ldd	r21, Y+63	; 0x3f
     640:	29 97       	sbiw	r28, 0x09	; 9
     642:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     646:	7b 01       	movw	r14, r22
     648:	8c 01       	movw	r16, r24
     64a:	c6 01       	movw	r24, r12
     64c:	b5 01       	movw	r22, r10
     64e:	29 96       	adiw	r28, 0x09	; 9
     650:	2c ad       	ldd	r18, Y+60	; 0x3c
     652:	3d ad       	ldd	r19, Y+61	; 0x3d
     654:	4e ad       	ldd	r20, Y+62	; 0x3e
     656:	5f ad       	ldd	r21, Y+63	; 0x3f
     658:	29 97       	sbiw	r28, 0x09	; 9
     65a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     65e:	c9 01       	movw	r24, r18
     660:	da 01       	movw	r26, r20
     662:	5c 01       	movw	r10, r24
     664:	6d 01       	movw	r12, r26
     666:	c6 01       	movw	r24, r12
     668:	b5 01       	movw	r22, r10
     66a:	2d 96       	adiw	r28, 0x0d	; 13
     66c:	2c ad       	ldd	r18, Y+60	; 0x3c
     66e:	3d ad       	ldd	r19, Y+61	; 0x3d
     670:	4e ad       	ldd	r20, Y+62	; 0x3e
     672:	5f ad       	ldd	r21, Y+63	; 0x3f
     674:	2d 97       	sbiw	r28, 0x0d	; 13
     676:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     67a:	9b 01       	movw	r18, r22
     67c:	ac 01       	movw	r20, r24
     67e:	87 01       	movw	r16, r14
     680:	ff 24       	eor	r15, r15
     682:	ee 24       	eor	r14, r14
     684:	21 96       	adiw	r28, 0x01	; 1
     686:	8c ad       	ldd	r24, Y+60	; 0x3c
     688:	9d ad       	ldd	r25, Y+61	; 0x3d
     68a:	ae ad       	ldd	r26, Y+62	; 0x3e
     68c:	bf ad       	ldd	r27, Y+63	; 0x3f
     68e:	21 97       	sbiw	r28, 0x01	; 1
     690:	a0 70       	andi	r26, 0x00	; 0
     692:	b0 70       	andi	r27, 0x00	; 0
     694:	e8 2a       	or	r14, r24
     696:	f9 2a       	or	r15, r25
     698:	0a 2b       	or	r16, r26
     69a:	1b 2b       	or	r17, r27
     69c:	e2 16       	cp	r14, r18
     69e:	f3 06       	cpc	r15, r19
     6a0:	04 07       	cpc	r16, r20
     6a2:	15 07       	cpc	r17, r21
     6a4:	c0 f4       	brcc	.+48     	; 0x6d6 <__divdi3+0x546>
     6a6:	08 94       	sec
     6a8:	a1 08       	sbc	r10, r1
     6aa:	b1 08       	sbc	r11, r1
     6ac:	c1 08       	sbc	r12, r1
     6ae:	d1 08       	sbc	r13, r1
     6b0:	e2 0c       	add	r14, r2
     6b2:	f3 1c       	adc	r15, r3
     6b4:	04 1d       	adc	r16, r4
     6b6:	15 1d       	adc	r17, r5
     6b8:	e2 14       	cp	r14, r2
     6ba:	f3 04       	cpc	r15, r3
     6bc:	04 05       	cpc	r16, r4
     6be:	15 05       	cpc	r17, r5
     6c0:	50 f0       	brcs	.+20     	; 0x6d6 <__divdi3+0x546>
     6c2:	e2 16       	cp	r14, r18
     6c4:	f3 06       	cpc	r15, r19
     6c6:	04 07       	cpc	r16, r20
     6c8:	15 07       	cpc	r17, r21
     6ca:	28 f4       	brcc	.+10     	; 0x6d6 <__divdi3+0x546>
     6cc:	08 94       	sec
     6ce:	a1 08       	sbc	r10, r1
     6d0:	b1 08       	sbc	r11, r1
     6d2:	c1 08       	sbc	r12, r1
     6d4:	d1 08       	sbc	r13, r1
     6d6:	d3 01       	movw	r26, r6
     6d8:	99 27       	eor	r25, r25
     6da:	88 27       	eor	r24, r24
     6dc:	86 01       	movw	r16, r12
     6de:	75 01       	movw	r14, r10
     6e0:	e8 2a       	or	r14, r24
     6e2:	f9 2a       	or	r15, r25
     6e4:	0a 2b       	or	r16, r26
     6e6:	1b 2b       	or	r17, r27
     6e8:	25 96       	adiw	r28, 0x05	; 5
     6ea:	ec ae       	std	Y+60, r14	; 0x3c
     6ec:	fd ae       	std	Y+61, r15	; 0x3d
     6ee:	0e af       	std	Y+62, r16	; 0x3e
     6f0:	1f af       	std	Y+63, r17	; 0x3f
     6f2:	25 97       	sbiw	r28, 0x05	; 5
     6f4:	eb c4       	rjmp	.+2518   	; 0x10cc <__stack+0x86d>
     6f6:	21 14       	cp	r2, r1
     6f8:	31 04       	cpc	r3, r1
     6fa:	41 04       	cpc	r4, r1
     6fc:	51 04       	cpc	r5, r1
     6fe:	71 f4       	brne	.+28     	; 0x71c <__divdi3+0x58c>
     700:	61 e0       	ldi	r22, 0x01	; 1
     702:	70 e0       	ldi	r23, 0x00	; 0
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	90 e0       	ldi	r25, 0x00	; 0
     708:	20 e0       	ldi	r18, 0x00	; 0
     70a:	30 e0       	ldi	r19, 0x00	; 0
     70c:	40 e0       	ldi	r20, 0x00	; 0
     70e:	50 e0       	ldi	r21, 0x00	; 0
     710:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     714:	c9 01       	movw	r24, r18
     716:	da 01       	movw	r26, r20
     718:	1c 01       	movw	r2, r24
     71a:	2d 01       	movw	r4, r26
     71c:	00 e0       	ldi	r16, 0x00	; 0
     71e:	20 16       	cp	r2, r16
     720:	00 e0       	ldi	r16, 0x00	; 0
     722:	30 06       	cpc	r3, r16
     724:	01 e0       	ldi	r16, 0x01	; 1
     726:	40 06       	cpc	r4, r16
     728:	00 e0       	ldi	r16, 0x00	; 0
     72a:	50 06       	cpc	r5, r16
     72c:	88 f4       	brcc	.+34     	; 0x750 <__divdi3+0x5c0>
     72e:	1f ef       	ldi	r17, 0xFF	; 255
     730:	21 16       	cp	r2, r17
     732:	31 04       	cpc	r3, r1
     734:	41 04       	cpc	r4, r1
     736:	51 04       	cpc	r5, r1
     738:	31 f0       	breq	.+12     	; 0x746 <__divdi3+0x5b6>
     73a:	28 f0       	brcs	.+10     	; 0x746 <__divdi3+0x5b6>
     73c:	48 e0       	ldi	r20, 0x08	; 8
     73e:	50 e0       	ldi	r21, 0x00	; 0
     740:	60 e0       	ldi	r22, 0x00	; 0
     742:	70 e0       	ldi	r23, 0x00	; 0
     744:	17 c0       	rjmp	.+46     	; 0x774 <__divdi3+0x5e4>
     746:	40 e0       	ldi	r20, 0x00	; 0
     748:	50 e0       	ldi	r21, 0x00	; 0
     74a:	60 e0       	ldi	r22, 0x00	; 0
     74c:	70 e0       	ldi	r23, 0x00	; 0
     74e:	12 c0       	rjmp	.+36     	; 0x774 <__divdi3+0x5e4>
     750:	20 e0       	ldi	r18, 0x00	; 0
     752:	22 16       	cp	r2, r18
     754:	20 e0       	ldi	r18, 0x00	; 0
     756:	32 06       	cpc	r3, r18
     758:	20 e0       	ldi	r18, 0x00	; 0
     75a:	42 06       	cpc	r4, r18
     75c:	21 e0       	ldi	r18, 0x01	; 1
     75e:	52 06       	cpc	r5, r18
     760:	28 f0       	brcs	.+10     	; 0x76c <__divdi3+0x5dc>
     762:	48 e1       	ldi	r20, 0x18	; 24
     764:	50 e0       	ldi	r21, 0x00	; 0
     766:	60 e0       	ldi	r22, 0x00	; 0
     768:	70 e0       	ldi	r23, 0x00	; 0
     76a:	04 c0       	rjmp	.+8      	; 0x774 <__divdi3+0x5e4>
     76c:	40 e1       	ldi	r20, 0x10	; 16
     76e:	50 e0       	ldi	r21, 0x00	; 0
     770:	60 e0       	ldi	r22, 0x00	; 0
     772:	70 e0       	ldi	r23, 0x00	; 0
     774:	d2 01       	movw	r26, r4
     776:	c1 01       	movw	r24, r2
     778:	04 2e       	mov	r0, r20
     77a:	04 c0       	rjmp	.+8      	; 0x784 <__divdi3+0x5f4>
     77c:	b6 95       	lsr	r27
     77e:	a7 95       	ror	r26
     780:	97 95       	ror	r25
     782:	87 95       	ror	r24
     784:	0a 94       	dec	r0
     786:	d2 f7       	brpl	.-12     	; 0x77c <__divdi3+0x5ec>
     788:	84 58       	subi	r24, 0x84	; 132
     78a:	9f 4f       	sbci	r25, 0xFF	; 255
     78c:	dc 01       	movw	r26, r24
     78e:	2c 91       	ld	r18, X
     790:	e0 e2       	ldi	r30, 0x20	; 32
     792:	ee 2e       	mov	r14, r30
     794:	f1 2c       	mov	r15, r1
     796:	01 2d       	mov	r16, r1
     798:	11 2d       	mov	r17, r1
     79a:	d8 01       	movw	r26, r16
     79c:	c7 01       	movw	r24, r14
     79e:	84 1b       	sub	r24, r20
     7a0:	95 0b       	sbc	r25, r21
     7a2:	a6 0b       	sbc	r26, r22
     7a4:	b7 0b       	sbc	r27, r23
     7a6:	82 1b       	sub	r24, r18
     7a8:	91 09       	sbc	r25, r1
     7aa:	a1 09       	sbc	r26, r1
     7ac:	b1 09       	sbc	r27, r1
     7ae:	00 97       	sbiw	r24, 0x00	; 0
     7b0:	a1 05       	cpc	r26, r1
     7b2:	b1 05       	cpc	r27, r1
     7b4:	61 f4       	brne	.+24     	; 0x7ce <__divdi3+0x63e>
     7b6:	64 01       	movw	r12, r8
     7b8:	53 01       	movw	r10, r6
     7ba:	a2 18       	sub	r10, r2
     7bc:	b3 08       	sbc	r11, r3
     7be:	c4 08       	sbc	r12, r4
     7c0:	d5 08       	sbc	r13, r5
     7c2:	31 e0       	ldi	r19, 0x01	; 1
     7c4:	63 2e       	mov	r6, r19
     7c6:	71 2c       	mov	r7, r1
     7c8:	81 2c       	mov	r8, r1
     7ca:	91 2c       	mov	r9, r1
     7cc:	24 c1       	rjmp	.+584    	; 0xa16 <__stack+0x1b7>
     7ce:	e3 96       	adiw	r28, 0x33	; 51
     7d0:	8f af       	std	Y+63, r24	; 0x3f
     7d2:	e3 97       	sbiw	r28, 0x33	; 51
     7d4:	08 2e       	mov	r0, r24
     7d6:	04 c0       	rjmp	.+8      	; 0x7e0 <__divdi3+0x650>
     7d8:	22 0c       	add	r2, r2
     7da:	33 1c       	adc	r3, r3
     7dc:	44 1c       	adc	r4, r4
     7de:	55 1c       	adc	r5, r5
     7e0:	0a 94       	dec	r0
     7e2:	d2 f7       	brpl	.-12     	; 0x7d8 <__divdi3+0x648>
     7e4:	ee 2d       	mov	r30, r14
     7e6:	e8 1b       	sub	r30, r24
     7e8:	64 01       	movw	r12, r8
     7ea:	53 01       	movw	r10, r6
     7ec:	0e 2e       	mov	r0, r30
     7ee:	04 c0       	rjmp	.+8      	; 0x7f8 <__divdi3+0x668>
     7f0:	d6 94       	lsr	r13
     7f2:	c7 94       	ror	r12
     7f4:	b7 94       	ror	r11
     7f6:	a7 94       	ror	r10
     7f8:	0a 94       	dec	r0
     7fa:	d2 f7       	brpl	.-12     	; 0x7f0 <__divdi3+0x660>
     7fc:	a4 01       	movw	r20, r8
     7fe:	93 01       	movw	r18, r6
     800:	e3 96       	adiw	r28, 0x33	; 51
     802:	0f ac       	ldd	r0, Y+63	; 0x3f
     804:	e3 97       	sbiw	r28, 0x33	; 51
     806:	04 c0       	rjmp	.+8      	; 0x810 <__divdi3+0x680>
     808:	22 0f       	add	r18, r18
     80a:	33 1f       	adc	r19, r19
     80c:	44 1f       	adc	r20, r20
     80e:	55 1f       	adc	r21, r21
     810:	0a 94       	dec	r0
     812:	d2 f7       	brpl	.-12     	; 0x808 <__divdi3+0x678>
     814:	21 96       	adiw	r28, 0x01	; 1
     816:	6c ac       	ldd	r6, Y+60	; 0x3c
     818:	7d ac       	ldd	r7, Y+61	; 0x3d
     81a:	8e ac       	ldd	r8, Y+62	; 0x3e
     81c:	9f ac       	ldd	r9, Y+63	; 0x3f
     81e:	21 97       	sbiw	r28, 0x01	; 1
     820:	0e 2e       	mov	r0, r30
     822:	04 c0       	rjmp	.+8      	; 0x82c <__divdi3+0x69c>
     824:	96 94       	lsr	r9
     826:	87 94       	ror	r8
     828:	77 94       	ror	r7
     82a:	67 94       	ror	r6
     82c:	0a 94       	dec	r0
     82e:	d2 f7       	brpl	.-12     	; 0x824 <__divdi3+0x694>
     830:	84 01       	movw	r16, r8
     832:	73 01       	movw	r14, r6
     834:	e2 2a       	or	r14, r18
     836:	f3 2a       	or	r15, r19
     838:	04 2b       	or	r16, r20
     83a:	15 2b       	or	r17, r21
     83c:	e9 ae       	std	Y+57, r14	; 0x39
     83e:	fa ae       	std	Y+58, r15	; 0x3a
     840:	0b af       	std	Y+59, r16	; 0x3b
     842:	1c af       	std	Y+60, r17	; 0x3c
     844:	32 01       	movw	r6, r4
     846:	88 24       	eor	r8, r8
     848:	99 24       	eor	r9, r9
     84a:	92 01       	movw	r18, r4
     84c:	81 01       	movw	r16, r2
     84e:	20 70       	andi	r18, 0x00	; 0
     850:	30 70       	andi	r19, 0x00	; 0
     852:	61 96       	adiw	r28, 0x11	; 17
     854:	0c af       	std	Y+60, r16	; 0x3c
     856:	1d af       	std	Y+61, r17	; 0x3d
     858:	2e af       	std	Y+62, r18	; 0x3e
     85a:	3f af       	std	Y+63, r19	; 0x3f
     85c:	61 97       	sbiw	r28, 0x11	; 17
     85e:	c6 01       	movw	r24, r12
     860:	b5 01       	movw	r22, r10
     862:	a4 01       	movw	r20, r8
     864:	93 01       	movw	r18, r6
     866:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     86a:	7b 01       	movw	r14, r22
     86c:	8c 01       	movw	r16, r24
     86e:	c6 01       	movw	r24, r12
     870:	b5 01       	movw	r22, r10
     872:	a4 01       	movw	r20, r8
     874:	93 01       	movw	r18, r6
     876:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     87a:	c9 01       	movw	r24, r18
     87c:	da 01       	movw	r26, r20
     87e:	65 96       	adiw	r28, 0x15	; 21
     880:	8c af       	std	Y+60, r24	; 0x3c
     882:	9d af       	std	Y+61, r25	; 0x3d
     884:	ae af       	std	Y+62, r26	; 0x3e
     886:	bf af       	std	Y+63, r27	; 0x3f
     888:	65 97       	sbiw	r28, 0x15	; 21
     88a:	bc 01       	movw	r22, r24
     88c:	cd 01       	movw	r24, r26
     88e:	61 96       	adiw	r28, 0x11	; 17
     890:	2c ad       	ldd	r18, Y+60	; 0x3c
     892:	3d ad       	ldd	r19, Y+61	; 0x3d
     894:	4e ad       	ldd	r20, Y+62	; 0x3e
     896:	5f ad       	ldd	r21, Y+63	; 0x3f
     898:	61 97       	sbiw	r28, 0x11	; 17
     89a:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     89e:	9b 01       	movw	r18, r22
     8a0:	ac 01       	movw	r20, r24
     8a2:	87 01       	movw	r16, r14
     8a4:	ff 24       	eor	r15, r15
     8a6:	ee 24       	eor	r14, r14
     8a8:	a9 ac       	ldd	r10, Y+57	; 0x39
     8aa:	ba ac       	ldd	r11, Y+58	; 0x3a
     8ac:	cb ac       	ldd	r12, Y+59	; 0x3b
     8ae:	dc ac       	ldd	r13, Y+60	; 0x3c
     8b0:	c6 01       	movw	r24, r12
     8b2:	aa 27       	eor	r26, r26
     8b4:	bb 27       	eor	r27, r27
     8b6:	5c 01       	movw	r10, r24
     8b8:	6d 01       	movw	r12, r26
     8ba:	ae 28       	or	r10, r14
     8bc:	bf 28       	or	r11, r15
     8be:	c0 2a       	or	r12, r16
     8c0:	d1 2a       	or	r13, r17
     8c2:	a2 16       	cp	r10, r18
     8c4:	b3 06       	cpc	r11, r19
     8c6:	c4 06       	cpc	r12, r20
     8c8:	d5 06       	cpc	r13, r21
     8ca:	60 f5       	brcc	.+88     	; 0x924 <__stack+0xc5>
     8cc:	65 96       	adiw	r28, 0x15	; 21
     8ce:	6c ad       	ldd	r22, Y+60	; 0x3c
     8d0:	7d ad       	ldd	r23, Y+61	; 0x3d
     8d2:	8e ad       	ldd	r24, Y+62	; 0x3e
     8d4:	9f ad       	ldd	r25, Y+63	; 0x3f
     8d6:	65 97       	sbiw	r28, 0x15	; 21
     8d8:	61 50       	subi	r22, 0x01	; 1
     8da:	70 40       	sbci	r23, 0x00	; 0
     8dc:	80 40       	sbci	r24, 0x00	; 0
     8de:	90 40       	sbci	r25, 0x00	; 0
     8e0:	65 96       	adiw	r28, 0x15	; 21
     8e2:	6c af       	std	Y+60, r22	; 0x3c
     8e4:	7d af       	std	Y+61, r23	; 0x3d
     8e6:	8e af       	std	Y+62, r24	; 0x3e
     8e8:	9f af       	std	Y+63, r25	; 0x3f
     8ea:	65 97       	sbiw	r28, 0x15	; 21
     8ec:	a2 0c       	add	r10, r2
     8ee:	b3 1c       	adc	r11, r3
     8f0:	c4 1c       	adc	r12, r4
     8f2:	d5 1c       	adc	r13, r5
     8f4:	a2 14       	cp	r10, r2
     8f6:	b3 04       	cpc	r11, r3
     8f8:	c4 04       	cpc	r12, r4
     8fa:	d5 04       	cpc	r13, r5
     8fc:	98 f0       	brcs	.+38     	; 0x924 <__stack+0xc5>
     8fe:	a2 16       	cp	r10, r18
     900:	b3 06       	cpc	r11, r19
     902:	c4 06       	cpc	r12, r20
     904:	d5 06       	cpc	r13, r21
     906:	70 f4       	brcc	.+28     	; 0x924 <__stack+0xc5>
     908:	61 50       	subi	r22, 0x01	; 1
     90a:	70 40       	sbci	r23, 0x00	; 0
     90c:	80 40       	sbci	r24, 0x00	; 0
     90e:	90 40       	sbci	r25, 0x00	; 0
     910:	65 96       	adiw	r28, 0x15	; 21
     912:	6c af       	std	Y+60, r22	; 0x3c
     914:	7d af       	std	Y+61, r23	; 0x3d
     916:	8e af       	std	Y+62, r24	; 0x3e
     918:	9f af       	std	Y+63, r25	; 0x3f
     91a:	65 97       	sbiw	r28, 0x15	; 21
     91c:	a2 0c       	add	r10, r2
     91e:	b3 1c       	adc	r11, r3
     920:	c4 1c       	adc	r12, r4
     922:	d5 1c       	adc	r13, r5
     924:	a2 1a       	sub	r10, r18
     926:	b3 0a       	sbc	r11, r19
     928:	c4 0a       	sbc	r12, r20
     92a:	d5 0a       	sbc	r13, r21
     92c:	c6 01       	movw	r24, r12
     92e:	b5 01       	movw	r22, r10
     930:	a4 01       	movw	r20, r8
     932:	93 01       	movw	r18, r6
     934:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     938:	7b 01       	movw	r14, r22
     93a:	8c 01       	movw	r16, r24
     93c:	c6 01       	movw	r24, r12
     93e:	b5 01       	movw	r22, r10
     940:	a4 01       	movw	r20, r8
     942:	93 01       	movw	r18, r6
     944:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     948:	c9 01       	movw	r24, r18
     94a:	da 01       	movw	r26, r20
     94c:	3c 01       	movw	r6, r24
     94e:	4d 01       	movw	r8, r26
     950:	c4 01       	movw	r24, r8
     952:	b3 01       	movw	r22, r6
     954:	61 96       	adiw	r28, 0x11	; 17
     956:	2c ad       	ldd	r18, Y+60	; 0x3c
     958:	3d ad       	ldd	r19, Y+61	; 0x3d
     95a:	4e ad       	ldd	r20, Y+62	; 0x3e
     95c:	5f ad       	ldd	r21, Y+63	; 0x3f
     95e:	61 97       	sbiw	r28, 0x11	; 17
     960:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     964:	9b 01       	movw	r18, r22
     966:	ac 01       	movw	r20, r24
     968:	87 01       	movw	r16, r14
     96a:	ff 24       	eor	r15, r15
     96c:	ee 24       	eor	r14, r14
     96e:	89 ad       	ldd	r24, Y+57	; 0x39
     970:	9a ad       	ldd	r25, Y+58	; 0x3a
     972:	ab ad       	ldd	r26, Y+59	; 0x3b
     974:	bc ad       	ldd	r27, Y+60	; 0x3c
     976:	a0 70       	andi	r26, 0x00	; 0
     978:	b0 70       	andi	r27, 0x00	; 0
     97a:	57 01       	movw	r10, r14
     97c:	68 01       	movw	r12, r16
     97e:	a8 2a       	or	r10, r24
     980:	b9 2a       	or	r11, r25
     982:	ca 2a       	or	r12, r26
     984:	db 2a       	or	r13, r27
     986:	a2 16       	cp	r10, r18
     988:	b3 06       	cpc	r11, r19
     98a:	c4 06       	cpc	r12, r20
     98c:	d5 06       	cpc	r13, r21
     98e:	e0 f4       	brcc	.+56     	; 0x9c8 <__stack+0x169>
     990:	08 94       	sec
     992:	61 08       	sbc	r6, r1
     994:	71 08       	sbc	r7, r1
     996:	81 08       	sbc	r8, r1
     998:	91 08       	sbc	r9, r1
     99a:	a2 0c       	add	r10, r2
     99c:	b3 1c       	adc	r11, r3
     99e:	c4 1c       	adc	r12, r4
     9a0:	d5 1c       	adc	r13, r5
     9a2:	a2 14       	cp	r10, r2
     9a4:	b3 04       	cpc	r11, r3
     9a6:	c4 04       	cpc	r12, r4
     9a8:	d5 04       	cpc	r13, r5
     9aa:	70 f0       	brcs	.+28     	; 0x9c8 <__stack+0x169>
     9ac:	a2 16       	cp	r10, r18
     9ae:	b3 06       	cpc	r11, r19
     9b0:	c4 06       	cpc	r12, r20
     9b2:	d5 06       	cpc	r13, r21
     9b4:	48 f4       	brcc	.+18     	; 0x9c8 <__stack+0x169>
     9b6:	08 94       	sec
     9b8:	61 08       	sbc	r6, r1
     9ba:	71 08       	sbc	r7, r1
     9bc:	81 08       	sbc	r8, r1
     9be:	91 08       	sbc	r9, r1
     9c0:	a2 0c       	add	r10, r2
     9c2:	b3 1c       	adc	r11, r3
     9c4:	c4 1c       	adc	r12, r4
     9c6:	d5 1c       	adc	r13, r5
     9c8:	21 96       	adiw	r28, 0x01	; 1
     9ca:	8c ad       	ldd	r24, Y+60	; 0x3c
     9cc:	9d ad       	ldd	r25, Y+61	; 0x3d
     9ce:	ae ad       	ldd	r26, Y+62	; 0x3e
     9d0:	bf ad       	ldd	r27, Y+63	; 0x3f
     9d2:	21 97       	sbiw	r28, 0x01	; 1
     9d4:	e3 96       	adiw	r28, 0x33	; 51
     9d6:	0f ac       	ldd	r0, Y+63	; 0x3f
     9d8:	e3 97       	sbiw	r28, 0x33	; 51
     9da:	04 c0       	rjmp	.+8      	; 0x9e4 <__stack+0x185>
     9dc:	88 0f       	add	r24, r24
     9de:	99 1f       	adc	r25, r25
     9e0:	aa 1f       	adc	r26, r26
     9e2:	bb 1f       	adc	r27, r27
     9e4:	0a 94       	dec	r0
     9e6:	d2 f7       	brpl	.-12     	; 0x9dc <__stack+0x17d>
     9e8:	21 96       	adiw	r28, 0x01	; 1
     9ea:	8c af       	std	Y+60, r24	; 0x3c
     9ec:	9d af       	std	Y+61, r25	; 0x3d
     9ee:	ae af       	std	Y+62, r26	; 0x3e
     9f0:	bf af       	std	Y+63, r27	; 0x3f
     9f2:	21 97       	sbiw	r28, 0x01	; 1
     9f4:	a2 1a       	sub	r10, r18
     9f6:	b3 0a       	sbc	r11, r19
     9f8:	c4 0a       	sbc	r12, r20
     9fa:	d5 0a       	sbc	r13, r21
     9fc:	65 96       	adiw	r28, 0x15	; 21
     9fe:	ec ac       	ldd	r14, Y+60	; 0x3c
     a00:	fd ac       	ldd	r15, Y+61	; 0x3d
     a02:	0e ad       	ldd	r16, Y+62	; 0x3e
     a04:	1f ad       	ldd	r17, Y+63	; 0x3f
     a06:	65 97       	sbiw	r28, 0x15	; 21
     a08:	d7 01       	movw	r26, r14
     a0a:	99 27       	eor	r25, r25
     a0c:	88 27       	eor	r24, r24
     a0e:	68 2a       	or	r6, r24
     a10:	79 2a       	or	r7, r25
     a12:	8a 2a       	or	r8, r26
     a14:	9b 2a       	or	r9, r27
     a16:	82 01       	movw	r16, r4
     a18:	22 27       	eor	r18, r18
     a1a:	33 27       	eor	r19, r19
     a1c:	69 96       	adiw	r28, 0x19	; 25
     a1e:	0c af       	std	Y+60, r16	; 0x3c
     a20:	1d af       	std	Y+61, r17	; 0x3d
     a22:	2e af       	std	Y+62, r18	; 0x3e
     a24:	3f af       	std	Y+63, r19	; 0x3f
     a26:	69 97       	sbiw	r28, 0x19	; 25
     a28:	a2 01       	movw	r20, r4
     a2a:	91 01       	movw	r18, r2
     a2c:	40 70       	andi	r20, 0x00	; 0
     a2e:	50 70       	andi	r21, 0x00	; 0
     a30:	6d 96       	adiw	r28, 0x1d	; 29
     a32:	2c af       	std	Y+60, r18	; 0x3c
     a34:	3d af       	std	Y+61, r19	; 0x3d
     a36:	4e af       	std	Y+62, r20	; 0x3e
     a38:	5f af       	std	Y+63, r21	; 0x3f
     a3a:	6d 97       	sbiw	r28, 0x1d	; 29
     a3c:	c6 01       	movw	r24, r12
     a3e:	b5 01       	movw	r22, r10
     a40:	69 96       	adiw	r28, 0x19	; 25
     a42:	2c ad       	ldd	r18, Y+60	; 0x3c
     a44:	3d ad       	ldd	r19, Y+61	; 0x3d
     a46:	4e ad       	ldd	r20, Y+62	; 0x3e
     a48:	5f ad       	ldd	r21, Y+63	; 0x3f
     a4a:	69 97       	sbiw	r28, 0x19	; 25
     a4c:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     a50:	7b 01       	movw	r14, r22
     a52:	8c 01       	movw	r16, r24
     a54:	c6 01       	movw	r24, r12
     a56:	b5 01       	movw	r22, r10
     a58:	69 96       	adiw	r28, 0x19	; 25
     a5a:	2c ad       	ldd	r18, Y+60	; 0x3c
     a5c:	3d ad       	ldd	r19, Y+61	; 0x3d
     a5e:	4e ad       	ldd	r20, Y+62	; 0x3e
     a60:	5f ad       	ldd	r21, Y+63	; 0x3f
     a62:	69 97       	sbiw	r28, 0x19	; 25
     a64:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     a68:	c9 01       	movw	r24, r18
     a6a:	da 01       	movw	r26, r20
     a6c:	a1 96       	adiw	r28, 0x21	; 33
     a6e:	8c af       	std	Y+60, r24	; 0x3c
     a70:	9d af       	std	Y+61, r25	; 0x3d
     a72:	ae af       	std	Y+62, r26	; 0x3e
     a74:	bf af       	std	Y+63, r27	; 0x3f
     a76:	a1 97       	sbiw	r28, 0x21	; 33
     a78:	bc 01       	movw	r22, r24
     a7a:	cd 01       	movw	r24, r26
     a7c:	6d 96       	adiw	r28, 0x1d	; 29
     a7e:	2c ad       	ldd	r18, Y+60	; 0x3c
     a80:	3d ad       	ldd	r19, Y+61	; 0x3d
     a82:	4e ad       	ldd	r20, Y+62	; 0x3e
     a84:	5f ad       	ldd	r21, Y+63	; 0x3f
     a86:	6d 97       	sbiw	r28, 0x1d	; 29
     a88:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     a8c:	9b 01       	movw	r18, r22
     a8e:	ac 01       	movw	r20, r24
     a90:	87 01       	movw	r16, r14
     a92:	ff 24       	eor	r15, r15
     a94:	ee 24       	eor	r14, r14
     a96:	21 96       	adiw	r28, 0x01	; 1
     a98:	ac ac       	ldd	r10, Y+60	; 0x3c
     a9a:	bd ac       	ldd	r11, Y+61	; 0x3d
     a9c:	ce ac       	ldd	r12, Y+62	; 0x3e
     a9e:	df ac       	ldd	r13, Y+63	; 0x3f
     aa0:	21 97       	sbiw	r28, 0x01	; 1
     aa2:	c6 01       	movw	r24, r12
     aa4:	aa 27       	eor	r26, r26
     aa6:	bb 27       	eor	r27, r27
     aa8:	57 01       	movw	r10, r14
     aaa:	68 01       	movw	r12, r16
     aac:	a8 2a       	or	r10, r24
     aae:	b9 2a       	or	r11, r25
     ab0:	ca 2a       	or	r12, r26
     ab2:	db 2a       	or	r13, r27
     ab4:	a2 16       	cp	r10, r18
     ab6:	b3 06       	cpc	r11, r19
     ab8:	c4 06       	cpc	r12, r20
     aba:	d5 06       	cpc	r13, r21
     abc:	60 f5       	brcc	.+88     	; 0xb16 <__stack+0x2b7>
     abe:	a1 96       	adiw	r28, 0x21	; 33
     ac0:	6c ad       	ldd	r22, Y+60	; 0x3c
     ac2:	7d ad       	ldd	r23, Y+61	; 0x3d
     ac4:	8e ad       	ldd	r24, Y+62	; 0x3e
     ac6:	9f ad       	ldd	r25, Y+63	; 0x3f
     ac8:	a1 97       	sbiw	r28, 0x21	; 33
     aca:	61 50       	subi	r22, 0x01	; 1
     acc:	70 40       	sbci	r23, 0x00	; 0
     ace:	80 40       	sbci	r24, 0x00	; 0
     ad0:	90 40       	sbci	r25, 0x00	; 0
     ad2:	a1 96       	adiw	r28, 0x21	; 33
     ad4:	6c af       	std	Y+60, r22	; 0x3c
     ad6:	7d af       	std	Y+61, r23	; 0x3d
     ad8:	8e af       	std	Y+62, r24	; 0x3e
     ada:	9f af       	std	Y+63, r25	; 0x3f
     adc:	a1 97       	sbiw	r28, 0x21	; 33
     ade:	a2 0c       	add	r10, r2
     ae0:	b3 1c       	adc	r11, r3
     ae2:	c4 1c       	adc	r12, r4
     ae4:	d5 1c       	adc	r13, r5
     ae6:	a2 14       	cp	r10, r2
     ae8:	b3 04       	cpc	r11, r3
     aea:	c4 04       	cpc	r12, r4
     aec:	d5 04       	cpc	r13, r5
     aee:	98 f0       	brcs	.+38     	; 0xb16 <__stack+0x2b7>
     af0:	a2 16       	cp	r10, r18
     af2:	b3 06       	cpc	r11, r19
     af4:	c4 06       	cpc	r12, r20
     af6:	d5 06       	cpc	r13, r21
     af8:	70 f4       	brcc	.+28     	; 0xb16 <__stack+0x2b7>
     afa:	61 50       	subi	r22, 0x01	; 1
     afc:	70 40       	sbci	r23, 0x00	; 0
     afe:	80 40       	sbci	r24, 0x00	; 0
     b00:	90 40       	sbci	r25, 0x00	; 0
     b02:	a1 96       	adiw	r28, 0x21	; 33
     b04:	6c af       	std	Y+60, r22	; 0x3c
     b06:	7d af       	std	Y+61, r23	; 0x3d
     b08:	8e af       	std	Y+62, r24	; 0x3e
     b0a:	9f af       	std	Y+63, r25	; 0x3f
     b0c:	a1 97       	sbiw	r28, 0x21	; 33
     b0e:	a2 0c       	add	r10, r2
     b10:	b3 1c       	adc	r11, r3
     b12:	c4 1c       	adc	r12, r4
     b14:	d5 1c       	adc	r13, r5
     b16:	a2 1a       	sub	r10, r18
     b18:	b3 0a       	sbc	r11, r19
     b1a:	c4 0a       	sbc	r12, r20
     b1c:	d5 0a       	sbc	r13, r21
     b1e:	c6 01       	movw	r24, r12
     b20:	b5 01       	movw	r22, r10
     b22:	69 96       	adiw	r28, 0x19	; 25
     b24:	2c ad       	ldd	r18, Y+60	; 0x3c
     b26:	3d ad       	ldd	r19, Y+61	; 0x3d
     b28:	4e ad       	ldd	r20, Y+62	; 0x3e
     b2a:	5f ad       	ldd	r21, Y+63	; 0x3f
     b2c:	69 97       	sbiw	r28, 0x19	; 25
     b2e:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     b32:	7b 01       	movw	r14, r22
     b34:	8c 01       	movw	r16, r24
     b36:	c6 01       	movw	r24, r12
     b38:	b5 01       	movw	r22, r10
     b3a:	69 96       	adiw	r28, 0x19	; 25
     b3c:	2c ad       	ldd	r18, Y+60	; 0x3c
     b3e:	3d ad       	ldd	r19, Y+61	; 0x3d
     b40:	4e ad       	ldd	r20, Y+62	; 0x3e
     b42:	5f ad       	ldd	r21, Y+63	; 0x3f
     b44:	69 97       	sbiw	r28, 0x19	; 25
     b46:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     b4a:	c9 01       	movw	r24, r18
     b4c:	da 01       	movw	r26, r20
     b4e:	5c 01       	movw	r10, r24
     b50:	6d 01       	movw	r12, r26
     b52:	c6 01       	movw	r24, r12
     b54:	b5 01       	movw	r22, r10
     b56:	6d 96       	adiw	r28, 0x1d	; 29
     b58:	2c ad       	ldd	r18, Y+60	; 0x3c
     b5a:	3d ad       	ldd	r19, Y+61	; 0x3d
     b5c:	4e ad       	ldd	r20, Y+62	; 0x3e
     b5e:	5f ad       	ldd	r21, Y+63	; 0x3f
     b60:	6d 97       	sbiw	r28, 0x1d	; 29
     b62:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     b66:	9b 01       	movw	r18, r22
     b68:	ac 01       	movw	r20, r24
     b6a:	87 01       	movw	r16, r14
     b6c:	ff 24       	eor	r15, r15
     b6e:	ee 24       	eor	r14, r14
     b70:	21 96       	adiw	r28, 0x01	; 1
     b72:	8c ad       	ldd	r24, Y+60	; 0x3c
     b74:	9d ad       	ldd	r25, Y+61	; 0x3d
     b76:	ae ad       	ldd	r26, Y+62	; 0x3e
     b78:	bf ad       	ldd	r27, Y+63	; 0x3f
     b7a:	21 97       	sbiw	r28, 0x01	; 1
     b7c:	a0 70       	andi	r26, 0x00	; 0
     b7e:	b0 70       	andi	r27, 0x00	; 0
     b80:	e8 2a       	or	r14, r24
     b82:	f9 2a       	or	r15, r25
     b84:	0a 2b       	or	r16, r26
     b86:	1b 2b       	or	r17, r27
     b88:	e2 16       	cp	r14, r18
     b8a:	f3 06       	cpc	r15, r19
     b8c:	04 07       	cpc	r16, r20
     b8e:	15 07       	cpc	r17, r21
     b90:	c0 f4       	brcc	.+48     	; 0xbc2 <__stack+0x363>
     b92:	08 94       	sec
     b94:	a1 08       	sbc	r10, r1
     b96:	b1 08       	sbc	r11, r1
     b98:	c1 08       	sbc	r12, r1
     b9a:	d1 08       	sbc	r13, r1
     b9c:	e2 0c       	add	r14, r2
     b9e:	f3 1c       	adc	r15, r3
     ba0:	04 1d       	adc	r16, r4
     ba2:	15 1d       	adc	r17, r5
     ba4:	e2 14       	cp	r14, r2
     ba6:	f3 04       	cpc	r15, r3
     ba8:	04 05       	cpc	r16, r4
     baa:	15 05       	cpc	r17, r5
     bac:	50 f0       	brcs	.+20     	; 0xbc2 <__stack+0x363>
     bae:	e2 16       	cp	r14, r18
     bb0:	f3 06       	cpc	r15, r19
     bb2:	04 07       	cpc	r16, r20
     bb4:	15 07       	cpc	r17, r21
     bb6:	28 f4       	brcc	.+10     	; 0xbc2 <__stack+0x363>
     bb8:	08 94       	sec
     bba:	a1 08       	sbc	r10, r1
     bbc:	b1 08       	sbc	r11, r1
     bbe:	c1 08       	sbc	r12, r1
     bc0:	d1 08       	sbc	r13, r1
     bc2:	a1 96       	adiw	r28, 0x21	; 33
     bc4:	ec ac       	ldd	r14, Y+60	; 0x3c
     bc6:	fd ac       	ldd	r15, Y+61	; 0x3d
     bc8:	0e ad       	ldd	r16, Y+62	; 0x3e
     bca:	1f ad       	ldd	r17, Y+63	; 0x3f
     bcc:	a1 97       	sbiw	r28, 0x21	; 33
     bce:	d7 01       	movw	r26, r14
     bd0:	99 27       	eor	r25, r25
     bd2:	88 27       	eor	r24, r24
     bd4:	96 01       	movw	r18, r12
     bd6:	85 01       	movw	r16, r10
     bd8:	08 2b       	or	r16, r24
     bda:	19 2b       	or	r17, r25
     bdc:	2a 2b       	or	r18, r26
     bde:	3b 2b       	or	r19, r27
     be0:	25 96       	adiw	r28, 0x05	; 5
     be2:	0c af       	std	Y+60, r16	; 0x3c
     be4:	1d af       	std	Y+61, r17	; 0x3d
     be6:	2e af       	std	Y+62, r18	; 0x3e
     be8:	3f af       	std	Y+63, r19	; 0x3f
     bea:	25 97       	sbiw	r28, 0x05	; 5
     bec:	72 c2       	rjmp	.+1252   	; 0x10d2 <__stack+0x873>
     bee:	6e 14       	cp	r6, r14
     bf0:	7f 04       	cpc	r7, r15
     bf2:	80 06       	cpc	r8, r16
     bf4:	91 06       	cpc	r9, r17
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__stack+0x39b>
     bf8:	5f c2       	rjmp	.+1214   	; 0x10b8 <__stack+0x859>
     bfa:	20 e0       	ldi	r18, 0x00	; 0
     bfc:	e2 16       	cp	r14, r18
     bfe:	20 e0       	ldi	r18, 0x00	; 0
     c00:	f2 06       	cpc	r15, r18
     c02:	21 e0       	ldi	r18, 0x01	; 1
     c04:	02 07       	cpc	r16, r18
     c06:	20 e0       	ldi	r18, 0x00	; 0
     c08:	12 07       	cpc	r17, r18
     c0a:	88 f4       	brcc	.+34     	; 0xc2e <__stack+0x3cf>
     c0c:	3f ef       	ldi	r19, 0xFF	; 255
     c0e:	e3 16       	cp	r14, r19
     c10:	f1 04       	cpc	r15, r1
     c12:	01 05       	cpc	r16, r1
     c14:	11 05       	cpc	r17, r1
     c16:	31 f0       	breq	.+12     	; 0xc24 <__stack+0x3c5>
     c18:	28 f0       	brcs	.+10     	; 0xc24 <__stack+0x3c5>
     c1a:	48 e0       	ldi	r20, 0x08	; 8
     c1c:	50 e0       	ldi	r21, 0x00	; 0
     c1e:	60 e0       	ldi	r22, 0x00	; 0
     c20:	70 e0       	ldi	r23, 0x00	; 0
     c22:	17 c0       	rjmp	.+46     	; 0xc52 <__stack+0x3f3>
     c24:	40 e0       	ldi	r20, 0x00	; 0
     c26:	50 e0       	ldi	r21, 0x00	; 0
     c28:	60 e0       	ldi	r22, 0x00	; 0
     c2a:	70 e0       	ldi	r23, 0x00	; 0
     c2c:	12 c0       	rjmp	.+36     	; 0xc52 <__stack+0x3f3>
     c2e:	40 e0       	ldi	r20, 0x00	; 0
     c30:	e4 16       	cp	r14, r20
     c32:	40 e0       	ldi	r20, 0x00	; 0
     c34:	f4 06       	cpc	r15, r20
     c36:	40 e0       	ldi	r20, 0x00	; 0
     c38:	04 07       	cpc	r16, r20
     c3a:	41 e0       	ldi	r20, 0x01	; 1
     c3c:	14 07       	cpc	r17, r20
     c3e:	28 f0       	brcs	.+10     	; 0xc4a <__stack+0x3eb>
     c40:	48 e1       	ldi	r20, 0x18	; 24
     c42:	50 e0       	ldi	r21, 0x00	; 0
     c44:	60 e0       	ldi	r22, 0x00	; 0
     c46:	70 e0       	ldi	r23, 0x00	; 0
     c48:	04 c0       	rjmp	.+8      	; 0xc52 <__stack+0x3f3>
     c4a:	40 e1       	ldi	r20, 0x10	; 16
     c4c:	50 e0       	ldi	r21, 0x00	; 0
     c4e:	60 e0       	ldi	r22, 0x00	; 0
     c50:	70 e0       	ldi	r23, 0x00	; 0
     c52:	d8 01       	movw	r26, r16
     c54:	c7 01       	movw	r24, r14
     c56:	04 2e       	mov	r0, r20
     c58:	04 c0       	rjmp	.+8      	; 0xc62 <__stack+0x403>
     c5a:	b6 95       	lsr	r27
     c5c:	a7 95       	ror	r26
     c5e:	97 95       	ror	r25
     c60:	87 95       	ror	r24
     c62:	0a 94       	dec	r0
     c64:	d2 f7       	brpl	.-12     	; 0xc5a <__stack+0x3fb>
     c66:	84 58       	subi	r24, 0x84	; 132
     c68:	9f 4f       	sbci	r25, 0xFF	; 255
     c6a:	dc 01       	movw	r26, r24
     c6c:	2c 91       	ld	r18, X
     c6e:	30 e2       	ldi	r19, 0x20	; 32
     c70:	a3 2e       	mov	r10, r19
     c72:	b1 2c       	mov	r11, r1
     c74:	c1 2c       	mov	r12, r1
     c76:	d1 2c       	mov	r13, r1
     c78:	d6 01       	movw	r26, r12
     c7a:	c5 01       	movw	r24, r10
     c7c:	84 1b       	sub	r24, r20
     c7e:	95 0b       	sbc	r25, r21
     c80:	a6 0b       	sbc	r26, r22
     c82:	b7 0b       	sbc	r27, r23
     c84:	82 1b       	sub	r24, r18
     c86:	91 09       	sbc	r25, r1
     c88:	a1 09       	sbc	r26, r1
     c8a:	b1 09       	sbc	r27, r1
     c8c:	00 97       	sbiw	r24, 0x00	; 0
     c8e:	a1 05       	cpc	r26, r1
     c90:	b1 05       	cpc	r27, r1
     c92:	99 f4       	brne	.+38     	; 0xcba <__stack+0x45b>
     c94:	e6 14       	cp	r14, r6
     c96:	f7 04       	cpc	r15, r7
     c98:	08 05       	cpc	r16, r8
     c9a:	19 05       	cpc	r17, r9
     c9c:	08 f4       	brcc	.+2      	; 0xca0 <__stack+0x441>
     c9e:	fe c1       	rjmp	.+1020   	; 0x109c <__stack+0x83d>
     ca0:	21 96       	adiw	r28, 0x01	; 1
     ca2:	6c ac       	ldd	r6, Y+60	; 0x3c
     ca4:	7d ac       	ldd	r7, Y+61	; 0x3d
     ca6:	8e ac       	ldd	r8, Y+62	; 0x3e
     ca8:	9f ac       	ldd	r9, Y+63	; 0x3f
     caa:	21 97       	sbiw	r28, 0x01	; 1
     cac:	62 14       	cp	r6, r2
     cae:	73 04       	cpc	r7, r3
     cb0:	84 04       	cpc	r8, r4
     cb2:	95 04       	cpc	r9, r5
     cb4:	08 f0       	brcs	.+2      	; 0xcb8 <__stack+0x459>
     cb6:	f2 c1       	rjmp	.+996    	; 0x109c <__stack+0x83d>
     cb8:	ff c1       	rjmp	.+1022   	; 0x10b8 <__stack+0x859>
     cba:	e2 96       	adiw	r28, 0x32	; 50
     cbc:	8f af       	std	Y+63, r24	; 0x3f
     cbe:	e2 97       	sbiw	r28, 0x32	; 50
     cc0:	08 2e       	mov	r0, r24
     cc2:	04 c0       	rjmp	.+8      	; 0xccc <__stack+0x46d>
     cc4:	ee 0c       	add	r14, r14
     cc6:	ff 1c       	adc	r15, r15
     cc8:	00 1f       	adc	r16, r16
     cca:	11 1f       	adc	r17, r17
     ccc:	0a 94       	dec	r0
     cce:	d2 f7       	brpl	.-12     	; 0xcc4 <__stack+0x465>
     cd0:	6a 2d       	mov	r22, r10
     cd2:	68 1b       	sub	r22, r24
     cd4:	d2 01       	movw	r26, r4
     cd6:	c1 01       	movw	r24, r2
     cd8:	06 2e       	mov	r0, r22
     cda:	04 c0       	rjmp	.+8      	; 0xce4 <__stack+0x485>
     cdc:	b6 95       	lsr	r27
     cde:	a7 95       	ror	r26
     ce0:	97 95       	ror	r25
     ce2:	87 95       	ror	r24
     ce4:	0a 94       	dec	r0
     ce6:	d2 f7       	brpl	.-12     	; 0xcdc <__stack+0x47d>
     ce8:	5c 01       	movw	r10, r24
     cea:	6d 01       	movw	r12, r26
     cec:	ae 28       	or	r10, r14
     cee:	bf 28       	or	r11, r15
     cf0:	c0 2a       	or	r12, r16
     cf2:	d1 2a       	or	r13, r17
     cf4:	ad aa       	std	Y+53, r10	; 0x35
     cf6:	be aa       	std	Y+54, r11	; 0x36
     cf8:	cf aa       	std	Y+55, r12	; 0x37
     cfa:	d8 ae       	std	Y+56, r13	; 0x38
     cfc:	72 01       	movw	r14, r4
     cfe:	61 01       	movw	r12, r2
     d00:	e2 96       	adiw	r28, 0x32	; 50
     d02:	0f ac       	ldd	r0, Y+63	; 0x3f
     d04:	e2 97       	sbiw	r28, 0x32	; 50
     d06:	04 c0       	rjmp	.+8      	; 0xd10 <__stack+0x4b1>
     d08:	cc 0c       	add	r12, r12
     d0a:	dd 1c       	adc	r13, r13
     d0c:	ee 1c       	adc	r14, r14
     d0e:	ff 1c       	adc	r15, r15
     d10:	0a 94       	dec	r0
     d12:	d2 f7       	brpl	.-12     	; 0xd08 <__stack+0x4a9>
     d14:	c9 aa       	std	Y+49, r12	; 0x31
     d16:	da aa       	std	Y+50, r13	; 0x32
     d18:	eb aa       	std	Y+51, r14	; 0x33
     d1a:	fc aa       	std	Y+52, r15	; 0x34
     d1c:	64 01       	movw	r12, r8
     d1e:	53 01       	movw	r10, r6
     d20:	06 2e       	mov	r0, r22
     d22:	04 c0       	rjmp	.+8      	; 0xd2c <__stack+0x4cd>
     d24:	d6 94       	lsr	r13
     d26:	c7 94       	ror	r12
     d28:	b7 94       	ror	r11
     d2a:	a7 94       	ror	r10
     d2c:	0a 94       	dec	r0
     d2e:	d2 f7       	brpl	.-12     	; 0xd24 <__stack+0x4c5>
     d30:	d4 01       	movw	r26, r8
     d32:	c3 01       	movw	r24, r6
     d34:	e2 96       	adiw	r28, 0x32	; 50
     d36:	0f ac       	ldd	r0, Y+63	; 0x3f
     d38:	e2 97       	sbiw	r28, 0x32	; 50
     d3a:	04 c0       	rjmp	.+8      	; 0xd44 <__stack+0x4e5>
     d3c:	88 0f       	add	r24, r24
     d3e:	99 1f       	adc	r25, r25
     d40:	aa 1f       	adc	r26, r26
     d42:	bb 1f       	adc	r27, r27
     d44:	0a 94       	dec	r0
     d46:	d2 f7       	brpl	.-12     	; 0xd3c <__stack+0x4dd>
     d48:	21 96       	adiw	r28, 0x01	; 1
     d4a:	ec ac       	ldd	r14, Y+60	; 0x3c
     d4c:	fd ac       	ldd	r15, Y+61	; 0x3d
     d4e:	0e ad       	ldd	r16, Y+62	; 0x3e
     d50:	1f ad       	ldd	r17, Y+63	; 0x3f
     d52:	21 97       	sbiw	r28, 0x01	; 1
     d54:	04 c0       	rjmp	.+8      	; 0xd5e <__stack+0x4ff>
     d56:	16 95       	lsr	r17
     d58:	07 95       	ror	r16
     d5a:	f7 94       	ror	r15
     d5c:	e7 94       	ror	r14
     d5e:	6a 95       	dec	r22
     d60:	d2 f7       	brpl	.-12     	; 0xd56 <__stack+0x4f7>
     d62:	37 01       	movw	r6, r14
     d64:	48 01       	movw	r8, r16
     d66:	68 2a       	or	r6, r24
     d68:	79 2a       	or	r7, r25
     d6a:	8a 2a       	or	r8, r26
     d6c:	9b 2a       	or	r9, r27
     d6e:	6d a6       	std	Y+45, r6	; 0x2d
     d70:	7e a6       	std	Y+46, r7	; 0x2e
     d72:	8f a6       	std	Y+47, r8	; 0x2f
     d74:	98 aa       	std	Y+48, r9	; 0x30
     d76:	ed a8       	ldd	r14, Y+53	; 0x35
     d78:	fe a8       	ldd	r15, Y+54	; 0x36
     d7a:	0f a9       	ldd	r16, Y+55	; 0x37
     d7c:	18 ad       	ldd	r17, Y+56	; 0x38
     d7e:	38 01       	movw	r6, r16
     d80:	88 24       	eor	r8, r8
     d82:	99 24       	eor	r9, r9
     d84:	98 01       	movw	r18, r16
     d86:	87 01       	movw	r16, r14
     d88:	20 70       	andi	r18, 0x00	; 0
     d8a:	30 70       	andi	r19, 0x00	; 0
     d8c:	a5 96       	adiw	r28, 0x25	; 37
     d8e:	0c af       	std	Y+60, r16	; 0x3c
     d90:	1d af       	std	Y+61, r17	; 0x3d
     d92:	2e af       	std	Y+62, r18	; 0x3e
     d94:	3f af       	std	Y+63, r19	; 0x3f
     d96:	a5 97       	sbiw	r28, 0x25	; 37
     d98:	c6 01       	movw	r24, r12
     d9a:	b5 01       	movw	r22, r10
     d9c:	a4 01       	movw	r20, r8
     d9e:	93 01       	movw	r18, r6
     da0:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     da4:	7b 01       	movw	r14, r22
     da6:	8c 01       	movw	r16, r24
     da8:	c6 01       	movw	r24, r12
     daa:	b5 01       	movw	r22, r10
     dac:	a4 01       	movw	r20, r8
     dae:	93 01       	movw	r18, r6
     db0:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     db4:	c9 01       	movw	r24, r18
     db6:	da 01       	movw	r26, r20
     db8:	1c 01       	movw	r2, r24
     dba:	2d 01       	movw	r4, r26
     dbc:	c2 01       	movw	r24, r4
     dbe:	b1 01       	movw	r22, r2
     dc0:	a5 96       	adiw	r28, 0x25	; 37
     dc2:	2c ad       	ldd	r18, Y+60	; 0x3c
     dc4:	3d ad       	ldd	r19, Y+61	; 0x3d
     dc6:	4e ad       	ldd	r20, Y+62	; 0x3e
     dc8:	5f ad       	ldd	r21, Y+63	; 0x3f
     dca:	a5 97       	sbiw	r28, 0x25	; 37
     dcc:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     dd0:	9b 01       	movw	r18, r22
     dd2:	ac 01       	movw	r20, r24
     dd4:	87 01       	movw	r16, r14
     dd6:	ff 24       	eor	r15, r15
     dd8:	ee 24       	eor	r14, r14
     dda:	ad a4       	ldd	r10, Y+45	; 0x2d
     ddc:	be a4       	ldd	r11, Y+46	; 0x2e
     dde:	cf a4       	ldd	r12, Y+47	; 0x2f
     de0:	d8 a8       	ldd	r13, Y+48	; 0x30
     de2:	c6 01       	movw	r24, r12
     de4:	aa 27       	eor	r26, r26
     de6:	bb 27       	eor	r27, r27
     de8:	57 01       	movw	r10, r14
     dea:	68 01       	movw	r12, r16
     dec:	a8 2a       	or	r10, r24
     dee:	b9 2a       	or	r11, r25
     df0:	ca 2a       	or	r12, r26
     df2:	db 2a       	or	r13, r27
     df4:	a2 16       	cp	r10, r18
     df6:	b3 06       	cpc	r11, r19
     df8:	c4 06       	cpc	r12, r20
     dfa:	d5 06       	cpc	r13, r21
     dfc:	00 f5       	brcc	.+64     	; 0xe3e <__stack+0x5df>
     dfe:	08 94       	sec
     e00:	21 08       	sbc	r2, r1
     e02:	31 08       	sbc	r3, r1
     e04:	41 08       	sbc	r4, r1
     e06:	51 08       	sbc	r5, r1
     e08:	ed a8       	ldd	r14, Y+53	; 0x35
     e0a:	fe a8       	ldd	r15, Y+54	; 0x36
     e0c:	0f a9       	ldd	r16, Y+55	; 0x37
     e0e:	18 ad       	ldd	r17, Y+56	; 0x38
     e10:	ae 0c       	add	r10, r14
     e12:	bf 1c       	adc	r11, r15
     e14:	c0 1e       	adc	r12, r16
     e16:	d1 1e       	adc	r13, r17
     e18:	ae 14       	cp	r10, r14
     e1a:	bf 04       	cpc	r11, r15
     e1c:	c0 06       	cpc	r12, r16
     e1e:	d1 06       	cpc	r13, r17
     e20:	70 f0       	brcs	.+28     	; 0xe3e <__stack+0x5df>
     e22:	a2 16       	cp	r10, r18
     e24:	b3 06       	cpc	r11, r19
     e26:	c4 06       	cpc	r12, r20
     e28:	d5 06       	cpc	r13, r21
     e2a:	48 f4       	brcc	.+18     	; 0xe3e <__stack+0x5df>
     e2c:	08 94       	sec
     e2e:	21 08       	sbc	r2, r1
     e30:	31 08       	sbc	r3, r1
     e32:	41 08       	sbc	r4, r1
     e34:	51 08       	sbc	r5, r1
     e36:	ae 0c       	add	r10, r14
     e38:	bf 1c       	adc	r11, r15
     e3a:	c0 1e       	adc	r12, r16
     e3c:	d1 1e       	adc	r13, r17
     e3e:	a2 1a       	sub	r10, r18
     e40:	b3 0a       	sbc	r11, r19
     e42:	c4 0a       	sbc	r12, r20
     e44:	d5 0a       	sbc	r13, r21
     e46:	c6 01       	movw	r24, r12
     e48:	b5 01       	movw	r22, r10
     e4a:	a4 01       	movw	r20, r8
     e4c:	93 01       	movw	r18, r6
     e4e:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     e52:	7b 01       	movw	r14, r22
     e54:	8c 01       	movw	r16, r24
     e56:	c6 01       	movw	r24, r12
     e58:	b5 01       	movw	r22, r10
     e5a:	a4 01       	movw	r20, r8
     e5c:	93 01       	movw	r18, r6
     e5e:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
     e62:	c9 01       	movw	r24, r18
     e64:	da 01       	movw	r26, r20
     e66:	3c 01       	movw	r6, r24
     e68:	4d 01       	movw	r8, r26
     e6a:	c4 01       	movw	r24, r8
     e6c:	b3 01       	movw	r22, r6
     e6e:	a5 96       	adiw	r28, 0x25	; 37
     e70:	2c ad       	ldd	r18, Y+60	; 0x3c
     e72:	3d ad       	ldd	r19, Y+61	; 0x3d
     e74:	4e ad       	ldd	r20, Y+62	; 0x3e
     e76:	5f ad       	ldd	r21, Y+63	; 0x3f
     e78:	a5 97       	sbiw	r28, 0x25	; 37
     e7a:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     e7e:	9b 01       	movw	r18, r22
     e80:	ac 01       	movw	r20, r24
     e82:	87 01       	movw	r16, r14
     e84:	ff 24       	eor	r15, r15
     e86:	ee 24       	eor	r14, r14
     e88:	8d a5       	ldd	r24, Y+45	; 0x2d
     e8a:	9e a5       	ldd	r25, Y+46	; 0x2e
     e8c:	af a5       	ldd	r26, Y+47	; 0x2f
     e8e:	b8 a9       	ldd	r27, Y+48	; 0x30
     e90:	a0 70       	andi	r26, 0x00	; 0
     e92:	b0 70       	andi	r27, 0x00	; 0
     e94:	57 01       	movw	r10, r14
     e96:	68 01       	movw	r12, r16
     e98:	a8 2a       	or	r10, r24
     e9a:	b9 2a       	or	r11, r25
     e9c:	ca 2a       	or	r12, r26
     e9e:	db 2a       	or	r13, r27
     ea0:	a2 16       	cp	r10, r18
     ea2:	b3 06       	cpc	r11, r19
     ea4:	c4 06       	cpc	r12, r20
     ea6:	d5 06       	cpc	r13, r21
     ea8:	00 f5       	brcc	.+64     	; 0xeea <__stack+0x68b>
     eaa:	08 94       	sec
     eac:	61 08       	sbc	r6, r1
     eae:	71 08       	sbc	r7, r1
     eb0:	81 08       	sbc	r8, r1
     eb2:	91 08       	sbc	r9, r1
     eb4:	6d a9       	ldd	r22, Y+53	; 0x35
     eb6:	7e a9       	ldd	r23, Y+54	; 0x36
     eb8:	8f a9       	ldd	r24, Y+55	; 0x37
     eba:	98 ad       	ldd	r25, Y+56	; 0x38
     ebc:	a6 0e       	add	r10, r22
     ebe:	b7 1e       	adc	r11, r23
     ec0:	c8 1e       	adc	r12, r24
     ec2:	d9 1e       	adc	r13, r25
     ec4:	a6 16       	cp	r10, r22
     ec6:	b7 06       	cpc	r11, r23
     ec8:	c8 06       	cpc	r12, r24
     eca:	d9 06       	cpc	r13, r25
     ecc:	70 f0       	brcs	.+28     	; 0xeea <__stack+0x68b>
     ece:	a2 16       	cp	r10, r18
     ed0:	b3 06       	cpc	r11, r19
     ed2:	c4 06       	cpc	r12, r20
     ed4:	d5 06       	cpc	r13, r21
     ed6:	48 f4       	brcc	.+18     	; 0xeea <__stack+0x68b>
     ed8:	08 94       	sec
     eda:	61 08       	sbc	r6, r1
     edc:	71 08       	sbc	r7, r1
     ede:	81 08       	sbc	r8, r1
     ee0:	91 08       	sbc	r9, r1
     ee2:	a6 0e       	add	r10, r22
     ee4:	b7 1e       	adc	r11, r23
     ee6:	c8 1e       	adc	r12, r24
     ee8:	d9 1e       	adc	r13, r25
     eea:	d6 01       	movw	r26, r12
     eec:	c5 01       	movw	r24, r10
     eee:	82 1b       	sub	r24, r18
     ef0:	93 0b       	sbc	r25, r19
     ef2:	a4 0b       	sbc	r26, r20
     ef4:	b5 0b       	sbc	r27, r21
     ef6:	89 a7       	std	Y+41, r24	; 0x29
     ef8:	9a a7       	std	Y+42, r25	; 0x2a
     efa:	ab a7       	std	Y+43, r26	; 0x2b
     efc:	bc a7       	std	Y+44, r27	; 0x2c
     efe:	d1 01       	movw	r26, r2
     f00:	99 27       	eor	r25, r25
     f02:	88 27       	eor	r24, r24
     f04:	64 01       	movw	r12, r8
     f06:	53 01       	movw	r10, r6
     f08:	a8 2a       	or	r10, r24
     f0a:	b9 2a       	or	r11, r25
     f0c:	ca 2a       	or	r12, r26
     f0e:	db 2a       	or	r13, r27
     f10:	25 96       	adiw	r28, 0x05	; 5
     f12:	ac ae       	std	Y+60, r10	; 0x3c
     f14:	bd ae       	std	Y+61, r11	; 0x3d
     f16:	ce ae       	std	Y+62, r12	; 0x3e
     f18:	df ae       	std	Y+63, r13	; 0x3f
     f1a:	25 97       	sbiw	r28, 0x05	; 5
     f1c:	86 01       	movw	r16, r12
     f1e:	75 01       	movw	r14, r10
     f20:	2f ef       	ldi	r18, 0xFF	; 255
     f22:	3f ef       	ldi	r19, 0xFF	; 255
     f24:	40 e0       	ldi	r20, 0x00	; 0
     f26:	50 e0       	ldi	r21, 0x00	; 0
     f28:	e2 22       	and	r14, r18
     f2a:	f3 22       	and	r15, r19
     f2c:	04 23       	and	r16, r20
     f2e:	15 23       	and	r17, r21
     f30:	a6 01       	movw	r20, r12
     f32:	66 27       	eor	r22, r22
     f34:	77 27       	eor	r23, r23
     f36:	ad 96       	adiw	r28, 0x2d	; 45
     f38:	4c af       	std	Y+60, r20	; 0x3c
     f3a:	5d af       	std	Y+61, r21	; 0x3d
     f3c:	6e af       	std	Y+62, r22	; 0x3e
     f3e:	7f af       	std	Y+63, r23	; 0x3f
     f40:	ad 97       	sbiw	r28, 0x2d	; 45
     f42:	a9 a8       	ldd	r10, Y+49	; 0x31
     f44:	ba a8       	ldd	r11, Y+50	; 0x32
     f46:	cb a8       	ldd	r12, Y+51	; 0x33
     f48:	dc a8       	ldd	r13, Y+52	; 0x34
     f4a:	6f ef       	ldi	r22, 0xFF	; 255
     f4c:	7f ef       	ldi	r23, 0xFF	; 255
     f4e:	80 e0       	ldi	r24, 0x00	; 0
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	a6 22       	and	r10, r22
     f54:	b7 22       	and	r11, r23
     f56:	c8 22       	and	r12, r24
     f58:	d9 22       	and	r13, r25
     f5a:	89 a9       	ldd	r24, Y+49	; 0x31
     f5c:	9a a9       	ldd	r25, Y+50	; 0x32
     f5e:	ab a9       	ldd	r26, Y+51	; 0x33
     f60:	bc a9       	ldd	r27, Y+52	; 0x34
     f62:	1d 01       	movw	r2, r26
     f64:	44 24       	eor	r4, r4
     f66:	55 24       	eor	r5, r5
     f68:	c8 01       	movw	r24, r16
     f6a:	b7 01       	movw	r22, r14
     f6c:	a6 01       	movw	r20, r12
     f6e:	95 01       	movw	r18, r10
     f70:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     f74:	a9 96       	adiw	r28, 0x29	; 41
     f76:	6c af       	std	Y+60, r22	; 0x3c
     f78:	7d af       	std	Y+61, r23	; 0x3d
     f7a:	8e af       	std	Y+62, r24	; 0x3e
     f7c:	9f af       	std	Y+63, r25	; 0x3f
     f7e:	a9 97       	sbiw	r28, 0x29	; 41
     f80:	c8 01       	movw	r24, r16
     f82:	b7 01       	movw	r22, r14
     f84:	a2 01       	movw	r20, r4
     f86:	91 01       	movw	r18, r2
     f88:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     f8c:	3b 01       	movw	r6, r22
     f8e:	4c 01       	movw	r8, r24
     f90:	ad 96       	adiw	r28, 0x2d	; 45
     f92:	6c ad       	ldd	r22, Y+60	; 0x3c
     f94:	7d ad       	ldd	r23, Y+61	; 0x3d
     f96:	8e ad       	ldd	r24, Y+62	; 0x3e
     f98:	9f ad       	ldd	r25, Y+63	; 0x3f
     f9a:	ad 97       	sbiw	r28, 0x2d	; 45
     f9c:	a6 01       	movw	r20, r12
     f9e:	95 01       	movw	r18, r10
     fa0:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     fa4:	7b 01       	movw	r14, r22
     fa6:	8c 01       	movw	r16, r24
     fa8:	ad 96       	adiw	r28, 0x2d	; 45
     faa:	6c ad       	ldd	r22, Y+60	; 0x3c
     fac:	7d ad       	ldd	r23, Y+61	; 0x3d
     fae:	8e ad       	ldd	r24, Y+62	; 0x3e
     fb0:	9f ad       	ldd	r25, Y+63	; 0x3f
     fb2:	ad 97       	sbiw	r28, 0x2d	; 45
     fb4:	a2 01       	movw	r20, r4
     fb6:	91 01       	movw	r18, r2
     fb8:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
     fbc:	5b 01       	movw	r10, r22
     fbe:	6c 01       	movw	r12, r24
     fc0:	a8 01       	movw	r20, r16
     fc2:	97 01       	movw	r18, r14
     fc4:	26 0d       	add	r18, r6
     fc6:	37 1d       	adc	r19, r7
     fc8:	48 1d       	adc	r20, r8
     fca:	59 1d       	adc	r21, r9
     fcc:	a9 96       	adiw	r28, 0x29	; 41
     fce:	6c ac       	ldd	r6, Y+60	; 0x3c
     fd0:	7d ac       	ldd	r7, Y+61	; 0x3d
     fd2:	8e ac       	ldd	r8, Y+62	; 0x3e
     fd4:	9f ac       	ldd	r9, Y+63	; 0x3f
     fd6:	a9 97       	sbiw	r28, 0x29	; 41
     fd8:	c4 01       	movw	r24, r8
     fda:	aa 27       	eor	r26, r26
     fdc:	bb 27       	eor	r27, r27
     fde:	28 0f       	add	r18, r24
     fe0:	39 1f       	adc	r19, r25
     fe2:	4a 1f       	adc	r20, r26
     fe4:	5b 1f       	adc	r21, r27
     fe6:	2e 15       	cp	r18, r14
     fe8:	3f 05       	cpc	r19, r15
     fea:	40 07       	cpc	r20, r16
     fec:	51 07       	cpc	r21, r17
     fee:	48 f4       	brcc	.+18     	; 0x1002 <__stack+0x7a3>
     ff0:	e1 2c       	mov	r14, r1
     ff2:	f1 2c       	mov	r15, r1
     ff4:	61 e0       	ldi	r22, 0x01	; 1
     ff6:	06 2f       	mov	r16, r22
     ff8:	11 2d       	mov	r17, r1
     ffa:	ae 0c       	add	r10, r14
     ffc:	bf 1c       	adc	r11, r15
     ffe:	c0 1e       	adc	r12, r16
    1000:	d1 1e       	adc	r13, r17
    1002:	ca 01       	movw	r24, r20
    1004:	aa 27       	eor	r26, r26
    1006:	bb 27       	eor	r27, r27
    1008:	bc 01       	movw	r22, r24
    100a:	cd 01       	movw	r24, r26
    100c:	6a 0d       	add	r22, r10
    100e:	7b 1d       	adc	r23, r11
    1010:	8c 1d       	adc	r24, r12
    1012:	9d 1d       	adc	r25, r13
    1014:	69 a4       	ldd	r6, Y+41	; 0x29
    1016:	7a a4       	ldd	r7, Y+42	; 0x2a
    1018:	8b a4       	ldd	r8, Y+43	; 0x2b
    101a:	9c a4       	ldd	r9, Y+44	; 0x2c
    101c:	66 16       	cp	r6, r22
    101e:	77 06       	cpc	r7, r23
    1020:	88 06       	cpc	r8, r24
    1022:	99 06       	cpc	r9, r25
    1024:	50 f1       	brcs	.+84     	; 0x107a <__stack+0x81b>
    1026:	66 15       	cp	r22, r6
    1028:	77 05       	cpc	r23, r7
    102a:	88 05       	cpc	r24, r8
    102c:	99 05       	cpc	r25, r9
    102e:	09 f0       	breq	.+2      	; 0x1032 <__stack+0x7d3>
    1030:	4d c0       	rjmp	.+154    	; 0x10cc <__stack+0x86d>
    1032:	d9 01       	movw	r26, r18
    1034:	99 27       	eor	r25, r25
    1036:	88 27       	eor	r24, r24
    1038:	a9 96       	adiw	r28, 0x29	; 41
    103a:	2c ad       	ldd	r18, Y+60	; 0x3c
    103c:	3d ad       	ldd	r19, Y+61	; 0x3d
    103e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1040:	5f ad       	ldd	r21, Y+63	; 0x3f
    1042:	a9 97       	sbiw	r28, 0x29	; 41
    1044:	40 70       	andi	r20, 0x00	; 0
    1046:	50 70       	andi	r21, 0x00	; 0
    1048:	82 0f       	add	r24, r18
    104a:	93 1f       	adc	r25, r19
    104c:	a4 1f       	adc	r26, r20
    104e:	b5 1f       	adc	r27, r21
    1050:	21 96       	adiw	r28, 0x01	; 1
    1052:	2c ad       	ldd	r18, Y+60	; 0x3c
    1054:	3d ad       	ldd	r19, Y+61	; 0x3d
    1056:	4e ad       	ldd	r20, Y+62	; 0x3e
    1058:	5f ad       	ldd	r21, Y+63	; 0x3f
    105a:	21 97       	sbiw	r28, 0x01	; 1
    105c:	e2 96       	adiw	r28, 0x32	; 50
    105e:	0f ac       	ldd	r0, Y+63	; 0x3f
    1060:	e2 97       	sbiw	r28, 0x32	; 50
    1062:	04 c0       	rjmp	.+8      	; 0x106c <__stack+0x80d>
    1064:	22 0f       	add	r18, r18
    1066:	33 1f       	adc	r19, r19
    1068:	44 1f       	adc	r20, r20
    106a:	55 1f       	adc	r21, r21
    106c:	0a 94       	dec	r0
    106e:	d2 f7       	brpl	.-12     	; 0x1064 <__stack+0x805>
    1070:	28 17       	cp	r18, r24
    1072:	39 07       	cpc	r19, r25
    1074:	4a 07       	cpc	r20, r26
    1076:	5b 07       	cpc	r21, r27
    1078:	48 f5       	brcc	.+82     	; 0x10cc <__stack+0x86d>
    107a:	25 96       	adiw	r28, 0x05	; 5
    107c:	0c ad       	ldd	r16, Y+60	; 0x3c
    107e:	1d ad       	ldd	r17, Y+61	; 0x3d
    1080:	2e ad       	ldd	r18, Y+62	; 0x3e
    1082:	3f ad       	ldd	r19, Y+63	; 0x3f
    1084:	25 97       	sbiw	r28, 0x05	; 5
    1086:	01 50       	subi	r16, 0x01	; 1
    1088:	10 40       	sbci	r17, 0x00	; 0
    108a:	20 40       	sbci	r18, 0x00	; 0
    108c:	30 40       	sbci	r19, 0x00	; 0
    108e:	25 96       	adiw	r28, 0x05	; 5
    1090:	0c af       	std	Y+60, r16	; 0x3c
    1092:	1d af       	std	Y+61, r17	; 0x3d
    1094:	2e af       	std	Y+62, r18	; 0x3e
    1096:	3f af       	std	Y+63, r19	; 0x3f
    1098:	25 97       	sbiw	r28, 0x05	; 5
    109a:	18 c0       	rjmp	.+48     	; 0x10cc <__stack+0x86d>
    109c:	66 24       	eor	r6, r6
    109e:	77 24       	eor	r7, r7
    10a0:	43 01       	movw	r8, r6
    10a2:	21 e0       	ldi	r18, 0x01	; 1
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	40 e0       	ldi	r20, 0x00	; 0
    10a8:	50 e0       	ldi	r21, 0x00	; 0
    10aa:	25 96       	adiw	r28, 0x05	; 5
    10ac:	2c af       	std	Y+60, r18	; 0x3c
    10ae:	3d af       	std	Y+61, r19	; 0x3d
    10b0:	4e af       	std	Y+62, r20	; 0x3e
    10b2:	5f af       	std	Y+63, r21	; 0x3f
    10b4:	25 97       	sbiw	r28, 0x05	; 5
    10b6:	0d c0       	rjmp	.+26     	; 0x10d2 <__stack+0x873>
    10b8:	66 24       	eor	r6, r6
    10ba:	77 24       	eor	r7, r7
    10bc:	43 01       	movw	r8, r6
    10be:	25 96       	adiw	r28, 0x05	; 5
    10c0:	1c ae       	std	Y+60, r1	; 0x3c
    10c2:	1d ae       	std	Y+61, r1	; 0x3d
    10c4:	1e ae       	std	Y+62, r1	; 0x3e
    10c6:	1f ae       	std	Y+63, r1	; 0x3f
    10c8:	25 97       	sbiw	r28, 0x05	; 5
    10ca:	03 c0       	rjmp	.+6      	; 0x10d2 <__stack+0x873>
    10cc:	66 24       	eor	r6, r6
    10ce:	77 24       	eor	r7, r7
    10d0:	43 01       	movw	r8, r6
    10d2:	fe 01       	movw	r30, r28
    10d4:	b1 96       	adiw	r30, 0x21	; 33
    10d6:	88 e0       	ldi	r24, 0x08	; 8
    10d8:	df 01       	movw	r26, r30
    10da:	1d 92       	st	X+, r1
    10dc:	8a 95       	dec	r24
    10de:	e9 f7       	brne	.-6      	; 0x10da <__stack+0x87b>
    10e0:	25 96       	adiw	r28, 0x05	; 5
    10e2:	ac ac       	ldd	r10, Y+60	; 0x3c
    10e4:	bd ac       	ldd	r11, Y+61	; 0x3d
    10e6:	ce ac       	ldd	r12, Y+62	; 0x3e
    10e8:	df ac       	ldd	r13, Y+63	; 0x3f
    10ea:	25 97       	sbiw	r28, 0x05	; 5
    10ec:	a9 a2       	std	Y+33, r10	; 0x21
    10ee:	ba a2       	std	Y+34, r11	; 0x22
    10f0:	cb a2       	std	Y+35, r12	; 0x23
    10f2:	dc a2       	std	Y+36, r13	; 0x24
    10f4:	6d a2       	std	Y+37, r6	; 0x25
    10f6:	7e a2       	std	Y+38, r7	; 0x26
    10f8:	8f a2       	std	Y+39, r8	; 0x27
    10fa:	98 a6       	std	Y+40, r9	; 0x28
    10fc:	22 96       	adiw	r28, 0x02	; 2
    10fe:	2f ad       	ldd	r18, Y+63	; 0x3f
    1100:	22 97       	sbiw	r28, 0x02	; 2
    1102:	3a a1       	ldd	r19, Y+34	; 0x22
    1104:	4b a1       	ldd	r20, Y+35	; 0x23
    1106:	5c a1       	ldd	r21, Y+36	; 0x24
    1108:	66 2d       	mov	r22, r6
    110a:	7e a1       	ldd	r23, Y+38	; 0x26
    110c:	df a0       	ldd	r13, Y+39	; 0x27
    110e:	98 a5       	ldd	r25, Y+40	; 0x28
    1110:	e1 96       	adiw	r28, 0x31	; 49
    1112:	ec ac       	ldd	r14, Y+60	; 0x3c
    1114:	fd ac       	ldd	r15, Y+61	; 0x3d
    1116:	0e ad       	ldd	r16, Y+62	; 0x3e
    1118:	1f ad       	ldd	r17, Y+63	; 0x3f
    111a:	e1 97       	sbiw	r28, 0x31	; 49
    111c:	e1 14       	cp	r14, r1
    111e:	f1 04       	cpc	r15, r1
    1120:	01 05       	cpc	r16, r1
    1122:	11 05       	cpc	r17, r1
    1124:	09 f4       	brne	.+2      	; 0x1128 <__stack+0x8c9>
    1126:	56 c0       	rjmp	.+172    	; 0x11d4 <__stack+0x975>
    1128:	21 95       	neg	r18
    112a:	81 e0       	ldi	r24, 0x01	; 1
    112c:	12 16       	cp	r1, r18
    112e:	08 f0       	brcs	.+2      	; 0x1132 <__stack+0x8d3>
    1130:	80 e0       	ldi	r24, 0x00	; 0
    1132:	31 95       	neg	r19
    1134:	e1 e0       	ldi	r30, 0x01	; 1
    1136:	13 16       	cp	r1, r19
    1138:	08 f0       	brcs	.+2      	; 0x113c <__stack+0x8dd>
    113a:	e0 e0       	ldi	r30, 0x00	; 0
    113c:	93 2e       	mov	r9, r19
    113e:	98 1a       	sub	r9, r24
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	39 15       	cp	r19, r9
    1144:	08 f0       	brcs	.+2      	; 0x1148 <__stack+0x8e9>
    1146:	80 e0       	ldi	r24, 0x00	; 0
    1148:	e8 2b       	or	r30, r24
    114a:	41 95       	neg	r20
    114c:	f1 e0       	ldi	r31, 0x01	; 1
    114e:	14 16       	cp	r1, r20
    1150:	08 f0       	brcs	.+2      	; 0x1154 <__stack+0x8f5>
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	a4 2e       	mov	r10, r20
    1156:	ae 1a       	sub	r10, r30
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	4a 15       	cp	r20, r10
    115c:	08 f0       	brcs	.+2      	; 0x1160 <__stack+0x901>
    115e:	80 e0       	ldi	r24, 0x00	; 0
    1160:	f8 2b       	or	r31, r24
    1162:	51 95       	neg	r21
    1164:	e1 e0       	ldi	r30, 0x01	; 1
    1166:	15 16       	cp	r1, r21
    1168:	08 f0       	brcs	.+2      	; 0x116c <__stack+0x90d>
    116a:	e0 e0       	ldi	r30, 0x00	; 0
    116c:	b5 2e       	mov	r11, r21
    116e:	bf 1a       	sub	r11, r31
    1170:	81 e0       	ldi	r24, 0x01	; 1
    1172:	5b 15       	cp	r21, r11
    1174:	08 f0       	brcs	.+2      	; 0x1178 <__stack+0x919>
    1176:	80 e0       	ldi	r24, 0x00	; 0
    1178:	e8 2b       	or	r30, r24
    117a:	61 95       	neg	r22
    117c:	f1 e0       	ldi	r31, 0x01	; 1
    117e:	16 16       	cp	r1, r22
    1180:	08 f0       	brcs	.+2      	; 0x1184 <__stack+0x925>
    1182:	f0 e0       	ldi	r31, 0x00	; 0
    1184:	a6 2f       	mov	r26, r22
    1186:	ae 1b       	sub	r26, r30
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	6a 17       	cp	r22, r26
    118c:	08 f0       	brcs	.+2      	; 0x1190 <__stack+0x931>
    118e:	80 e0       	ldi	r24, 0x00	; 0
    1190:	f8 2b       	or	r31, r24
    1192:	71 95       	neg	r23
    1194:	e1 e0       	ldi	r30, 0x01	; 1
    1196:	17 16       	cp	r1, r23
    1198:	08 f0       	brcs	.+2      	; 0x119c <__stack+0x93d>
    119a:	e0 e0       	ldi	r30, 0x00	; 0
    119c:	c7 2e       	mov	r12, r23
    119e:	cf 1a       	sub	r12, r31
    11a0:	81 e0       	ldi	r24, 0x01	; 1
    11a2:	7c 15       	cp	r23, r12
    11a4:	08 f0       	brcs	.+2      	; 0x11a8 <__stack+0x949>
    11a6:	80 e0       	ldi	r24, 0x00	; 0
    11a8:	e8 2b       	or	r30, r24
    11aa:	8d 2d       	mov	r24, r13
    11ac:	81 95       	neg	r24
    11ae:	f1 e0       	ldi	r31, 0x01	; 1
    11b0:	18 16       	cp	r1, r24
    11b2:	08 f0       	brcs	.+2      	; 0x11b6 <__stack+0x957>
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	d8 2e       	mov	r13, r24
    11b8:	de 1a       	sub	r13, r30
    11ba:	e1 e0       	ldi	r30, 0x01	; 1
    11bc:	8d 15       	cp	r24, r13
    11be:	08 f0       	brcs	.+2      	; 0x11c2 <__stack+0x963>
    11c0:	e0 e0       	ldi	r30, 0x00	; 0
    11c2:	fe 2b       	or	r31, r30
    11c4:	89 2f       	mov	r24, r25
    11c6:	81 95       	neg	r24
    11c8:	39 2d       	mov	r19, r9
    11ca:	a5 01       	movw	r20, r10
    11cc:	6a 2f       	mov	r22, r26
    11ce:	7c 2d       	mov	r23, r12
    11d0:	98 2f       	mov	r25, r24
    11d2:	9f 1b       	sub	r25, r31
    11d4:	8d 2d       	mov	r24, r13
    11d6:	ce 58       	subi	r28, 0x8E	; 142
    11d8:	df 4f       	sbci	r29, 0xFF	; 255
    11da:	e2 e1       	ldi	r30, 0x12	; 18
    11dc:	0c 94 bb 33 	jmp	0x6776	; 0x6776 <__epilogue_restores__>

000011e0 <__moddi3>:
    11e0:	a7 e7       	ldi	r26, 0x77	; 119
    11e2:	b0 e0       	ldi	r27, 0x00	; 0
    11e4:	e6 ef       	ldi	r30, 0xF6	; 246
    11e6:	f8 e0       	ldi	r31, 0x08	; 8
    11e8:	0c 94 9f 33 	jmp	0x673e	; 0x673e <__prologue_saves__>
    11ec:	98 2e       	mov	r9, r24
    11ee:	89 2e       	mov	r8, r25
    11f0:	71 2e       	mov	r7, r17
    11f2:	88 e0       	ldi	r24, 0x08	; 8
    11f4:	fe 01       	movw	r30, r28
    11f6:	31 96       	adiw	r30, 0x01	; 1
    11f8:	df 01       	movw	r26, r30
    11fa:	68 2e       	mov	r6, r24
    11fc:	1d 92       	st	X+, r1
    11fe:	6a 94       	dec	r6
    1200:	e9 f7       	brne	.-6      	; 0x11fc <__moddi3+0x1c>
    1202:	29 83       	std	Y+1, r18	; 0x01
    1204:	3a 83       	std	Y+2, r19	; 0x02
    1206:	4b 83       	std	Y+3, r20	; 0x03
    1208:	5c 83       	std	Y+4, r21	; 0x04
    120a:	6d 83       	std	Y+5, r22	; 0x05
    120c:	7e 83       	std	Y+6, r23	; 0x06
    120e:	9f 82       	std	Y+7, r9	; 0x07
    1210:	98 87       	std	Y+8, r25	; 0x08
    1212:	fe 01       	movw	r30, r28
    1214:	39 96       	adiw	r30, 0x09	; 9
    1216:	df 01       	movw	r26, r30
    1218:	1d 92       	st	X+, r1
    121a:	8a 95       	dec	r24
    121c:	e9 f7       	brne	.-6      	; 0x1218 <__moddi3+0x38>
    121e:	a9 86       	std	Y+9, r10	; 0x09
    1220:	ba 86       	std	Y+10, r11	; 0x0a
    1222:	cb 86       	std	Y+11, r12	; 0x0b
    1224:	dc 86       	std	Y+12, r13	; 0x0c
    1226:	ed 86       	std	Y+13, r14	; 0x0d
    1228:	fe 86       	std	Y+14, r15	; 0x0e
    122a:	0f 87       	std	Y+15, r16	; 0x0f
    122c:	18 8b       	std	Y+16, r17	; 0x10
    122e:	8d 81       	ldd	r24, Y+5	; 0x05
    1230:	9e 81       	ldd	r25, Y+6	; 0x06
    1232:	af 81       	ldd	r26, Y+7	; 0x07
    1234:	b8 85       	ldd	r27, Y+8	; 0x08
    1236:	b7 fd       	sbrc	r27, 7
    1238:	07 c0       	rjmp	.+14     	; 0x1248 <__moddi3+0x68>
    123a:	e1 96       	adiw	r28, 0x31	; 49
    123c:	1c ae       	std	Y+60, r1	; 0x3c
    123e:	1d ae       	std	Y+61, r1	; 0x3d
    1240:	1e ae       	std	Y+62, r1	; 0x3e
    1242:	1f ae       	std	Y+63, r1	; 0x3f
    1244:	e1 97       	sbiw	r28, 0x31	; 49
    1246:	64 c0       	rjmp	.+200    	; 0x1310 <__moddi3+0x130>
    1248:	21 95       	neg	r18
    124a:	81 e0       	ldi	r24, 0x01	; 1
    124c:	12 16       	cp	r1, r18
    124e:	08 f0       	brcs	.+2      	; 0x1252 <__moddi3+0x72>
    1250:	80 e0       	ldi	r24, 0x00	; 0
    1252:	31 95       	neg	r19
    1254:	91 e0       	ldi	r25, 0x01	; 1
    1256:	13 16       	cp	r1, r19
    1258:	08 f0       	brcs	.+2      	; 0x125c <__moddi3+0x7c>
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	b3 2f       	mov	r27, r19
    125e:	b8 1b       	sub	r27, r24
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	3b 17       	cp	r19, r27
    1264:	08 f0       	brcs	.+2      	; 0x1268 <__moddi3+0x88>
    1266:	80 e0       	ldi	r24, 0x00	; 0
    1268:	98 2b       	or	r25, r24
    126a:	41 95       	neg	r20
    126c:	31 e0       	ldi	r19, 0x01	; 1
    126e:	14 16       	cp	r1, r20
    1270:	08 f0       	brcs	.+2      	; 0x1274 <__moddi3+0x94>
    1272:	30 e0       	ldi	r19, 0x00	; 0
    1274:	a4 2f       	mov	r26, r20
    1276:	a9 1b       	sub	r26, r25
    1278:	81 e0       	ldi	r24, 0x01	; 1
    127a:	4a 17       	cp	r20, r26
    127c:	08 f0       	brcs	.+2      	; 0x1280 <__moddi3+0xa0>
    127e:	80 e0       	ldi	r24, 0x00	; 0
    1280:	38 2b       	or	r19, r24
    1282:	51 95       	neg	r21
    1284:	91 e0       	ldi	r25, 0x01	; 1
    1286:	15 16       	cp	r1, r21
    1288:	08 f0       	brcs	.+2      	; 0x128c <__moddi3+0xac>
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	f5 2f       	mov	r31, r21
    128e:	f3 1b       	sub	r31, r19
    1290:	81 e0       	ldi	r24, 0x01	; 1
    1292:	5f 17       	cp	r21, r31
    1294:	08 f0       	brcs	.+2      	; 0x1298 <__moddi3+0xb8>
    1296:	80 e0       	ldi	r24, 0x00	; 0
    1298:	98 2b       	or	r25, r24
    129a:	61 95       	neg	r22
    129c:	31 e0       	ldi	r19, 0x01	; 1
    129e:	16 16       	cp	r1, r22
    12a0:	08 f0       	brcs	.+2      	; 0x12a4 <__moddi3+0xc4>
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	e6 2f       	mov	r30, r22
    12a6:	e9 1b       	sub	r30, r25
    12a8:	81 e0       	ldi	r24, 0x01	; 1
    12aa:	6e 17       	cp	r22, r30
    12ac:	08 f0       	brcs	.+2      	; 0x12b0 <__moddi3+0xd0>
    12ae:	80 e0       	ldi	r24, 0x00	; 0
    12b0:	38 2b       	or	r19, r24
    12b2:	71 95       	neg	r23
    12b4:	41 e0       	ldi	r20, 0x01	; 1
    12b6:	17 16       	cp	r1, r23
    12b8:	08 f0       	brcs	.+2      	; 0x12bc <__moddi3+0xdc>
    12ba:	40 e0       	ldi	r20, 0x00	; 0
    12bc:	57 2f       	mov	r21, r23
    12be:	53 1b       	sub	r21, r19
    12c0:	81 e0       	ldi	r24, 0x01	; 1
    12c2:	75 17       	cp	r23, r21
    12c4:	08 f0       	brcs	.+2      	; 0x12c8 <__moddi3+0xe8>
    12c6:	80 e0       	ldi	r24, 0x00	; 0
    12c8:	48 2b       	or	r20, r24
    12ca:	89 2d       	mov	r24, r9
    12cc:	81 95       	neg	r24
    12ce:	91 e0       	ldi	r25, 0x01	; 1
    12d0:	18 16       	cp	r1, r24
    12d2:	08 f0       	brcs	.+2      	; 0x12d6 <__moddi3+0xf6>
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	68 2e       	mov	r6, r24
    12d8:	64 1a       	sub	r6, r20
    12da:	46 2d       	mov	r20, r6
    12dc:	31 e0       	ldi	r19, 0x01	; 1
    12de:	86 15       	cp	r24, r6
    12e0:	08 f0       	brcs	.+2      	; 0x12e4 <__moddi3+0x104>
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	93 2b       	or	r25, r19
    12e6:	88 2d       	mov	r24, r8
    12e8:	81 95       	neg	r24
    12ea:	89 1b       	sub	r24, r25
    12ec:	29 83       	std	Y+1, r18	; 0x01
    12ee:	ba 83       	std	Y+2, r27	; 0x02
    12f0:	ab 83       	std	Y+3, r26	; 0x03
    12f2:	fc 83       	std	Y+4, r31	; 0x04
    12f4:	ed 83       	std	Y+5, r30	; 0x05
    12f6:	5e 83       	std	Y+6, r21	; 0x06
    12f8:	4f 83       	std	Y+7, r20	; 0x07
    12fa:	88 87       	std	Y+8, r24	; 0x08
    12fc:	2f ef       	ldi	r18, 0xFF	; 255
    12fe:	3f ef       	ldi	r19, 0xFF	; 255
    1300:	4f ef       	ldi	r20, 0xFF	; 255
    1302:	5f ef       	ldi	r21, 0xFF	; 255
    1304:	e1 96       	adiw	r28, 0x31	; 49
    1306:	2c af       	std	Y+60, r18	; 0x3c
    1308:	3d af       	std	Y+61, r19	; 0x3d
    130a:	4e af       	std	Y+62, r20	; 0x3e
    130c:	5f af       	std	Y+63, r21	; 0x3f
    130e:	e1 97       	sbiw	r28, 0x31	; 49
    1310:	8d 85       	ldd	r24, Y+13	; 0x0d
    1312:	9e 85       	ldd	r25, Y+14	; 0x0e
    1314:	af 85       	ldd	r26, Y+15	; 0x0f
    1316:	b8 89       	ldd	r27, Y+16	; 0x10
    1318:	b7 ff       	sbrs	r27, 7
    131a:	5a c0       	rjmp	.+180    	; 0x13d0 <__moddi3+0x1f0>
    131c:	a1 94       	neg	r10
    131e:	81 e0       	ldi	r24, 0x01	; 1
    1320:	1a 14       	cp	r1, r10
    1322:	08 f0       	brcs	.+2      	; 0x1326 <__moddi3+0x146>
    1324:	80 e0       	ldi	r24, 0x00	; 0
    1326:	b1 94       	neg	r11
    1328:	91 e0       	ldi	r25, 0x01	; 1
    132a:	1b 14       	cp	r1, r11
    132c:	08 f0       	brcs	.+2      	; 0x1330 <__moddi3+0x150>
    132e:	90 e0       	ldi	r25, 0x00	; 0
    1330:	6b 2d       	mov	r22, r11
    1332:	68 1b       	sub	r22, r24
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	b6 16       	cp	r11, r22
    1338:	08 f0       	brcs	.+2      	; 0x133c <__moddi3+0x15c>
    133a:	80 e0       	ldi	r24, 0x00	; 0
    133c:	98 2b       	or	r25, r24
    133e:	c1 94       	neg	r12
    1340:	21 e0       	ldi	r18, 0x01	; 1
    1342:	1c 14       	cp	r1, r12
    1344:	08 f0       	brcs	.+2      	; 0x1348 <__moddi3+0x168>
    1346:	20 e0       	ldi	r18, 0x00	; 0
    1348:	5c 2d       	mov	r21, r12
    134a:	59 1b       	sub	r21, r25
    134c:	81 e0       	ldi	r24, 0x01	; 1
    134e:	c5 16       	cp	r12, r21
    1350:	08 f0       	brcs	.+2      	; 0x1354 <__moddi3+0x174>
    1352:	80 e0       	ldi	r24, 0x00	; 0
    1354:	28 2b       	or	r18, r24
    1356:	d1 94       	neg	r13
    1358:	91 e0       	ldi	r25, 0x01	; 1
    135a:	1d 14       	cp	r1, r13
    135c:	08 f0       	brcs	.+2      	; 0x1360 <__moddi3+0x180>
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	4d 2d       	mov	r20, r13
    1362:	42 1b       	sub	r20, r18
    1364:	81 e0       	ldi	r24, 0x01	; 1
    1366:	d4 16       	cp	r13, r20
    1368:	08 f0       	brcs	.+2      	; 0x136c <__moddi3+0x18c>
    136a:	80 e0       	ldi	r24, 0x00	; 0
    136c:	98 2b       	or	r25, r24
    136e:	e1 94       	neg	r14
    1370:	21 e0       	ldi	r18, 0x01	; 1
    1372:	1e 14       	cp	r1, r14
    1374:	08 f0       	brcs	.+2      	; 0x1378 <__moddi3+0x198>
    1376:	20 e0       	ldi	r18, 0x00	; 0
    1378:	3e 2d       	mov	r19, r14
    137a:	39 1b       	sub	r19, r25
    137c:	81 e0       	ldi	r24, 0x01	; 1
    137e:	e3 16       	cp	r14, r19
    1380:	08 f0       	brcs	.+2      	; 0x1384 <__moddi3+0x1a4>
    1382:	80 e0       	ldi	r24, 0x00	; 0
    1384:	28 2b       	or	r18, r24
    1386:	f1 94       	neg	r15
    1388:	91 e0       	ldi	r25, 0x01	; 1
    138a:	1f 14       	cp	r1, r15
    138c:	08 f0       	brcs	.+2      	; 0x1390 <__moddi3+0x1b0>
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	7f 2d       	mov	r23, r15
    1392:	72 1b       	sub	r23, r18
    1394:	27 2f       	mov	r18, r23
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	f7 16       	cp	r15, r23
    139a:	08 f0       	brcs	.+2      	; 0x139e <__moddi3+0x1be>
    139c:	80 e0       	ldi	r24, 0x00	; 0
    139e:	98 2b       	or	r25, r24
    13a0:	01 95       	neg	r16
    13a2:	11 e0       	ldi	r17, 0x01	; 1
    13a4:	10 16       	cp	r1, r16
    13a6:	08 f0       	brcs	.+2      	; 0x13aa <__moddi3+0x1ca>
    13a8:	10 e0       	ldi	r17, 0x00	; 0
    13aa:	80 2f       	mov	r24, r16
    13ac:	89 1b       	sub	r24, r25
    13ae:	98 2f       	mov	r25, r24
    13b0:	81 e0       	ldi	r24, 0x01	; 1
    13b2:	09 17       	cp	r16, r25
    13b4:	08 f0       	brcs	.+2      	; 0x13b8 <__moddi3+0x1d8>
    13b6:	80 e0       	ldi	r24, 0x00	; 0
    13b8:	18 2b       	or	r17, r24
    13ba:	87 2d       	mov	r24, r7
    13bc:	81 95       	neg	r24
    13be:	81 1b       	sub	r24, r17
    13c0:	a9 86       	std	Y+9, r10	; 0x09
    13c2:	6a 87       	std	Y+10, r22	; 0x0a
    13c4:	5b 87       	std	Y+11, r21	; 0x0b
    13c6:	4c 87       	std	Y+12, r20	; 0x0c
    13c8:	3d 87       	std	Y+13, r19	; 0x0d
    13ca:	2e 87       	std	Y+14, r18	; 0x0e
    13cc:	9f 87       	std	Y+15, r25	; 0x0f
    13ce:	88 8b       	std	Y+16, r24	; 0x10
    13d0:	99 81       	ldd	r25, Y+1	; 0x01
    13d2:	2a 81       	ldd	r18, Y+2	; 0x02
    13d4:	3b 81       	ldd	r19, Y+3	; 0x03
    13d6:	4c 81       	ldd	r20, Y+4	; 0x04
    13d8:	5d 81       	ldd	r21, Y+5	; 0x05
    13da:	6e 81       	ldd	r22, Y+6	; 0x06
    13dc:	7f 81       	ldd	r23, Y+7	; 0x07
    13de:	a8 85       	ldd	r26, Y+8	; 0x08
    13e0:	b9 85       	ldd	r27, Y+9	; 0x09
    13e2:	1a 85       	ldd	r17, Y+10	; 0x0a
    13e4:	0b 85       	ldd	r16, Y+11	; 0x0b
    13e6:	fc 84       	ldd	r15, Y+12	; 0x0c
    13e8:	ed 84       	ldd	r14, Y+13	; 0x0d
    13ea:	de 84       	ldd	r13, Y+14	; 0x0e
    13ec:	cf 84       	ldd	r12, Y+15	; 0x0f
    13ee:	b8 88       	ldd	r11, Y+16	; 0x10
    13f0:	88 e0       	ldi	r24, 0x08	; 8
    13f2:	e9 e1       	ldi	r30, 0x19	; 25
    13f4:	8e 2e       	mov	r8, r30
    13f6:	91 2c       	mov	r9, r1
    13f8:	8c 0e       	add	r8, r28
    13fa:	9d 1e       	adc	r9, r29
    13fc:	f4 01       	movw	r30, r8
    13fe:	68 2e       	mov	r6, r24
    1400:	11 92       	st	Z+, r1
    1402:	6a 94       	dec	r6
    1404:	e9 f7       	brne	.-6      	; 0x1400 <__moddi3+0x220>
    1406:	99 8f       	std	Y+25, r25	; 0x19
    1408:	2a 8f       	std	Y+26, r18	; 0x1a
    140a:	3b 8f       	std	Y+27, r19	; 0x1b
    140c:	4c 8f       	std	Y+28, r20	; 0x1c
    140e:	5d 8f       	std	Y+29, r21	; 0x1d
    1410:	6e 8f       	std	Y+30, r22	; 0x1e
    1412:	7f 8f       	std	Y+31, r23	; 0x1f
    1414:	a8 a3       	std	Y+32, r26	; 0x20
    1416:	9e 01       	movw	r18, r28
    1418:	2f 5d       	subi	r18, 0xDF	; 223
    141a:	3f 4f       	sbci	r19, 0xFF	; 255
    141c:	f9 01       	movw	r30, r18
    141e:	11 92       	st	Z+, r1
    1420:	8a 95       	dec	r24
    1422:	e9 f7       	brne	.-6      	; 0x141e <__moddi3+0x23e>
    1424:	b9 a3       	std	Y+33, r27	; 0x21
    1426:	1a a3       	std	Y+34, r17	; 0x22
    1428:	0b a3       	std	Y+35, r16	; 0x23
    142a:	fc a2       	std	Y+36, r15	; 0x24
    142c:	ed a2       	std	Y+37, r14	; 0x25
    142e:	de a2       	std	Y+38, r13	; 0x26
    1430:	cf a2       	std	Y+39, r12	; 0x27
    1432:	b8 a6       	std	Y+40, r11	; 0x28
    1434:	29 a0       	ldd	r2, Y+33	; 0x21
    1436:	3a a0       	ldd	r3, Y+34	; 0x22
    1438:	4b a0       	ldd	r4, Y+35	; 0x23
    143a:	5c a0       	ldd	r5, Y+36	; 0x24
    143c:	ad a0       	ldd	r10, Y+37	; 0x25
    143e:	be a0       	ldd	r11, Y+38	; 0x26
    1440:	cf a0       	ldd	r12, Y+39	; 0x27
    1442:	d8 a4       	ldd	r13, Y+40	; 0x28
    1444:	49 8d       	ldd	r20, Y+25	; 0x19
    1446:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1448:	6b 8d       	ldd	r22, Y+27	; 0x1b
    144a:	7c 8d       	ldd	r23, Y+28	; 0x1c
    144c:	e5 96       	adiw	r28, 0x35	; 53
    144e:	4f af       	std	Y+63, r20	; 0x3f
    1450:	e5 97       	sbiw	r28, 0x35	; 53
    1452:	e6 96       	adiw	r28, 0x36	; 54
    1454:	5f af       	std	Y+63, r21	; 0x3f
    1456:	e6 97       	sbiw	r28, 0x36	; 54
    1458:	e7 96       	adiw	r28, 0x37	; 55
    145a:	6f af       	std	Y+63, r22	; 0x3f
    145c:	e7 97       	sbiw	r28, 0x37	; 55
    145e:	e8 96       	adiw	r28, 0x38	; 56
    1460:	7f af       	std	Y+63, r23	; 0x3f
    1462:	e8 97       	sbiw	r28, 0x38	; 56
    1464:	e8 96       	adiw	r28, 0x38	; 56
    1466:	6c ac       	ldd	r6, Y+60	; 0x3c
    1468:	7d ac       	ldd	r7, Y+61	; 0x3d
    146a:	8e ac       	ldd	r8, Y+62	; 0x3e
    146c:	9f ac       	ldd	r9, Y+63	; 0x3f
    146e:	e8 97       	sbiw	r28, 0x38	; 56
    1470:	2d 96       	adiw	r28, 0x0d	; 13
    1472:	6c ae       	std	Y+60, r6	; 0x3c
    1474:	7d ae       	std	Y+61, r7	; 0x3d
    1476:	8e ae       	std	Y+62, r8	; 0x3e
    1478:	9f ae       	std	Y+63, r9	; 0x3f
    147a:	2d 97       	sbiw	r28, 0x0d	; 13
    147c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    147e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1480:	2f 8d       	ldd	r18, Y+31	; 0x1f
    1482:	38 a1       	ldd	r19, Y+32	; 0x20
    1484:	3c 01       	movw	r6, r24
    1486:	49 01       	movw	r8, r18
    1488:	61 96       	adiw	r28, 0x11	; 17
    148a:	6c ae       	std	Y+60, r6	; 0x3c
    148c:	7d ae       	std	Y+61, r7	; 0x3d
    148e:	8e ae       	std	Y+62, r8	; 0x3e
    1490:	9f ae       	std	Y+63, r9	; 0x3f
    1492:	61 97       	sbiw	r28, 0x11	; 17
    1494:	a1 14       	cp	r10, r1
    1496:	b1 04       	cpc	r11, r1
    1498:	c1 04       	cpc	r12, r1
    149a:	d1 04       	cpc	r13, r1
    149c:	09 f0       	breq	.+2      	; 0x14a0 <__moddi3+0x2c0>
    149e:	28 c3       	rjmp	.+1616   	; 0x1af0 <__moddi3+0x910>
    14a0:	62 14       	cp	r6, r2
    14a2:	73 04       	cpc	r7, r3
    14a4:	84 04       	cpc	r8, r4
    14a6:	95 04       	cpc	r9, r5
    14a8:	08 f0       	brcs	.+2      	; 0x14ac <__moddi3+0x2cc>
    14aa:	0e c1       	rjmp	.+540    	; 0x16c8 <__moddi3+0x4e8>
    14ac:	00 e0       	ldi	r16, 0x00	; 0
    14ae:	20 16       	cp	r2, r16
    14b0:	00 e0       	ldi	r16, 0x00	; 0
    14b2:	30 06       	cpc	r3, r16
    14b4:	01 e0       	ldi	r16, 0x01	; 1
    14b6:	40 06       	cpc	r4, r16
    14b8:	00 e0       	ldi	r16, 0x00	; 0
    14ba:	50 06       	cpc	r5, r16
    14bc:	88 f4       	brcc	.+34     	; 0x14e0 <__moddi3+0x300>
    14be:	1f ef       	ldi	r17, 0xFF	; 255
    14c0:	21 16       	cp	r2, r17
    14c2:	31 04       	cpc	r3, r1
    14c4:	41 04       	cpc	r4, r1
    14c6:	51 04       	cpc	r5, r1
    14c8:	39 f0       	breq	.+14     	; 0x14d8 <__moddi3+0x2f8>
    14ca:	30 f0       	brcs	.+12     	; 0x14d8 <__moddi3+0x2f8>
    14cc:	88 e0       	ldi	r24, 0x08	; 8
    14ce:	e8 2e       	mov	r14, r24
    14d0:	f1 2c       	mov	r15, r1
    14d2:	01 2d       	mov	r16, r1
    14d4:	11 2d       	mov	r17, r1
    14d6:	18 c0       	rjmp	.+48     	; 0x1508 <__moddi3+0x328>
    14d8:	ee 24       	eor	r14, r14
    14da:	ff 24       	eor	r15, r15
    14dc:	87 01       	movw	r16, r14
    14de:	14 c0       	rjmp	.+40     	; 0x1508 <__moddi3+0x328>
    14e0:	20 e0       	ldi	r18, 0x00	; 0
    14e2:	22 16       	cp	r2, r18
    14e4:	20 e0       	ldi	r18, 0x00	; 0
    14e6:	32 06       	cpc	r3, r18
    14e8:	20 e0       	ldi	r18, 0x00	; 0
    14ea:	42 06       	cpc	r4, r18
    14ec:	21 e0       	ldi	r18, 0x01	; 1
    14ee:	52 06       	cpc	r5, r18
    14f0:	30 f0       	brcs	.+12     	; 0x14fe <__moddi3+0x31e>
    14f2:	b8 e1       	ldi	r27, 0x18	; 24
    14f4:	eb 2e       	mov	r14, r27
    14f6:	f1 2c       	mov	r15, r1
    14f8:	01 2d       	mov	r16, r1
    14fa:	11 2d       	mov	r17, r1
    14fc:	05 c0       	rjmp	.+10     	; 0x1508 <__moddi3+0x328>
    14fe:	a0 e1       	ldi	r26, 0x10	; 16
    1500:	ea 2e       	mov	r14, r26
    1502:	f1 2c       	mov	r15, r1
    1504:	01 2d       	mov	r16, r1
    1506:	11 2d       	mov	r17, r1
    1508:	d2 01       	movw	r26, r4
    150a:	c1 01       	movw	r24, r2
    150c:	0e 2c       	mov	r0, r14
    150e:	04 c0       	rjmp	.+8      	; 0x1518 <__moddi3+0x338>
    1510:	b6 95       	lsr	r27
    1512:	a7 95       	ror	r26
    1514:	97 95       	ror	r25
    1516:	87 95       	ror	r24
    1518:	0a 94       	dec	r0
    151a:	d2 f7       	brpl	.-12     	; 0x1510 <__moddi3+0x330>
    151c:	84 58       	subi	r24, 0x84	; 132
    151e:	9f 4f       	sbci	r25, 0xFF	; 255
    1520:	dc 01       	movw	r26, r24
    1522:	2c 91       	ld	r18, X
    1524:	80 e2       	ldi	r24, 0x20	; 32
    1526:	90 e0       	ldi	r25, 0x00	; 0
    1528:	a0 e0       	ldi	r26, 0x00	; 0
    152a:	b0 e0       	ldi	r27, 0x00	; 0
    152c:	8e 19       	sub	r24, r14
    152e:	9f 09       	sbc	r25, r15
    1530:	a0 0b       	sbc	r26, r16
    1532:	b1 0b       	sbc	r27, r17
    1534:	5c 01       	movw	r10, r24
    1536:	6d 01       	movw	r12, r26
    1538:	a2 1a       	sub	r10, r18
    153a:	b1 08       	sbc	r11, r1
    153c:	c1 08       	sbc	r12, r1
    153e:	d1 08       	sbc	r13, r1
    1540:	65 96       	adiw	r28, 0x15	; 21
    1542:	ac ae       	std	Y+60, r10	; 0x3c
    1544:	bd ae       	std	Y+61, r11	; 0x3d
    1546:	ce ae       	std	Y+62, r12	; 0x3e
    1548:	df ae       	std	Y+63, r13	; 0x3f
    154a:	65 97       	sbiw	r28, 0x15	; 21
    154c:	a1 14       	cp	r10, r1
    154e:	b1 04       	cpc	r11, r1
    1550:	c1 04       	cpc	r12, r1
    1552:	d1 04       	cpc	r13, r1
    1554:	09 f4       	brne	.+2      	; 0x1558 <__moddi3+0x378>
    1556:	45 c0       	rjmp	.+138    	; 0x15e2 <__moddi3+0x402>
    1558:	62 96       	adiw	r28, 0x12	; 18
    155a:	6f ad       	ldd	r22, Y+63	; 0x3f
    155c:	62 97       	sbiw	r28, 0x12	; 18
    155e:	06 2e       	mov	r0, r22
    1560:	04 c0       	rjmp	.+8      	; 0x156a <__moddi3+0x38a>
    1562:	22 0c       	add	r2, r2
    1564:	33 1c       	adc	r3, r3
    1566:	44 1c       	adc	r4, r4
    1568:	55 1c       	adc	r5, r5
    156a:	0a 94       	dec	r0
    156c:	d2 f7       	brpl	.-12     	; 0x1562 <__moddi3+0x382>
    156e:	a4 01       	movw	r20, r8
    1570:	93 01       	movw	r18, r6
    1572:	06 2e       	mov	r0, r22
    1574:	04 c0       	rjmp	.+8      	; 0x157e <__moddi3+0x39e>
    1576:	22 0f       	add	r18, r18
    1578:	33 1f       	adc	r19, r19
    157a:	44 1f       	adc	r20, r20
    157c:	55 1f       	adc	r21, r21
    157e:	0a 94       	dec	r0
    1580:	d2 f7       	brpl	.-12     	; 0x1576 <__moddi3+0x396>
    1582:	80 e2       	ldi	r24, 0x20	; 32
    1584:	90 e0       	ldi	r25, 0x00	; 0
    1586:	8a 19       	sub	r24, r10
    1588:	9b 09       	sbc	r25, r11
    158a:	e8 96       	adiw	r28, 0x38	; 56
    158c:	cc ac       	ldd	r12, Y+60	; 0x3c
    158e:	dd ac       	ldd	r13, Y+61	; 0x3d
    1590:	ee ac       	ldd	r14, Y+62	; 0x3e
    1592:	ff ac       	ldd	r15, Y+63	; 0x3f
    1594:	e8 97       	sbiw	r28, 0x38	; 56
    1596:	04 c0       	rjmp	.+8      	; 0x15a0 <__moddi3+0x3c0>
    1598:	f6 94       	lsr	r15
    159a:	e7 94       	ror	r14
    159c:	d7 94       	ror	r13
    159e:	c7 94       	ror	r12
    15a0:	8a 95       	dec	r24
    15a2:	d2 f7       	brpl	.-12     	; 0x1598 <__moddi3+0x3b8>
    15a4:	87 01       	movw	r16, r14
    15a6:	76 01       	movw	r14, r12
    15a8:	e2 2a       	or	r14, r18
    15aa:	f3 2a       	or	r15, r19
    15ac:	04 2b       	or	r16, r20
    15ae:	15 2b       	or	r17, r21
    15b0:	61 96       	adiw	r28, 0x11	; 17
    15b2:	ec ae       	std	Y+60, r14	; 0x3c
    15b4:	fd ae       	std	Y+61, r15	; 0x3d
    15b6:	0e af       	std	Y+62, r16	; 0x3e
    15b8:	1f af       	std	Y+63, r17	; 0x3f
    15ba:	61 97       	sbiw	r28, 0x11	; 17
    15bc:	e8 96       	adiw	r28, 0x38	; 56
    15be:	0c ad       	ldd	r16, Y+60	; 0x3c
    15c0:	1d ad       	ldd	r17, Y+61	; 0x3d
    15c2:	2e ad       	ldd	r18, Y+62	; 0x3e
    15c4:	3f ad       	ldd	r19, Y+63	; 0x3f
    15c6:	e8 97       	sbiw	r28, 0x38	; 56
    15c8:	04 c0       	rjmp	.+8      	; 0x15d2 <__moddi3+0x3f2>
    15ca:	00 0f       	add	r16, r16
    15cc:	11 1f       	adc	r17, r17
    15ce:	22 1f       	adc	r18, r18
    15d0:	33 1f       	adc	r19, r19
    15d2:	6a 95       	dec	r22
    15d4:	d2 f7       	brpl	.-12     	; 0x15ca <__moddi3+0x3ea>
    15d6:	2d 96       	adiw	r28, 0x0d	; 13
    15d8:	0c af       	std	Y+60, r16	; 0x3c
    15da:	1d af       	std	Y+61, r17	; 0x3d
    15dc:	2e af       	std	Y+62, r18	; 0x3e
    15de:	3f af       	std	Y+63, r19	; 0x3f
    15e0:	2d 97       	sbiw	r28, 0x0d	; 13
    15e2:	32 01       	movw	r6, r4
    15e4:	88 24       	eor	r8, r8
    15e6:	99 24       	eor	r9, r9
    15e8:	a2 01       	movw	r20, r4
    15ea:	91 01       	movw	r18, r2
    15ec:	40 70       	andi	r20, 0x00	; 0
    15ee:	50 70       	andi	r21, 0x00	; 0
    15f0:	69 96       	adiw	r28, 0x19	; 25
    15f2:	2c af       	std	Y+60, r18	; 0x3c
    15f4:	3d af       	std	Y+61, r19	; 0x3d
    15f6:	4e af       	std	Y+62, r20	; 0x3e
    15f8:	5f af       	std	Y+63, r21	; 0x3f
    15fa:	69 97       	sbiw	r28, 0x19	; 25
    15fc:	61 96       	adiw	r28, 0x11	; 17
    15fe:	6c ad       	ldd	r22, Y+60	; 0x3c
    1600:	7d ad       	ldd	r23, Y+61	; 0x3d
    1602:	8e ad       	ldd	r24, Y+62	; 0x3e
    1604:	9f ad       	ldd	r25, Y+63	; 0x3f
    1606:	61 97       	sbiw	r28, 0x11	; 17
    1608:	a4 01       	movw	r20, r8
    160a:	93 01       	movw	r18, r6
    160c:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    1610:	7b 01       	movw	r14, r22
    1612:	8c 01       	movw	r16, r24
    1614:	61 96       	adiw	r28, 0x11	; 17
    1616:	6c ad       	ldd	r22, Y+60	; 0x3c
    1618:	7d ad       	ldd	r23, Y+61	; 0x3d
    161a:	8e ad       	ldd	r24, Y+62	; 0x3e
    161c:	9f ad       	ldd	r25, Y+63	; 0x3f
    161e:	61 97       	sbiw	r28, 0x11	; 17
    1620:	a4 01       	movw	r20, r8
    1622:	93 01       	movw	r18, r6
    1624:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    1628:	ca 01       	movw	r24, r20
    162a:	b9 01       	movw	r22, r18
    162c:	69 96       	adiw	r28, 0x19	; 25
    162e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1630:	3d ad       	ldd	r19, Y+61	; 0x3d
    1632:	4e ad       	ldd	r20, Y+62	; 0x3e
    1634:	5f ad       	ldd	r21, Y+63	; 0x3f
    1636:	69 97       	sbiw	r28, 0x19	; 25
    1638:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    163c:	9b 01       	movw	r18, r22
    163e:	ac 01       	movw	r20, r24
    1640:	87 01       	movw	r16, r14
    1642:	ff 24       	eor	r15, r15
    1644:	ee 24       	eor	r14, r14
    1646:	2d 96       	adiw	r28, 0x0d	; 13
    1648:	ac ac       	ldd	r10, Y+60	; 0x3c
    164a:	bd ac       	ldd	r11, Y+61	; 0x3d
    164c:	ce ac       	ldd	r12, Y+62	; 0x3e
    164e:	df ac       	ldd	r13, Y+63	; 0x3f
    1650:	2d 97       	sbiw	r28, 0x0d	; 13
    1652:	c6 01       	movw	r24, r12
    1654:	aa 27       	eor	r26, r26
    1656:	bb 27       	eor	r27, r27
    1658:	57 01       	movw	r10, r14
    165a:	68 01       	movw	r12, r16
    165c:	a8 2a       	or	r10, r24
    165e:	b9 2a       	or	r11, r25
    1660:	ca 2a       	or	r12, r26
    1662:	db 2a       	or	r13, r27
    1664:	a2 16       	cp	r10, r18
    1666:	b3 06       	cpc	r11, r19
    1668:	c4 06       	cpc	r12, r20
    166a:	d5 06       	cpc	r13, r21
    166c:	90 f4       	brcc	.+36     	; 0x1692 <__moddi3+0x4b2>
    166e:	a2 0c       	add	r10, r2
    1670:	b3 1c       	adc	r11, r3
    1672:	c4 1c       	adc	r12, r4
    1674:	d5 1c       	adc	r13, r5
    1676:	a2 14       	cp	r10, r2
    1678:	b3 04       	cpc	r11, r3
    167a:	c4 04       	cpc	r12, r4
    167c:	d5 04       	cpc	r13, r5
    167e:	48 f0       	brcs	.+18     	; 0x1692 <__moddi3+0x4b2>
    1680:	a2 16       	cp	r10, r18
    1682:	b3 06       	cpc	r11, r19
    1684:	c4 06       	cpc	r12, r20
    1686:	d5 06       	cpc	r13, r21
    1688:	20 f4       	brcc	.+8      	; 0x1692 <__moddi3+0x4b2>
    168a:	a2 0c       	add	r10, r2
    168c:	b3 1c       	adc	r11, r3
    168e:	c4 1c       	adc	r12, r4
    1690:	d5 1c       	adc	r13, r5
    1692:	a2 1a       	sub	r10, r18
    1694:	b3 0a       	sbc	r11, r19
    1696:	c4 0a       	sbc	r12, r20
    1698:	d5 0a       	sbc	r13, r21
    169a:	c6 01       	movw	r24, r12
    169c:	b5 01       	movw	r22, r10
    169e:	a4 01       	movw	r20, r8
    16a0:	93 01       	movw	r18, r6
    16a2:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    16a6:	7b 01       	movw	r14, r22
    16a8:	8c 01       	movw	r16, r24
    16aa:	c6 01       	movw	r24, r12
    16ac:	b5 01       	movw	r22, r10
    16ae:	a4 01       	movw	r20, r8
    16b0:	93 01       	movw	r18, r6
    16b2:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    16b6:	ca 01       	movw	r24, r20
    16b8:	b9 01       	movw	r22, r18
    16ba:	69 96       	adiw	r28, 0x19	; 25
    16bc:	2c ad       	ldd	r18, Y+60	; 0x3c
    16be:	3d ad       	ldd	r19, Y+61	; 0x3d
    16c0:	4e ad       	ldd	r20, Y+62	; 0x3e
    16c2:	5f ad       	ldd	r21, Y+63	; 0x3f
    16c4:	69 97       	sbiw	r28, 0x19	; 25
    16c6:	c8 c1       	rjmp	.+912    	; 0x1a58 <__moddi3+0x878>
    16c8:	21 14       	cp	r2, r1
    16ca:	31 04       	cpc	r3, r1
    16cc:	41 04       	cpc	r4, r1
    16ce:	51 04       	cpc	r5, r1
    16d0:	71 f4       	brne	.+28     	; 0x16ee <__moddi3+0x50e>
    16d2:	61 e0       	ldi	r22, 0x01	; 1
    16d4:	70 e0       	ldi	r23, 0x00	; 0
    16d6:	80 e0       	ldi	r24, 0x00	; 0
    16d8:	90 e0       	ldi	r25, 0x00	; 0
    16da:	20 e0       	ldi	r18, 0x00	; 0
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	40 e0       	ldi	r20, 0x00	; 0
    16e0:	50 e0       	ldi	r21, 0x00	; 0
    16e2:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    16e6:	c9 01       	movw	r24, r18
    16e8:	da 01       	movw	r26, r20
    16ea:	1c 01       	movw	r2, r24
    16ec:	2d 01       	movw	r4, r26
    16ee:	00 e0       	ldi	r16, 0x00	; 0
    16f0:	20 16       	cp	r2, r16
    16f2:	00 e0       	ldi	r16, 0x00	; 0
    16f4:	30 06       	cpc	r3, r16
    16f6:	01 e0       	ldi	r16, 0x01	; 1
    16f8:	40 06       	cpc	r4, r16
    16fa:	00 e0       	ldi	r16, 0x00	; 0
    16fc:	50 06       	cpc	r5, r16
    16fe:	88 f4       	brcc	.+34     	; 0x1722 <__moddi3+0x542>
    1700:	1f ef       	ldi	r17, 0xFF	; 255
    1702:	21 16       	cp	r2, r17
    1704:	31 04       	cpc	r3, r1
    1706:	41 04       	cpc	r4, r1
    1708:	51 04       	cpc	r5, r1
    170a:	39 f0       	breq	.+14     	; 0x171a <__moddi3+0x53a>
    170c:	30 f0       	brcs	.+12     	; 0x171a <__moddi3+0x53a>
    170e:	68 e0       	ldi	r22, 0x08	; 8
    1710:	e6 2e       	mov	r14, r22
    1712:	f1 2c       	mov	r15, r1
    1714:	01 2d       	mov	r16, r1
    1716:	11 2d       	mov	r17, r1
    1718:	18 c0       	rjmp	.+48     	; 0x174a <__moddi3+0x56a>
    171a:	ee 24       	eor	r14, r14
    171c:	ff 24       	eor	r15, r15
    171e:	87 01       	movw	r16, r14
    1720:	14 c0       	rjmp	.+40     	; 0x174a <__moddi3+0x56a>
    1722:	20 e0       	ldi	r18, 0x00	; 0
    1724:	22 16       	cp	r2, r18
    1726:	20 e0       	ldi	r18, 0x00	; 0
    1728:	32 06       	cpc	r3, r18
    172a:	20 e0       	ldi	r18, 0x00	; 0
    172c:	42 06       	cpc	r4, r18
    172e:	21 e0       	ldi	r18, 0x01	; 1
    1730:	52 06       	cpc	r5, r18
    1732:	30 f0       	brcs	.+12     	; 0x1740 <__moddi3+0x560>
    1734:	58 e1       	ldi	r21, 0x18	; 24
    1736:	e5 2e       	mov	r14, r21
    1738:	f1 2c       	mov	r15, r1
    173a:	01 2d       	mov	r16, r1
    173c:	11 2d       	mov	r17, r1
    173e:	05 c0       	rjmp	.+10     	; 0x174a <__moddi3+0x56a>
    1740:	40 e1       	ldi	r20, 0x10	; 16
    1742:	e4 2e       	mov	r14, r20
    1744:	f1 2c       	mov	r15, r1
    1746:	01 2d       	mov	r16, r1
    1748:	11 2d       	mov	r17, r1
    174a:	d2 01       	movw	r26, r4
    174c:	c1 01       	movw	r24, r2
    174e:	0e 2c       	mov	r0, r14
    1750:	04 c0       	rjmp	.+8      	; 0x175a <__moddi3+0x57a>
    1752:	b6 95       	lsr	r27
    1754:	a7 95       	ror	r26
    1756:	97 95       	ror	r25
    1758:	87 95       	ror	r24
    175a:	0a 94       	dec	r0
    175c:	d2 f7       	brpl	.-12     	; 0x1752 <__moddi3+0x572>
    175e:	84 58       	subi	r24, 0x84	; 132
    1760:	9f 4f       	sbci	r25, 0xFF	; 255
    1762:	dc 01       	movw	r26, r24
    1764:	2c 91       	ld	r18, X
    1766:	30 e2       	ldi	r19, 0x20	; 32
    1768:	a3 2e       	mov	r10, r19
    176a:	b1 2c       	mov	r11, r1
    176c:	c1 2c       	mov	r12, r1
    176e:	d1 2c       	mov	r13, r1
    1770:	d6 01       	movw	r26, r12
    1772:	c5 01       	movw	r24, r10
    1774:	8e 19       	sub	r24, r14
    1776:	9f 09       	sbc	r25, r15
    1778:	a0 0b       	sbc	r26, r16
    177a:	b1 0b       	sbc	r27, r17
    177c:	7c 01       	movw	r14, r24
    177e:	8d 01       	movw	r16, r26
    1780:	e2 1a       	sub	r14, r18
    1782:	f1 08       	sbc	r15, r1
    1784:	01 09       	sbc	r16, r1
    1786:	11 09       	sbc	r17, r1
    1788:	65 96       	adiw	r28, 0x15	; 21
    178a:	ec ae       	std	Y+60, r14	; 0x3c
    178c:	fd ae       	std	Y+61, r15	; 0x3d
    178e:	0e af       	std	Y+62, r16	; 0x3e
    1790:	1f af       	std	Y+63, r17	; 0x3f
    1792:	65 97       	sbiw	r28, 0x15	; 21
    1794:	e1 14       	cp	r14, r1
    1796:	f1 04       	cpc	r15, r1
    1798:	01 05       	cpc	r16, r1
    179a:	11 05       	cpc	r17, r1
    179c:	39 f4       	brne	.+14     	; 0x17ac <__moddi3+0x5cc>
    179e:	64 01       	movw	r12, r8
    17a0:	53 01       	movw	r10, r6
    17a2:	a2 18       	sub	r10, r2
    17a4:	b3 08       	sbc	r11, r3
    17a6:	c4 08       	sbc	r12, r4
    17a8:	d5 08       	sbc	r13, r5
    17aa:	ec c0       	rjmp	.+472    	; 0x1984 <__moddi3+0x7a4>
    17ac:	62 96       	adiw	r28, 0x12	; 18
    17ae:	ff ac       	ldd	r15, Y+63	; 0x3f
    17b0:	62 97       	sbiw	r28, 0x12	; 18
    17b2:	e4 96       	adiw	r28, 0x34	; 52
    17b4:	ff ae       	std	Y+63, r15	; 0x3f
    17b6:	e4 97       	sbiw	r28, 0x34	; 52
    17b8:	0f 2c       	mov	r0, r15
    17ba:	04 c0       	rjmp	.+8      	; 0x17c4 <__moddi3+0x5e4>
    17bc:	22 0c       	add	r2, r2
    17be:	33 1c       	adc	r3, r3
    17c0:	44 1c       	adc	r4, r4
    17c2:	55 1c       	adc	r5, r5
    17c4:	0a 94       	dec	r0
    17c6:	d2 f7       	brpl	.-12     	; 0x17bc <__moddi3+0x5dc>
    17c8:	8a 2d       	mov	r24, r10
    17ca:	8f 19       	sub	r24, r15
    17cc:	64 01       	movw	r12, r8
    17ce:	53 01       	movw	r10, r6
    17d0:	08 2e       	mov	r0, r24
    17d2:	04 c0       	rjmp	.+8      	; 0x17dc <__moddi3+0x5fc>
    17d4:	d6 94       	lsr	r13
    17d6:	c7 94       	ror	r12
    17d8:	b7 94       	ror	r11
    17da:	a7 94       	ror	r10
    17dc:	0a 94       	dec	r0
    17de:	d2 f7       	brpl	.-12     	; 0x17d4 <__moddi3+0x5f4>
    17e0:	a4 01       	movw	r20, r8
    17e2:	93 01       	movw	r18, r6
    17e4:	04 c0       	rjmp	.+8      	; 0x17ee <__moddi3+0x60e>
    17e6:	22 0f       	add	r18, r18
    17e8:	33 1f       	adc	r19, r19
    17ea:	44 1f       	adc	r20, r20
    17ec:	55 1f       	adc	r21, r21
    17ee:	fa 94       	dec	r15
    17f0:	d2 f7       	brpl	.-12     	; 0x17e6 <__moddi3+0x606>
    17f2:	e8 96       	adiw	r28, 0x38	; 56
    17f4:	6c ac       	ldd	r6, Y+60	; 0x3c
    17f6:	7d ac       	ldd	r7, Y+61	; 0x3d
    17f8:	8e ac       	ldd	r8, Y+62	; 0x3e
    17fa:	9f ac       	ldd	r9, Y+63	; 0x3f
    17fc:	e8 97       	sbiw	r28, 0x38	; 56
    17fe:	04 c0       	rjmp	.+8      	; 0x1808 <__moddi3+0x628>
    1800:	96 94       	lsr	r9
    1802:	87 94       	ror	r8
    1804:	77 94       	ror	r7
    1806:	67 94       	ror	r6
    1808:	8a 95       	dec	r24
    180a:	d2 f7       	brpl	.-12     	; 0x1800 <__moddi3+0x620>
    180c:	84 01       	movw	r16, r8
    180e:	73 01       	movw	r14, r6
    1810:	e2 2a       	or	r14, r18
    1812:	f3 2a       	or	r15, r19
    1814:	04 2b       	or	r16, r20
    1816:	15 2b       	or	r17, r21
    1818:	29 96       	adiw	r28, 0x09	; 9
    181a:	ec ae       	std	Y+60, r14	; 0x3c
    181c:	fd ae       	std	Y+61, r15	; 0x3d
    181e:	0e af       	std	Y+62, r16	; 0x3e
    1820:	1f af       	std	Y+63, r17	; 0x3f
    1822:	29 97       	sbiw	r28, 0x09	; 9
    1824:	32 01       	movw	r6, r4
    1826:	88 24       	eor	r8, r8
    1828:	99 24       	eor	r9, r9
    182a:	92 01       	movw	r18, r4
    182c:	81 01       	movw	r16, r2
    182e:	20 70       	andi	r18, 0x00	; 0
    1830:	30 70       	andi	r19, 0x00	; 0
    1832:	6d 96       	adiw	r28, 0x1d	; 29
    1834:	0c af       	std	Y+60, r16	; 0x3c
    1836:	1d af       	std	Y+61, r17	; 0x3d
    1838:	2e af       	std	Y+62, r18	; 0x3e
    183a:	3f af       	std	Y+63, r19	; 0x3f
    183c:	6d 97       	sbiw	r28, 0x1d	; 29
    183e:	c6 01       	movw	r24, r12
    1840:	b5 01       	movw	r22, r10
    1842:	a4 01       	movw	r20, r8
    1844:	93 01       	movw	r18, r6
    1846:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    184a:	7b 01       	movw	r14, r22
    184c:	8c 01       	movw	r16, r24
    184e:	c6 01       	movw	r24, r12
    1850:	b5 01       	movw	r22, r10
    1852:	a4 01       	movw	r20, r8
    1854:	93 01       	movw	r18, r6
    1856:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    185a:	ca 01       	movw	r24, r20
    185c:	b9 01       	movw	r22, r18
    185e:	6d 96       	adiw	r28, 0x1d	; 29
    1860:	2c ad       	ldd	r18, Y+60	; 0x3c
    1862:	3d ad       	ldd	r19, Y+61	; 0x3d
    1864:	4e ad       	ldd	r20, Y+62	; 0x3e
    1866:	5f ad       	ldd	r21, Y+63	; 0x3f
    1868:	6d 97       	sbiw	r28, 0x1d	; 29
    186a:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    186e:	9b 01       	movw	r18, r22
    1870:	ac 01       	movw	r20, r24
    1872:	87 01       	movw	r16, r14
    1874:	ff 24       	eor	r15, r15
    1876:	ee 24       	eor	r14, r14
    1878:	29 96       	adiw	r28, 0x09	; 9
    187a:	ac ac       	ldd	r10, Y+60	; 0x3c
    187c:	bd ac       	ldd	r11, Y+61	; 0x3d
    187e:	ce ac       	ldd	r12, Y+62	; 0x3e
    1880:	df ac       	ldd	r13, Y+63	; 0x3f
    1882:	29 97       	sbiw	r28, 0x09	; 9
    1884:	c6 01       	movw	r24, r12
    1886:	aa 27       	eor	r26, r26
    1888:	bb 27       	eor	r27, r27
    188a:	5c 01       	movw	r10, r24
    188c:	6d 01       	movw	r12, r26
    188e:	ae 28       	or	r10, r14
    1890:	bf 28       	or	r11, r15
    1892:	c0 2a       	or	r12, r16
    1894:	d1 2a       	or	r13, r17
    1896:	a2 16       	cp	r10, r18
    1898:	b3 06       	cpc	r11, r19
    189a:	c4 06       	cpc	r12, r20
    189c:	d5 06       	cpc	r13, r21
    189e:	90 f4       	brcc	.+36     	; 0x18c4 <__moddi3+0x6e4>
    18a0:	a2 0c       	add	r10, r2
    18a2:	b3 1c       	adc	r11, r3
    18a4:	c4 1c       	adc	r12, r4
    18a6:	d5 1c       	adc	r13, r5
    18a8:	a2 14       	cp	r10, r2
    18aa:	b3 04       	cpc	r11, r3
    18ac:	c4 04       	cpc	r12, r4
    18ae:	d5 04       	cpc	r13, r5
    18b0:	48 f0       	brcs	.+18     	; 0x18c4 <__moddi3+0x6e4>
    18b2:	a2 16       	cp	r10, r18
    18b4:	b3 06       	cpc	r11, r19
    18b6:	c4 06       	cpc	r12, r20
    18b8:	d5 06       	cpc	r13, r21
    18ba:	20 f4       	brcc	.+8      	; 0x18c4 <__moddi3+0x6e4>
    18bc:	a2 0c       	add	r10, r2
    18be:	b3 1c       	adc	r11, r3
    18c0:	c4 1c       	adc	r12, r4
    18c2:	d5 1c       	adc	r13, r5
    18c4:	a2 1a       	sub	r10, r18
    18c6:	b3 0a       	sbc	r11, r19
    18c8:	c4 0a       	sbc	r12, r20
    18ca:	d5 0a       	sbc	r13, r21
    18cc:	c6 01       	movw	r24, r12
    18ce:	b5 01       	movw	r22, r10
    18d0:	a4 01       	movw	r20, r8
    18d2:	93 01       	movw	r18, r6
    18d4:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    18d8:	7b 01       	movw	r14, r22
    18da:	8c 01       	movw	r16, r24
    18dc:	c6 01       	movw	r24, r12
    18de:	b5 01       	movw	r22, r10
    18e0:	a4 01       	movw	r20, r8
    18e2:	93 01       	movw	r18, r6
    18e4:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    18e8:	ca 01       	movw	r24, r20
    18ea:	b9 01       	movw	r22, r18
    18ec:	6d 96       	adiw	r28, 0x1d	; 29
    18ee:	2c ad       	ldd	r18, Y+60	; 0x3c
    18f0:	3d ad       	ldd	r19, Y+61	; 0x3d
    18f2:	4e ad       	ldd	r20, Y+62	; 0x3e
    18f4:	5f ad       	ldd	r21, Y+63	; 0x3f
    18f6:	6d 97       	sbiw	r28, 0x1d	; 29
    18f8:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    18fc:	9b 01       	movw	r18, r22
    18fe:	ac 01       	movw	r20, r24
    1900:	87 01       	movw	r16, r14
    1902:	ff 24       	eor	r15, r15
    1904:	ee 24       	eor	r14, r14
    1906:	29 96       	adiw	r28, 0x09	; 9
    1908:	8c ad       	ldd	r24, Y+60	; 0x3c
    190a:	9d ad       	ldd	r25, Y+61	; 0x3d
    190c:	ae ad       	ldd	r26, Y+62	; 0x3e
    190e:	bf ad       	ldd	r27, Y+63	; 0x3f
    1910:	29 97       	sbiw	r28, 0x09	; 9
    1912:	a0 70       	andi	r26, 0x00	; 0
    1914:	b0 70       	andi	r27, 0x00	; 0
    1916:	57 01       	movw	r10, r14
    1918:	68 01       	movw	r12, r16
    191a:	a8 2a       	or	r10, r24
    191c:	b9 2a       	or	r11, r25
    191e:	ca 2a       	or	r12, r26
    1920:	db 2a       	or	r13, r27
    1922:	a2 16       	cp	r10, r18
    1924:	b3 06       	cpc	r11, r19
    1926:	c4 06       	cpc	r12, r20
    1928:	d5 06       	cpc	r13, r21
    192a:	90 f4       	brcc	.+36     	; 0x1950 <__moddi3+0x770>
    192c:	a2 0c       	add	r10, r2
    192e:	b3 1c       	adc	r11, r3
    1930:	c4 1c       	adc	r12, r4
    1932:	d5 1c       	adc	r13, r5
    1934:	a2 14       	cp	r10, r2
    1936:	b3 04       	cpc	r11, r3
    1938:	c4 04       	cpc	r12, r4
    193a:	d5 04       	cpc	r13, r5
    193c:	48 f0       	brcs	.+18     	; 0x1950 <__moddi3+0x770>
    193e:	a2 16       	cp	r10, r18
    1940:	b3 06       	cpc	r11, r19
    1942:	c4 06       	cpc	r12, r20
    1944:	d5 06       	cpc	r13, r21
    1946:	20 f4       	brcc	.+8      	; 0x1950 <__moddi3+0x770>
    1948:	a2 0c       	add	r10, r2
    194a:	b3 1c       	adc	r11, r3
    194c:	c4 1c       	adc	r12, r4
    194e:	d5 1c       	adc	r13, r5
    1950:	e8 96       	adiw	r28, 0x38	; 56
    1952:	ec ac       	ldd	r14, Y+60	; 0x3c
    1954:	fd ac       	ldd	r15, Y+61	; 0x3d
    1956:	0e ad       	ldd	r16, Y+62	; 0x3e
    1958:	1f ad       	ldd	r17, Y+63	; 0x3f
    195a:	e8 97       	sbiw	r28, 0x38	; 56
    195c:	e4 96       	adiw	r28, 0x34	; 52
    195e:	0f ac       	ldd	r0, Y+63	; 0x3f
    1960:	e4 97       	sbiw	r28, 0x34	; 52
    1962:	04 c0       	rjmp	.+8      	; 0x196c <__moddi3+0x78c>
    1964:	ee 0c       	add	r14, r14
    1966:	ff 1c       	adc	r15, r15
    1968:	00 1f       	adc	r16, r16
    196a:	11 1f       	adc	r17, r17
    196c:	0a 94       	dec	r0
    196e:	d2 f7       	brpl	.-12     	; 0x1964 <__moddi3+0x784>
    1970:	2d 96       	adiw	r28, 0x0d	; 13
    1972:	ec ae       	std	Y+60, r14	; 0x3c
    1974:	fd ae       	std	Y+61, r15	; 0x3d
    1976:	0e af       	std	Y+62, r16	; 0x3e
    1978:	1f af       	std	Y+63, r17	; 0x3f
    197a:	2d 97       	sbiw	r28, 0x0d	; 13
    197c:	a2 1a       	sub	r10, r18
    197e:	b3 0a       	sbc	r11, r19
    1980:	c4 0a       	sbc	r12, r20
    1982:	d5 0a       	sbc	r13, r21
    1984:	32 01       	movw	r6, r4
    1986:	88 24       	eor	r8, r8
    1988:	99 24       	eor	r9, r9
    198a:	92 01       	movw	r18, r4
    198c:	81 01       	movw	r16, r2
    198e:	20 70       	andi	r18, 0x00	; 0
    1990:	30 70       	andi	r19, 0x00	; 0
    1992:	a1 96       	adiw	r28, 0x21	; 33
    1994:	0c af       	std	Y+60, r16	; 0x3c
    1996:	1d af       	std	Y+61, r17	; 0x3d
    1998:	2e af       	std	Y+62, r18	; 0x3e
    199a:	3f af       	std	Y+63, r19	; 0x3f
    199c:	a1 97       	sbiw	r28, 0x21	; 33
    199e:	c6 01       	movw	r24, r12
    19a0:	b5 01       	movw	r22, r10
    19a2:	a4 01       	movw	r20, r8
    19a4:	93 01       	movw	r18, r6
    19a6:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    19aa:	7b 01       	movw	r14, r22
    19ac:	8c 01       	movw	r16, r24
    19ae:	c6 01       	movw	r24, r12
    19b0:	b5 01       	movw	r22, r10
    19b2:	a4 01       	movw	r20, r8
    19b4:	93 01       	movw	r18, r6
    19b6:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    19ba:	ca 01       	movw	r24, r20
    19bc:	b9 01       	movw	r22, r18
    19be:	a1 96       	adiw	r28, 0x21	; 33
    19c0:	2c ad       	ldd	r18, Y+60	; 0x3c
    19c2:	3d ad       	ldd	r19, Y+61	; 0x3d
    19c4:	4e ad       	ldd	r20, Y+62	; 0x3e
    19c6:	5f ad       	ldd	r21, Y+63	; 0x3f
    19c8:	a1 97       	sbiw	r28, 0x21	; 33
    19ca:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    19ce:	9b 01       	movw	r18, r22
    19d0:	ac 01       	movw	r20, r24
    19d2:	87 01       	movw	r16, r14
    19d4:	ff 24       	eor	r15, r15
    19d6:	ee 24       	eor	r14, r14
    19d8:	2d 96       	adiw	r28, 0x0d	; 13
    19da:	ac ac       	ldd	r10, Y+60	; 0x3c
    19dc:	bd ac       	ldd	r11, Y+61	; 0x3d
    19de:	ce ac       	ldd	r12, Y+62	; 0x3e
    19e0:	df ac       	ldd	r13, Y+63	; 0x3f
    19e2:	2d 97       	sbiw	r28, 0x0d	; 13
    19e4:	c6 01       	movw	r24, r12
    19e6:	aa 27       	eor	r26, r26
    19e8:	bb 27       	eor	r27, r27
    19ea:	57 01       	movw	r10, r14
    19ec:	68 01       	movw	r12, r16
    19ee:	a8 2a       	or	r10, r24
    19f0:	b9 2a       	or	r11, r25
    19f2:	ca 2a       	or	r12, r26
    19f4:	db 2a       	or	r13, r27
    19f6:	a2 16       	cp	r10, r18
    19f8:	b3 06       	cpc	r11, r19
    19fa:	c4 06       	cpc	r12, r20
    19fc:	d5 06       	cpc	r13, r21
    19fe:	90 f4       	brcc	.+36     	; 0x1a24 <__moddi3+0x844>
    1a00:	a2 0c       	add	r10, r2
    1a02:	b3 1c       	adc	r11, r3
    1a04:	c4 1c       	adc	r12, r4
    1a06:	d5 1c       	adc	r13, r5
    1a08:	a2 14       	cp	r10, r2
    1a0a:	b3 04       	cpc	r11, r3
    1a0c:	c4 04       	cpc	r12, r4
    1a0e:	d5 04       	cpc	r13, r5
    1a10:	48 f0       	brcs	.+18     	; 0x1a24 <__moddi3+0x844>
    1a12:	a2 16       	cp	r10, r18
    1a14:	b3 06       	cpc	r11, r19
    1a16:	c4 06       	cpc	r12, r20
    1a18:	d5 06       	cpc	r13, r21
    1a1a:	20 f4       	brcc	.+8      	; 0x1a24 <__moddi3+0x844>
    1a1c:	a2 0c       	add	r10, r2
    1a1e:	b3 1c       	adc	r11, r3
    1a20:	c4 1c       	adc	r12, r4
    1a22:	d5 1c       	adc	r13, r5
    1a24:	a2 1a       	sub	r10, r18
    1a26:	b3 0a       	sbc	r11, r19
    1a28:	c4 0a       	sbc	r12, r20
    1a2a:	d5 0a       	sbc	r13, r21
    1a2c:	c6 01       	movw	r24, r12
    1a2e:	b5 01       	movw	r22, r10
    1a30:	a4 01       	movw	r20, r8
    1a32:	93 01       	movw	r18, r6
    1a34:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    1a38:	7b 01       	movw	r14, r22
    1a3a:	8c 01       	movw	r16, r24
    1a3c:	c6 01       	movw	r24, r12
    1a3e:	b5 01       	movw	r22, r10
    1a40:	a4 01       	movw	r20, r8
    1a42:	93 01       	movw	r18, r6
    1a44:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    1a48:	ca 01       	movw	r24, r20
    1a4a:	b9 01       	movw	r22, r18
    1a4c:	a1 96       	adiw	r28, 0x21	; 33
    1a4e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1a50:	3d ad       	ldd	r19, Y+61	; 0x3d
    1a52:	4e ad       	ldd	r20, Y+62	; 0x3e
    1a54:	5f ad       	ldd	r21, Y+63	; 0x3f
    1a56:	a1 97       	sbiw	r28, 0x21	; 33
    1a58:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    1a5c:	9b 01       	movw	r18, r22
    1a5e:	ac 01       	movw	r20, r24
    1a60:	87 01       	movw	r16, r14
    1a62:	ff 24       	eor	r15, r15
    1a64:	ee 24       	eor	r14, r14
    1a66:	2d 96       	adiw	r28, 0x0d	; 13
    1a68:	8c ad       	ldd	r24, Y+60	; 0x3c
    1a6a:	9d ad       	ldd	r25, Y+61	; 0x3d
    1a6c:	ae ad       	ldd	r26, Y+62	; 0x3e
    1a6e:	bf ad       	ldd	r27, Y+63	; 0x3f
    1a70:	2d 97       	sbiw	r28, 0x0d	; 13
    1a72:	a0 70       	andi	r26, 0x00	; 0
    1a74:	b0 70       	andi	r27, 0x00	; 0
    1a76:	e8 2a       	or	r14, r24
    1a78:	f9 2a       	or	r15, r25
    1a7a:	0a 2b       	or	r16, r26
    1a7c:	1b 2b       	or	r17, r27
    1a7e:	e2 16       	cp	r14, r18
    1a80:	f3 06       	cpc	r15, r19
    1a82:	04 07       	cpc	r16, r20
    1a84:	15 07       	cpc	r17, r21
    1a86:	90 f4       	brcc	.+36     	; 0x1aac <__moddi3+0x8cc>
    1a88:	e2 0c       	add	r14, r2
    1a8a:	f3 1c       	adc	r15, r3
    1a8c:	04 1d       	adc	r16, r4
    1a8e:	15 1d       	adc	r17, r5
    1a90:	e2 14       	cp	r14, r2
    1a92:	f3 04       	cpc	r15, r3
    1a94:	04 05       	cpc	r16, r4
    1a96:	15 05       	cpc	r17, r5
    1a98:	48 f0       	brcs	.+18     	; 0x1aac <__moddi3+0x8cc>
    1a9a:	e2 16       	cp	r14, r18
    1a9c:	f3 06       	cpc	r15, r19
    1a9e:	04 07       	cpc	r16, r20
    1aa0:	15 07       	cpc	r17, r21
    1aa2:	20 f4       	brcc	.+8      	; 0x1aac <__moddi3+0x8cc>
    1aa4:	e2 0c       	add	r14, r2
    1aa6:	f3 1c       	adc	r15, r3
    1aa8:	04 1d       	adc	r16, r4
    1aaa:	15 1d       	adc	r17, r5
    1aac:	e2 1a       	sub	r14, r18
    1aae:	f3 0a       	sbc	r15, r19
    1ab0:	04 0b       	sbc	r16, r20
    1ab2:	15 0b       	sbc	r17, r21
    1ab4:	d8 01       	movw	r26, r16
    1ab6:	c7 01       	movw	r24, r14
    1ab8:	62 96       	adiw	r28, 0x12	; 18
    1aba:	0f ac       	ldd	r0, Y+63	; 0x3f
    1abc:	62 97       	sbiw	r28, 0x12	; 18
    1abe:	04 c0       	rjmp	.+8      	; 0x1ac8 <__moddi3+0x8e8>
    1ac0:	b6 95       	lsr	r27
    1ac2:	a7 95       	ror	r26
    1ac4:	97 95       	ror	r25
    1ac6:	87 95       	ror	r24
    1ac8:	0a 94       	dec	r0
    1aca:	d2 f7       	brpl	.-12     	; 0x1ac0 <__moddi3+0x8e0>
    1acc:	89 a7       	std	Y+41, r24	; 0x29
    1ace:	9a a7       	std	Y+42, r25	; 0x2a
    1ad0:	ab a7       	std	Y+43, r26	; 0x2b
    1ad2:	bc a7       	std	Y+44, r27	; 0x2c
    1ad4:	1d a6       	std	Y+45, r1	; 0x2d
    1ad6:	1e a6       	std	Y+46, r1	; 0x2e
    1ad8:	1f a6       	std	Y+47, r1	; 0x2f
    1ada:	18 aa       	std	Y+48, r1	; 0x30
    1adc:	89 8b       	std	Y+17, r24	; 0x11
    1ade:	8a a5       	ldd	r24, Y+42	; 0x2a
    1ae0:	8a 8b       	std	Y+18, r24	; 0x12
    1ae2:	8b a5       	ldd	r24, Y+43	; 0x2b
    1ae4:	8b 8b       	std	Y+19, r24	; 0x13
    1ae6:	8c a5       	ldd	r24, Y+44	; 0x2c
    1ae8:	8c 8b       	std	Y+20, r24	; 0x14
    1aea:	8d a5       	ldd	r24, Y+45	; 0x2d
    1aec:	8d 8b       	std	Y+21, r24	; 0x15
    1aee:	2f c3       	rjmp	.+1630   	; 0x214e <__moddi3+0xf6e>
    1af0:	6a 14       	cp	r6, r10
    1af2:	7b 04       	cpc	r7, r11
    1af4:	8c 04       	cpc	r8, r12
    1af6:	9d 04       	cpc	r9, r13
    1af8:	48 f4       	brcc	.+18     	; 0x1b0c <__moddi3+0x92c>
    1afa:	49 8b       	std	Y+17, r20	; 0x11
    1afc:	5a 8b       	std	Y+18, r21	; 0x12
    1afe:	6b 8b       	std	Y+19, r22	; 0x13
    1b00:	7c 8b       	std	Y+20, r23	; 0x14
    1b02:	8d 8b       	std	Y+21, r24	; 0x15
    1b04:	9e 8b       	std	Y+22, r25	; 0x16
    1b06:	2f 8b       	std	Y+23, r18	; 0x17
    1b08:	38 8f       	std	Y+24, r19	; 0x18
    1b0a:	27 c3       	rjmp	.+1614   	; 0x215a <__moddi3+0xf7a>
    1b0c:	00 e0       	ldi	r16, 0x00	; 0
    1b0e:	a0 16       	cp	r10, r16
    1b10:	00 e0       	ldi	r16, 0x00	; 0
    1b12:	b0 06       	cpc	r11, r16
    1b14:	01 e0       	ldi	r16, 0x01	; 1
    1b16:	c0 06       	cpc	r12, r16
    1b18:	00 e0       	ldi	r16, 0x00	; 0
    1b1a:	d0 06       	cpc	r13, r16
    1b1c:	88 f4       	brcc	.+34     	; 0x1b40 <__moddi3+0x960>
    1b1e:	1f ef       	ldi	r17, 0xFF	; 255
    1b20:	a1 16       	cp	r10, r17
    1b22:	b1 04       	cpc	r11, r1
    1b24:	c1 04       	cpc	r12, r1
    1b26:	d1 04       	cpc	r13, r1
    1b28:	39 f0       	breq	.+14     	; 0x1b38 <__moddi3+0x958>
    1b2a:	30 f0       	brcs	.+12     	; 0x1b38 <__moddi3+0x958>
    1b2c:	28 e0       	ldi	r18, 0x08	; 8
    1b2e:	e2 2e       	mov	r14, r18
    1b30:	f1 2c       	mov	r15, r1
    1b32:	01 2d       	mov	r16, r1
    1b34:	11 2d       	mov	r17, r1
    1b36:	18 c0       	rjmp	.+48     	; 0x1b68 <__moddi3+0x988>
    1b38:	ee 24       	eor	r14, r14
    1b3a:	ff 24       	eor	r15, r15
    1b3c:	87 01       	movw	r16, r14
    1b3e:	14 c0       	rjmp	.+40     	; 0x1b68 <__moddi3+0x988>
    1b40:	20 e0       	ldi	r18, 0x00	; 0
    1b42:	a2 16       	cp	r10, r18
    1b44:	20 e0       	ldi	r18, 0x00	; 0
    1b46:	b2 06       	cpc	r11, r18
    1b48:	20 e0       	ldi	r18, 0x00	; 0
    1b4a:	c2 06       	cpc	r12, r18
    1b4c:	21 e0       	ldi	r18, 0x01	; 1
    1b4e:	d2 06       	cpc	r13, r18
    1b50:	30 f0       	brcs	.+12     	; 0x1b5e <__moddi3+0x97e>
    1b52:	98 e1       	ldi	r25, 0x18	; 24
    1b54:	e9 2e       	mov	r14, r25
    1b56:	f1 2c       	mov	r15, r1
    1b58:	01 2d       	mov	r16, r1
    1b5a:	11 2d       	mov	r17, r1
    1b5c:	05 c0       	rjmp	.+10     	; 0x1b68 <__moddi3+0x988>
    1b5e:	80 e1       	ldi	r24, 0x10	; 16
    1b60:	e8 2e       	mov	r14, r24
    1b62:	f1 2c       	mov	r15, r1
    1b64:	01 2d       	mov	r16, r1
    1b66:	11 2d       	mov	r17, r1
    1b68:	d6 01       	movw	r26, r12
    1b6a:	c5 01       	movw	r24, r10
    1b6c:	0e 2c       	mov	r0, r14
    1b6e:	04 c0       	rjmp	.+8      	; 0x1b78 <__moddi3+0x998>
    1b70:	b6 95       	lsr	r27
    1b72:	a7 95       	ror	r26
    1b74:	97 95       	ror	r25
    1b76:	87 95       	ror	r24
    1b78:	0a 94       	dec	r0
    1b7a:	d2 f7       	brpl	.-12     	; 0x1b70 <__moddi3+0x990>
    1b7c:	84 58       	subi	r24, 0x84	; 132
    1b7e:	9f 4f       	sbci	r25, 0xFF	; 255
    1b80:	dc 01       	movw	r26, r24
    1b82:	2c 91       	ld	r18, X
    1b84:	80 e2       	ldi	r24, 0x20	; 32
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	a0 e0       	ldi	r26, 0x00	; 0
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	8e 19       	sub	r24, r14
    1b8e:	9f 09       	sbc	r25, r15
    1b90:	a0 0b       	sbc	r26, r16
    1b92:	b1 0b       	sbc	r27, r17
    1b94:	82 1b       	sub	r24, r18
    1b96:	91 09       	sbc	r25, r1
    1b98:	a1 09       	sbc	r26, r1
    1b9a:	b1 09       	sbc	r27, r1
    1b9c:	00 97       	sbiw	r24, 0x00	; 0
    1b9e:	a1 05       	cpc	r26, r1
    1ba0:	b1 05       	cpc	r27, r1
    1ba2:	09 f0       	breq	.+2      	; 0x1ba6 <__moddi3+0x9c6>
    1ba4:	59 c0       	rjmp	.+178    	; 0x1c58 <__moddi3+0xa78>
    1ba6:	a6 14       	cp	r10, r6
    1ba8:	b7 04       	cpc	r11, r7
    1baa:	c8 04       	cpc	r12, r8
    1bac:	d9 04       	cpc	r13, r9
    1bae:	70 f0       	brcs	.+28     	; 0x1bcc <__moddi3+0x9ec>
    1bb0:	e8 96       	adiw	r28, 0x38	; 56
    1bb2:	ec ac       	ldd	r14, Y+60	; 0x3c
    1bb4:	fd ac       	ldd	r15, Y+61	; 0x3d
    1bb6:	0e ad       	ldd	r16, Y+62	; 0x3e
    1bb8:	1f ad       	ldd	r17, Y+63	; 0x3f
    1bba:	e8 97       	sbiw	r28, 0x38	; 56
    1bbc:	e2 14       	cp	r14, r2
    1bbe:	f3 04       	cpc	r15, r3
    1bc0:	04 05       	cpc	r16, r4
    1bc2:	15 05       	cpc	r17, r5
    1bc4:	18 f4       	brcc	.+6      	; 0x1bcc <__moddi3+0x9ec>
    1bc6:	d8 01       	movw	r26, r16
    1bc8:	c7 01       	movw	r24, r14
    1bca:	2f c0       	rjmp	.+94     	; 0x1c2a <__moddi3+0xa4a>
    1bcc:	e8 96       	adiw	r28, 0x38	; 56
    1bce:	8c ad       	ldd	r24, Y+60	; 0x3c
    1bd0:	9d ad       	ldd	r25, Y+61	; 0x3d
    1bd2:	ae ad       	ldd	r26, Y+62	; 0x3e
    1bd4:	bf ad       	ldd	r27, Y+63	; 0x3f
    1bd6:	e8 97       	sbiw	r28, 0x38	; 56
    1bd8:	82 19       	sub	r24, r2
    1bda:	93 09       	sbc	r25, r3
    1bdc:	a4 09       	sbc	r26, r4
    1bde:	b5 09       	sbc	r27, r5
    1be0:	a4 01       	movw	r20, r8
    1be2:	93 01       	movw	r18, r6
    1be4:	2a 19       	sub	r18, r10
    1be6:	3b 09       	sbc	r19, r11
    1be8:	4c 09       	sbc	r20, r12
    1bea:	5d 09       	sbc	r21, r13
    1bec:	aa 24       	eor	r10, r10
    1bee:	bb 24       	eor	r11, r11
    1bf0:	65 01       	movw	r12, r10
    1bf2:	e8 96       	adiw	r28, 0x38	; 56
    1bf4:	6c ac       	ldd	r6, Y+60	; 0x3c
    1bf6:	7d ac       	ldd	r7, Y+61	; 0x3d
    1bf8:	8e ac       	ldd	r8, Y+62	; 0x3e
    1bfa:	9f ac       	ldd	r9, Y+63	; 0x3f
    1bfc:	e8 97       	sbiw	r28, 0x38	; 56
    1bfe:	68 16       	cp	r6, r24
    1c00:	79 06       	cpc	r7, r25
    1c02:	8a 06       	cpc	r8, r26
    1c04:	9b 06       	cpc	r9, r27
    1c06:	28 f4       	brcc	.+10     	; 0x1c12 <__moddi3+0xa32>
    1c08:	11 e0       	ldi	r17, 0x01	; 1
    1c0a:	a1 2e       	mov	r10, r17
    1c0c:	b1 2c       	mov	r11, r1
    1c0e:	c1 2c       	mov	r12, r1
    1c10:	d1 2c       	mov	r13, r1
    1c12:	79 01       	movw	r14, r18
    1c14:	8a 01       	movw	r16, r20
    1c16:	ea 18       	sub	r14, r10
    1c18:	fb 08       	sbc	r15, r11
    1c1a:	0c 09       	sbc	r16, r12
    1c1c:	1d 09       	sbc	r17, r13
    1c1e:	61 96       	adiw	r28, 0x11	; 17
    1c20:	ec ae       	std	Y+60, r14	; 0x3c
    1c22:	fd ae       	std	Y+61, r15	; 0x3d
    1c24:	0e af       	std	Y+62, r16	; 0x3e
    1c26:	1f af       	std	Y+63, r17	; 0x3f
    1c28:	61 97       	sbiw	r28, 0x11	; 17
    1c2a:	89 a7       	std	Y+41, r24	; 0x29
    1c2c:	9a a7       	std	Y+42, r25	; 0x2a
    1c2e:	ab a7       	std	Y+43, r26	; 0x2b
    1c30:	bc a7       	std	Y+44, r27	; 0x2c
    1c32:	61 96       	adiw	r28, 0x11	; 17
    1c34:	0c ad       	ldd	r16, Y+60	; 0x3c
    1c36:	1d ad       	ldd	r17, Y+61	; 0x3d
    1c38:	2e ad       	ldd	r18, Y+62	; 0x3e
    1c3a:	3f ad       	ldd	r19, Y+63	; 0x3f
    1c3c:	61 97       	sbiw	r28, 0x11	; 17
    1c3e:	0d a7       	std	Y+45, r16	; 0x2d
    1c40:	1e a7       	std	Y+46, r17	; 0x2e
    1c42:	2f a7       	std	Y+47, r18	; 0x2f
    1c44:	38 ab       	std	Y+48, r19	; 0x30
    1c46:	89 8b       	std	Y+17, r24	; 0x11
    1c48:	8a a5       	ldd	r24, Y+42	; 0x2a
    1c4a:	8a 8b       	std	Y+18, r24	; 0x12
    1c4c:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c4e:	8b 8b       	std	Y+19, r24	; 0x13
    1c50:	8c a5       	ldd	r24, Y+44	; 0x2c
    1c52:	8c 8b       	std	Y+20, r24	; 0x14
    1c54:	0d 8b       	std	Y+21, r16	; 0x15
    1c56:	7b c2       	rjmp	.+1270   	; 0x214e <__moddi3+0xf6e>
    1c58:	e3 96       	adiw	r28, 0x33	; 51
    1c5a:	8f af       	std	Y+63, r24	; 0x3f
    1c5c:	e3 97       	sbiw	r28, 0x33	; 51
    1c5e:	a6 01       	movw	r20, r12
    1c60:	95 01       	movw	r18, r10
    1c62:	08 2e       	mov	r0, r24
    1c64:	04 c0       	rjmp	.+8      	; 0x1c6e <__moddi3+0xa8e>
    1c66:	22 0f       	add	r18, r18
    1c68:	33 1f       	adc	r19, r19
    1c6a:	44 1f       	adc	r20, r20
    1c6c:	55 1f       	adc	r21, r21
    1c6e:	0a 94       	dec	r0
    1c70:	d2 f7       	brpl	.-12     	; 0x1c66 <__moddi3+0xa86>
    1c72:	10 e2       	ldi	r17, 0x20	; 32
    1c74:	18 1b       	sub	r17, r24
    1c76:	e2 96       	adiw	r28, 0x32	; 50
    1c78:	1f af       	std	Y+63, r17	; 0x3f
    1c7a:	e2 97       	sbiw	r28, 0x32	; 50
    1c7c:	d2 01       	movw	r26, r4
    1c7e:	c1 01       	movw	r24, r2
    1c80:	01 2e       	mov	r0, r17
    1c82:	04 c0       	rjmp	.+8      	; 0x1c8c <__moddi3+0xaac>
    1c84:	b6 95       	lsr	r27
    1c86:	a7 95       	ror	r26
    1c88:	97 95       	ror	r25
    1c8a:	87 95       	ror	r24
    1c8c:	0a 94       	dec	r0
    1c8e:	d2 f7       	brpl	.-12     	; 0x1c84 <__moddi3+0xaa4>
    1c90:	5c 01       	movw	r10, r24
    1c92:	6d 01       	movw	r12, r26
    1c94:	a2 2a       	or	r10, r18
    1c96:	b3 2a       	or	r11, r19
    1c98:	c4 2a       	or	r12, r20
    1c9a:	d5 2a       	or	r13, r21
    1c9c:	25 96       	adiw	r28, 0x05	; 5
    1c9e:	ac ae       	std	Y+60, r10	; 0x3c
    1ca0:	bd ae       	std	Y+61, r11	; 0x3d
    1ca2:	ce ae       	std	Y+62, r12	; 0x3e
    1ca4:	df ae       	std	Y+63, r13	; 0x3f
    1ca6:	25 97       	sbiw	r28, 0x05	; 5
    1ca8:	72 01       	movw	r14, r4
    1caa:	61 01       	movw	r12, r2
    1cac:	e3 96       	adiw	r28, 0x33	; 51
    1cae:	0f ac       	ldd	r0, Y+63	; 0x3f
    1cb0:	e3 97       	sbiw	r28, 0x33	; 51
    1cb2:	04 c0       	rjmp	.+8      	; 0x1cbc <__moddi3+0xadc>
    1cb4:	cc 0c       	add	r12, r12
    1cb6:	dd 1c       	adc	r13, r13
    1cb8:	ee 1c       	adc	r14, r14
    1cba:	ff 1c       	adc	r15, r15
    1cbc:	0a 94       	dec	r0
    1cbe:	d2 f7       	brpl	.-12     	; 0x1cb4 <__moddi3+0xad4>
    1cc0:	21 96       	adiw	r28, 0x01	; 1
    1cc2:	cc ae       	std	Y+60, r12	; 0x3c
    1cc4:	dd ae       	std	Y+61, r13	; 0x3d
    1cc6:	ee ae       	std	Y+62, r14	; 0x3e
    1cc8:	ff ae       	std	Y+63, r15	; 0x3f
    1cca:	21 97       	sbiw	r28, 0x01	; 1
    1ccc:	64 01       	movw	r12, r8
    1cce:	53 01       	movw	r10, r6
    1cd0:	01 2e       	mov	r0, r17
    1cd2:	04 c0       	rjmp	.+8      	; 0x1cdc <__moddi3+0xafc>
    1cd4:	d6 94       	lsr	r13
    1cd6:	c7 94       	ror	r12
    1cd8:	b7 94       	ror	r11
    1cda:	a7 94       	ror	r10
    1cdc:	0a 94       	dec	r0
    1cde:	d2 f7       	brpl	.-12     	; 0x1cd4 <__moddi3+0xaf4>
    1ce0:	a4 01       	movw	r20, r8
    1ce2:	93 01       	movw	r18, r6
    1ce4:	e3 96       	adiw	r28, 0x33	; 51
    1ce6:	0f ac       	ldd	r0, Y+63	; 0x3f
    1ce8:	e3 97       	sbiw	r28, 0x33	; 51
    1cea:	04 c0       	rjmp	.+8      	; 0x1cf4 <__moddi3+0xb14>
    1cec:	22 0f       	add	r18, r18
    1cee:	33 1f       	adc	r19, r19
    1cf0:	44 1f       	adc	r20, r20
    1cf2:	55 1f       	adc	r21, r21
    1cf4:	0a 94       	dec	r0
    1cf6:	d2 f7       	brpl	.-12     	; 0x1cec <__moddi3+0xb0c>
    1cf8:	e8 96       	adiw	r28, 0x38	; 56
    1cfa:	8c ad       	ldd	r24, Y+60	; 0x3c
    1cfc:	9d ad       	ldd	r25, Y+61	; 0x3d
    1cfe:	ae ad       	ldd	r26, Y+62	; 0x3e
    1d00:	bf ad       	ldd	r27, Y+63	; 0x3f
    1d02:	e8 97       	sbiw	r28, 0x38	; 56
    1d04:	04 c0       	rjmp	.+8      	; 0x1d0e <__moddi3+0xb2e>
    1d06:	b6 95       	lsr	r27
    1d08:	a7 95       	ror	r26
    1d0a:	97 95       	ror	r25
    1d0c:	87 95       	ror	r24
    1d0e:	1a 95       	dec	r17
    1d10:	d2 f7       	brpl	.-12     	; 0x1d06 <__moddi3+0xb26>
    1d12:	7c 01       	movw	r14, r24
    1d14:	8d 01       	movw	r16, r26
    1d16:	e2 2a       	or	r14, r18
    1d18:	f3 2a       	or	r15, r19
    1d1a:	04 2b       	or	r16, r20
    1d1c:	15 2b       	or	r17, r21
    1d1e:	e9 ae       	std	Y+57, r14	; 0x39
    1d20:	fa ae       	std	Y+58, r15	; 0x3a
    1d22:	0b af       	std	Y+59, r16	; 0x3b
    1d24:	1c af       	std	Y+60, r17	; 0x3c
    1d26:	e8 96       	adiw	r28, 0x38	; 56
    1d28:	0c ad       	ldd	r16, Y+60	; 0x3c
    1d2a:	1d ad       	ldd	r17, Y+61	; 0x3d
    1d2c:	2e ad       	ldd	r18, Y+62	; 0x3e
    1d2e:	3f ad       	ldd	r19, Y+63	; 0x3f
    1d30:	e8 97       	sbiw	r28, 0x38	; 56
    1d32:	e3 96       	adiw	r28, 0x33	; 51
    1d34:	0f ac       	ldd	r0, Y+63	; 0x3f
    1d36:	e3 97       	sbiw	r28, 0x33	; 51
    1d38:	04 c0       	rjmp	.+8      	; 0x1d42 <__moddi3+0xb62>
    1d3a:	00 0f       	add	r16, r16
    1d3c:	11 1f       	adc	r17, r17
    1d3e:	22 1f       	adc	r18, r18
    1d40:	33 1f       	adc	r19, r19
    1d42:	0a 94       	dec	r0
    1d44:	d2 f7       	brpl	.-12     	; 0x1d3a <__moddi3+0xb5a>
    1d46:	0d ab       	std	Y+53, r16	; 0x35
    1d48:	1e ab       	std	Y+54, r17	; 0x36
    1d4a:	2f ab       	std	Y+55, r18	; 0x37
    1d4c:	38 af       	std	Y+56, r19	; 0x38
    1d4e:	25 96       	adiw	r28, 0x05	; 5
    1d50:	2c ad       	ldd	r18, Y+60	; 0x3c
    1d52:	3d ad       	ldd	r19, Y+61	; 0x3d
    1d54:	4e ad       	ldd	r20, Y+62	; 0x3e
    1d56:	5f ad       	ldd	r21, Y+63	; 0x3f
    1d58:	25 97       	sbiw	r28, 0x05	; 5
    1d5a:	3a 01       	movw	r6, r20
    1d5c:	88 24       	eor	r8, r8
    1d5e:	99 24       	eor	r9, r9
    1d60:	40 70       	andi	r20, 0x00	; 0
    1d62:	50 70       	andi	r21, 0x00	; 0
    1d64:	a5 96       	adiw	r28, 0x25	; 37
    1d66:	2c af       	std	Y+60, r18	; 0x3c
    1d68:	3d af       	std	Y+61, r19	; 0x3d
    1d6a:	4e af       	std	Y+62, r20	; 0x3e
    1d6c:	5f af       	std	Y+63, r21	; 0x3f
    1d6e:	a5 97       	sbiw	r28, 0x25	; 37
    1d70:	c6 01       	movw	r24, r12
    1d72:	b5 01       	movw	r22, r10
    1d74:	a4 01       	movw	r20, r8
    1d76:	93 01       	movw	r18, r6
    1d78:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    1d7c:	7b 01       	movw	r14, r22
    1d7e:	8c 01       	movw	r16, r24
    1d80:	c6 01       	movw	r24, r12
    1d82:	b5 01       	movw	r22, r10
    1d84:	a4 01       	movw	r20, r8
    1d86:	93 01       	movw	r18, r6
    1d88:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    1d8c:	c9 01       	movw	r24, r18
    1d8e:	da 01       	movw	r26, r20
    1d90:	1c 01       	movw	r2, r24
    1d92:	2d 01       	movw	r4, r26
    1d94:	c2 01       	movw	r24, r4
    1d96:	b1 01       	movw	r22, r2
    1d98:	a5 96       	adiw	r28, 0x25	; 37
    1d9a:	2c ad       	ldd	r18, Y+60	; 0x3c
    1d9c:	3d ad       	ldd	r19, Y+61	; 0x3d
    1d9e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1da0:	5f ad       	ldd	r21, Y+63	; 0x3f
    1da2:	a5 97       	sbiw	r28, 0x25	; 37
    1da4:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    1da8:	9b 01       	movw	r18, r22
    1daa:	ac 01       	movw	r20, r24
    1dac:	87 01       	movw	r16, r14
    1dae:	ff 24       	eor	r15, r15
    1db0:	ee 24       	eor	r14, r14
    1db2:	a9 ac       	ldd	r10, Y+57	; 0x39
    1db4:	ba ac       	ldd	r11, Y+58	; 0x3a
    1db6:	cb ac       	ldd	r12, Y+59	; 0x3b
    1db8:	dc ac       	ldd	r13, Y+60	; 0x3c
    1dba:	c6 01       	movw	r24, r12
    1dbc:	aa 27       	eor	r26, r26
    1dbe:	bb 27       	eor	r27, r27
    1dc0:	57 01       	movw	r10, r14
    1dc2:	68 01       	movw	r12, r16
    1dc4:	a8 2a       	or	r10, r24
    1dc6:	b9 2a       	or	r11, r25
    1dc8:	ca 2a       	or	r12, r26
    1dca:	db 2a       	or	r13, r27
    1dcc:	a2 16       	cp	r10, r18
    1dce:	b3 06       	cpc	r11, r19
    1dd0:	c4 06       	cpc	r12, r20
    1dd2:	d5 06       	cpc	r13, r21
    1dd4:	10 f5       	brcc	.+68     	; 0x1e1a <__moddi3+0xc3a>
    1dd6:	08 94       	sec
    1dd8:	21 08       	sbc	r2, r1
    1dda:	31 08       	sbc	r3, r1
    1ddc:	41 08       	sbc	r4, r1
    1dde:	51 08       	sbc	r5, r1
    1de0:	25 96       	adiw	r28, 0x05	; 5
    1de2:	ec ac       	ldd	r14, Y+60	; 0x3c
    1de4:	fd ac       	ldd	r15, Y+61	; 0x3d
    1de6:	0e ad       	ldd	r16, Y+62	; 0x3e
    1de8:	1f ad       	ldd	r17, Y+63	; 0x3f
    1dea:	25 97       	sbiw	r28, 0x05	; 5
    1dec:	ae 0c       	add	r10, r14
    1dee:	bf 1c       	adc	r11, r15
    1df0:	c0 1e       	adc	r12, r16
    1df2:	d1 1e       	adc	r13, r17
    1df4:	ae 14       	cp	r10, r14
    1df6:	bf 04       	cpc	r11, r15
    1df8:	c0 06       	cpc	r12, r16
    1dfa:	d1 06       	cpc	r13, r17
    1dfc:	70 f0       	brcs	.+28     	; 0x1e1a <__moddi3+0xc3a>
    1dfe:	a2 16       	cp	r10, r18
    1e00:	b3 06       	cpc	r11, r19
    1e02:	c4 06       	cpc	r12, r20
    1e04:	d5 06       	cpc	r13, r21
    1e06:	48 f4       	brcc	.+18     	; 0x1e1a <__moddi3+0xc3a>
    1e08:	08 94       	sec
    1e0a:	21 08       	sbc	r2, r1
    1e0c:	31 08       	sbc	r3, r1
    1e0e:	41 08       	sbc	r4, r1
    1e10:	51 08       	sbc	r5, r1
    1e12:	ae 0c       	add	r10, r14
    1e14:	bf 1c       	adc	r11, r15
    1e16:	c0 1e       	adc	r12, r16
    1e18:	d1 1e       	adc	r13, r17
    1e1a:	a2 1a       	sub	r10, r18
    1e1c:	b3 0a       	sbc	r11, r19
    1e1e:	c4 0a       	sbc	r12, r20
    1e20:	d5 0a       	sbc	r13, r21
    1e22:	c6 01       	movw	r24, r12
    1e24:	b5 01       	movw	r22, r10
    1e26:	a4 01       	movw	r20, r8
    1e28:	93 01       	movw	r18, r6
    1e2a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    1e2e:	7b 01       	movw	r14, r22
    1e30:	8c 01       	movw	r16, r24
    1e32:	c6 01       	movw	r24, r12
    1e34:	b5 01       	movw	r22, r10
    1e36:	a4 01       	movw	r20, r8
    1e38:	93 01       	movw	r18, r6
    1e3a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    1e3e:	c9 01       	movw	r24, r18
    1e40:	da 01       	movw	r26, r20
    1e42:	3c 01       	movw	r6, r24
    1e44:	4d 01       	movw	r8, r26
    1e46:	c4 01       	movw	r24, r8
    1e48:	b3 01       	movw	r22, r6
    1e4a:	a5 96       	adiw	r28, 0x25	; 37
    1e4c:	2c ad       	ldd	r18, Y+60	; 0x3c
    1e4e:	3d ad       	ldd	r19, Y+61	; 0x3d
    1e50:	4e ad       	ldd	r20, Y+62	; 0x3e
    1e52:	5f ad       	ldd	r21, Y+63	; 0x3f
    1e54:	a5 97       	sbiw	r28, 0x25	; 37
    1e56:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    1e5a:	9b 01       	movw	r18, r22
    1e5c:	ac 01       	movw	r20, r24
    1e5e:	87 01       	movw	r16, r14
    1e60:	ff 24       	eor	r15, r15
    1e62:	ee 24       	eor	r14, r14
    1e64:	89 ad       	ldd	r24, Y+57	; 0x39
    1e66:	9a ad       	ldd	r25, Y+58	; 0x3a
    1e68:	ab ad       	ldd	r26, Y+59	; 0x3b
    1e6a:	bc ad       	ldd	r27, Y+60	; 0x3c
    1e6c:	a0 70       	andi	r26, 0x00	; 0
    1e6e:	b0 70       	andi	r27, 0x00	; 0
    1e70:	57 01       	movw	r10, r14
    1e72:	68 01       	movw	r12, r16
    1e74:	a8 2a       	or	r10, r24
    1e76:	b9 2a       	or	r11, r25
    1e78:	ca 2a       	or	r12, r26
    1e7a:	db 2a       	or	r13, r27
    1e7c:	a2 16       	cp	r10, r18
    1e7e:	b3 06       	cpc	r11, r19
    1e80:	c4 06       	cpc	r12, r20
    1e82:	d5 06       	cpc	r13, r21
    1e84:	10 f5       	brcc	.+68     	; 0x1eca <__moddi3+0xcea>
    1e86:	08 94       	sec
    1e88:	61 08       	sbc	r6, r1
    1e8a:	71 08       	sbc	r7, r1
    1e8c:	81 08       	sbc	r8, r1
    1e8e:	91 08       	sbc	r9, r1
    1e90:	25 96       	adiw	r28, 0x05	; 5
    1e92:	6c ad       	ldd	r22, Y+60	; 0x3c
    1e94:	7d ad       	ldd	r23, Y+61	; 0x3d
    1e96:	8e ad       	ldd	r24, Y+62	; 0x3e
    1e98:	9f ad       	ldd	r25, Y+63	; 0x3f
    1e9a:	25 97       	sbiw	r28, 0x05	; 5
    1e9c:	a6 0e       	add	r10, r22
    1e9e:	b7 1e       	adc	r11, r23
    1ea0:	c8 1e       	adc	r12, r24
    1ea2:	d9 1e       	adc	r13, r25
    1ea4:	a6 16       	cp	r10, r22
    1ea6:	b7 06       	cpc	r11, r23
    1ea8:	c8 06       	cpc	r12, r24
    1eaa:	d9 06       	cpc	r13, r25
    1eac:	70 f0       	brcs	.+28     	; 0x1eca <__moddi3+0xcea>
    1eae:	a2 16       	cp	r10, r18
    1eb0:	b3 06       	cpc	r11, r19
    1eb2:	c4 06       	cpc	r12, r20
    1eb4:	d5 06       	cpc	r13, r21
    1eb6:	48 f4       	brcc	.+18     	; 0x1eca <__moddi3+0xcea>
    1eb8:	08 94       	sec
    1eba:	61 08       	sbc	r6, r1
    1ebc:	71 08       	sbc	r7, r1
    1ebe:	81 08       	sbc	r8, r1
    1ec0:	91 08       	sbc	r9, r1
    1ec2:	a6 0e       	add	r10, r22
    1ec4:	b7 1e       	adc	r11, r23
    1ec6:	c8 1e       	adc	r12, r24
    1ec8:	d9 1e       	adc	r13, r25
    1eca:	d6 01       	movw	r26, r12
    1ecc:	c5 01       	movw	r24, r10
    1ece:	82 1b       	sub	r24, r18
    1ed0:	93 0b       	sbc	r25, r19
    1ed2:	a4 0b       	sbc	r26, r20
    1ed4:	b5 0b       	sbc	r27, r21
    1ed6:	89 ab       	std	Y+49, r24	; 0x31
    1ed8:	9a ab       	std	Y+50, r25	; 0x32
    1eda:	ab ab       	std	Y+51, r26	; 0x33
    1edc:	bc ab       	std	Y+52, r27	; 0x34
    1ede:	d1 01       	movw	r26, r2
    1ee0:	99 27       	eor	r25, r25
    1ee2:	88 27       	eor	r24, r24
    1ee4:	84 01       	movw	r16, r8
    1ee6:	73 01       	movw	r14, r6
    1ee8:	e8 2a       	or	r14, r24
    1eea:	f9 2a       	or	r15, r25
    1eec:	0a 2b       	or	r16, r26
    1eee:	1b 2b       	or	r17, r27
    1ef0:	8f ef       	ldi	r24, 0xFF	; 255
    1ef2:	a8 2e       	mov	r10, r24
    1ef4:	8f ef       	ldi	r24, 0xFF	; 255
    1ef6:	b8 2e       	mov	r11, r24
    1ef8:	c1 2c       	mov	r12, r1
    1efa:	d1 2c       	mov	r13, r1
    1efc:	ae 20       	and	r10, r14
    1efe:	bf 20       	and	r11, r15
    1f00:	c0 22       	and	r12, r16
    1f02:	d1 22       	and	r13, r17
    1f04:	78 01       	movw	r14, r16
    1f06:	00 27       	eor	r16, r16
    1f08:	11 27       	eor	r17, r17
    1f0a:	21 96       	adiw	r28, 0x01	; 1
    1f0c:	6c ac       	ldd	r6, Y+60	; 0x3c
    1f0e:	7d ac       	ldd	r7, Y+61	; 0x3d
    1f10:	8e ac       	ldd	r8, Y+62	; 0x3e
    1f12:	9f ac       	ldd	r9, Y+63	; 0x3f
    1f14:	21 97       	sbiw	r28, 0x01	; 1
    1f16:	2f ef       	ldi	r18, 0xFF	; 255
    1f18:	3f ef       	ldi	r19, 0xFF	; 255
    1f1a:	40 e0       	ldi	r20, 0x00	; 0
    1f1c:	50 e0       	ldi	r21, 0x00	; 0
    1f1e:	62 22       	and	r6, r18
    1f20:	73 22       	and	r7, r19
    1f22:	84 22       	and	r8, r20
    1f24:	95 22       	and	r9, r21
    1f26:	21 96       	adiw	r28, 0x01	; 1
    1f28:	6c ad       	ldd	r22, Y+60	; 0x3c
    1f2a:	7d ad       	ldd	r23, Y+61	; 0x3d
    1f2c:	8e ad       	ldd	r24, Y+62	; 0x3e
    1f2e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1f30:	21 97       	sbiw	r28, 0x01	; 1
    1f32:	ac 01       	movw	r20, r24
    1f34:	66 27       	eor	r22, r22
    1f36:	77 27       	eor	r23, r23
    1f38:	ad 96       	adiw	r28, 0x2d	; 45
    1f3a:	4c af       	std	Y+60, r20	; 0x3c
    1f3c:	5d af       	std	Y+61, r21	; 0x3d
    1f3e:	6e af       	std	Y+62, r22	; 0x3e
    1f40:	7f af       	std	Y+63, r23	; 0x3f
    1f42:	ad 97       	sbiw	r28, 0x2d	; 45
    1f44:	c6 01       	movw	r24, r12
    1f46:	b5 01       	movw	r22, r10
    1f48:	a4 01       	movw	r20, r8
    1f4a:	93 01       	movw	r18, r6
    1f4c:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    1f50:	a9 96       	adiw	r28, 0x29	; 41
    1f52:	6c af       	std	Y+60, r22	; 0x3c
    1f54:	7d af       	std	Y+61, r23	; 0x3d
    1f56:	8e af       	std	Y+62, r24	; 0x3e
    1f58:	9f af       	std	Y+63, r25	; 0x3f
    1f5a:	a9 97       	sbiw	r28, 0x29	; 41
    1f5c:	c6 01       	movw	r24, r12
    1f5e:	b5 01       	movw	r22, r10
    1f60:	ad 96       	adiw	r28, 0x2d	; 45
    1f62:	2c ad       	ldd	r18, Y+60	; 0x3c
    1f64:	3d ad       	ldd	r19, Y+61	; 0x3d
    1f66:	4e ad       	ldd	r20, Y+62	; 0x3e
    1f68:	5f ad       	ldd	r21, Y+63	; 0x3f
    1f6a:	ad 97       	sbiw	r28, 0x2d	; 45
    1f6c:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    1f70:	1b 01       	movw	r2, r22
    1f72:	2c 01       	movw	r4, r24
    1f74:	c8 01       	movw	r24, r16
    1f76:	b7 01       	movw	r22, r14
    1f78:	a4 01       	movw	r20, r8
    1f7a:	93 01       	movw	r18, r6
    1f7c:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    1f80:	5b 01       	movw	r10, r22
    1f82:	6c 01       	movw	r12, r24
    1f84:	c8 01       	movw	r24, r16
    1f86:	b7 01       	movw	r22, r14
    1f88:	ad 96       	adiw	r28, 0x2d	; 45
    1f8a:	2c ad       	ldd	r18, Y+60	; 0x3c
    1f8c:	3d ad       	ldd	r19, Y+61	; 0x3d
    1f8e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1f90:	5f ad       	ldd	r21, Y+63	; 0x3f
    1f92:	ad 97       	sbiw	r28, 0x2d	; 45
    1f94:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    1f98:	7b 01       	movw	r14, r22
    1f9a:	8c 01       	movw	r16, r24
    1f9c:	a6 01       	movw	r20, r12
    1f9e:	95 01       	movw	r18, r10
    1fa0:	22 0d       	add	r18, r2
    1fa2:	33 1d       	adc	r19, r3
    1fa4:	44 1d       	adc	r20, r4
    1fa6:	55 1d       	adc	r21, r5
    1fa8:	a9 96       	adiw	r28, 0x29	; 41
    1faa:	6c ac       	ldd	r6, Y+60	; 0x3c
    1fac:	7d ac       	ldd	r7, Y+61	; 0x3d
    1fae:	8e ac       	ldd	r8, Y+62	; 0x3e
    1fb0:	9f ac       	ldd	r9, Y+63	; 0x3f
    1fb2:	a9 97       	sbiw	r28, 0x29	; 41
    1fb4:	c4 01       	movw	r24, r8
    1fb6:	aa 27       	eor	r26, r26
    1fb8:	bb 27       	eor	r27, r27
    1fba:	28 0f       	add	r18, r24
    1fbc:	39 1f       	adc	r19, r25
    1fbe:	4a 1f       	adc	r20, r26
    1fc0:	5b 1f       	adc	r21, r27
    1fc2:	2a 15       	cp	r18, r10
    1fc4:	3b 05       	cpc	r19, r11
    1fc6:	4c 05       	cpc	r20, r12
    1fc8:	5d 05       	cpc	r21, r13
    1fca:	48 f4       	brcc	.+18     	; 0x1fde <__moddi3+0xdfe>
    1fcc:	81 2c       	mov	r8, r1
    1fce:	91 2c       	mov	r9, r1
    1fd0:	e1 e0       	ldi	r30, 0x01	; 1
    1fd2:	ae 2e       	mov	r10, r30
    1fd4:	b1 2c       	mov	r11, r1
    1fd6:	e8 0c       	add	r14, r8
    1fd8:	f9 1c       	adc	r15, r9
    1fda:	0a 1d       	adc	r16, r10
    1fdc:	1b 1d       	adc	r17, r11
    1fde:	ca 01       	movw	r24, r20
    1fe0:	aa 27       	eor	r26, r26
    1fe2:	bb 27       	eor	r27, r27
    1fe4:	57 01       	movw	r10, r14
    1fe6:	68 01       	movw	r12, r16
    1fe8:	a8 0e       	add	r10, r24
    1fea:	b9 1e       	adc	r11, r25
    1fec:	ca 1e       	adc	r12, r26
    1fee:	db 1e       	adc	r13, r27
    1ff0:	a9 01       	movw	r20, r18
    1ff2:	33 27       	eor	r19, r19
    1ff4:	22 27       	eor	r18, r18
    1ff6:	a9 96       	adiw	r28, 0x29	; 41
    1ff8:	8c ad       	ldd	r24, Y+60	; 0x3c
    1ffa:	9d ad       	ldd	r25, Y+61	; 0x3d
    1ffc:	ae ad       	ldd	r26, Y+62	; 0x3e
    1ffe:	bf ad       	ldd	r27, Y+63	; 0x3f
    2000:	a9 97       	sbiw	r28, 0x29	; 41
    2002:	a0 70       	andi	r26, 0x00	; 0
    2004:	b0 70       	andi	r27, 0x00	; 0
    2006:	28 0f       	add	r18, r24
    2008:	39 1f       	adc	r19, r25
    200a:	4a 1f       	adc	r20, r26
    200c:	5b 1f       	adc	r21, r27
    200e:	e9 a8       	ldd	r14, Y+49	; 0x31
    2010:	fa a8       	ldd	r15, Y+50	; 0x32
    2012:	0b a9       	ldd	r16, Y+51	; 0x33
    2014:	1c a9       	ldd	r17, Y+52	; 0x34
    2016:	ea 14       	cp	r14, r10
    2018:	fb 04       	cpc	r15, r11
    201a:	0c 05       	cpc	r16, r12
    201c:	1d 05       	cpc	r17, r13
    201e:	70 f0       	brcs	.+28     	; 0x203c <__moddi3+0xe5c>
    2020:	ae 14       	cp	r10, r14
    2022:	bf 04       	cpc	r11, r15
    2024:	c0 06       	cpc	r12, r16
    2026:	d1 06       	cpc	r13, r17
    2028:	89 f5       	brne	.+98     	; 0x208c <__moddi3+0xeac>
    202a:	6d a9       	ldd	r22, Y+53	; 0x35
    202c:	7e a9       	ldd	r23, Y+54	; 0x36
    202e:	8f a9       	ldd	r24, Y+55	; 0x37
    2030:	98 ad       	ldd	r25, Y+56	; 0x38
    2032:	62 17       	cp	r22, r18
    2034:	73 07       	cpc	r23, r19
    2036:	84 07       	cpc	r24, r20
    2038:	95 07       	cpc	r25, r21
    203a:	40 f5       	brcc	.+80     	; 0x208c <__moddi3+0xeac>
    203c:	da 01       	movw	r26, r20
    203e:	c9 01       	movw	r24, r18
    2040:	21 96       	adiw	r28, 0x01	; 1
    2042:	6c ac       	ldd	r6, Y+60	; 0x3c
    2044:	7d ac       	ldd	r7, Y+61	; 0x3d
    2046:	8e ac       	ldd	r8, Y+62	; 0x3e
    2048:	9f ac       	ldd	r9, Y+63	; 0x3f
    204a:	21 97       	sbiw	r28, 0x01	; 1
    204c:	86 19       	sub	r24, r6
    204e:	97 09       	sbc	r25, r7
    2050:	a8 09       	sbc	r26, r8
    2052:	b9 09       	sbc	r27, r9
    2054:	25 96       	adiw	r28, 0x05	; 5
    2056:	ec ac       	ldd	r14, Y+60	; 0x3c
    2058:	fd ac       	ldd	r15, Y+61	; 0x3d
    205a:	0e ad       	ldd	r16, Y+62	; 0x3e
    205c:	1f ad       	ldd	r17, Y+63	; 0x3f
    205e:	25 97       	sbiw	r28, 0x05	; 5
    2060:	ae 18       	sub	r10, r14
    2062:	bf 08       	sbc	r11, r15
    2064:	c0 0a       	sbc	r12, r16
    2066:	d1 0a       	sbc	r13, r17
    2068:	ee 24       	eor	r14, r14
    206a:	ff 24       	eor	r15, r15
    206c:	87 01       	movw	r16, r14
    206e:	28 17       	cp	r18, r24
    2070:	39 07       	cpc	r19, r25
    2072:	4a 07       	cpc	r20, r26
    2074:	5b 07       	cpc	r21, r27
    2076:	28 f4       	brcc	.+10     	; 0x2082 <__moddi3+0xea2>
    2078:	21 e0       	ldi	r18, 0x01	; 1
    207a:	e2 2e       	mov	r14, r18
    207c:	f1 2c       	mov	r15, r1
    207e:	01 2d       	mov	r16, r1
    2080:	11 2d       	mov	r17, r1
    2082:	ae 18       	sub	r10, r14
    2084:	bf 08       	sbc	r11, r15
    2086:	c0 0a       	sbc	r12, r16
    2088:	d1 0a       	sbc	r13, r17
    208a:	02 c0       	rjmp	.+4      	; 0x2090 <__moddi3+0xeb0>
    208c:	da 01       	movw	r26, r20
    208e:	c9 01       	movw	r24, r18
    2090:	6d a8       	ldd	r6, Y+53	; 0x35
    2092:	7e a8       	ldd	r7, Y+54	; 0x36
    2094:	8f a8       	ldd	r8, Y+55	; 0x37
    2096:	98 ac       	ldd	r9, Y+56	; 0x38
    2098:	68 1a       	sub	r6, r24
    209a:	79 0a       	sbc	r7, r25
    209c:	8a 0a       	sbc	r8, r26
    209e:	9b 0a       	sbc	r9, r27
    20a0:	09 a9       	ldd	r16, Y+49	; 0x31
    20a2:	1a a9       	ldd	r17, Y+50	; 0x32
    20a4:	2b a9       	ldd	r18, Y+51	; 0x33
    20a6:	3c a9       	ldd	r19, Y+52	; 0x34
    20a8:	0a 19       	sub	r16, r10
    20aa:	1b 09       	sbc	r17, r11
    20ac:	2c 09       	sbc	r18, r12
    20ae:	3d 09       	sbc	r19, r13
    20b0:	58 01       	movw	r10, r16
    20b2:	69 01       	movw	r12, r18
    20b4:	22 24       	eor	r2, r2
    20b6:	33 24       	eor	r3, r3
    20b8:	21 01       	movw	r4, r2
    20ba:	2d a9       	ldd	r18, Y+53	; 0x35
    20bc:	3e a9       	ldd	r19, Y+54	; 0x36
    20be:	4f a9       	ldd	r20, Y+55	; 0x37
    20c0:	58 ad       	ldd	r21, Y+56	; 0x38
    20c2:	26 15       	cp	r18, r6
    20c4:	37 05       	cpc	r19, r7
    20c6:	48 05       	cpc	r20, r8
    20c8:	59 05       	cpc	r21, r9
    20ca:	28 f4       	brcc	.+10     	; 0x20d6 <__moddi3+0xef6>
    20cc:	81 e0       	ldi	r24, 0x01	; 1
    20ce:	28 2e       	mov	r2, r24
    20d0:	31 2c       	mov	r3, r1
    20d2:	41 2c       	mov	r4, r1
    20d4:	51 2c       	mov	r5, r1
    20d6:	86 01       	movw	r16, r12
    20d8:	75 01       	movw	r14, r10
    20da:	e2 18       	sub	r14, r2
    20dc:	f3 08       	sbc	r15, r3
    20de:	04 09       	sbc	r16, r4
    20e0:	15 09       	sbc	r17, r5
    20e2:	a8 01       	movw	r20, r16
    20e4:	97 01       	movw	r18, r14
    20e6:	e2 96       	adiw	r28, 0x32	; 50
    20e8:	0f ac       	ldd	r0, Y+63	; 0x3f
    20ea:	e2 97       	sbiw	r28, 0x32	; 50
    20ec:	04 c0       	rjmp	.+8      	; 0x20f6 <__moddi3+0xf16>
    20ee:	22 0f       	add	r18, r18
    20f0:	33 1f       	adc	r19, r19
    20f2:	44 1f       	adc	r20, r20
    20f4:	55 1f       	adc	r21, r21
    20f6:	0a 94       	dec	r0
    20f8:	d2 f7       	brpl	.-12     	; 0x20ee <__moddi3+0xf0e>
    20fa:	d4 01       	movw	r26, r8
    20fc:	c3 01       	movw	r24, r6
    20fe:	e3 96       	adiw	r28, 0x33	; 51
    2100:	0f ac       	ldd	r0, Y+63	; 0x3f
    2102:	e3 97       	sbiw	r28, 0x33	; 51
    2104:	04 c0       	rjmp	.+8      	; 0x210e <__moddi3+0xf2e>
    2106:	b6 95       	lsr	r27
    2108:	a7 95       	ror	r26
    210a:	97 95       	ror	r25
    210c:	87 95       	ror	r24
    210e:	0a 94       	dec	r0
    2110:	d2 f7       	brpl	.-12     	; 0x2106 <__moddi3+0xf26>
    2112:	28 2b       	or	r18, r24
    2114:	39 2b       	or	r19, r25
    2116:	4a 2b       	or	r20, r26
    2118:	5b 2b       	or	r21, r27
    211a:	29 a7       	std	Y+41, r18	; 0x29
    211c:	3a a7       	std	Y+42, r19	; 0x2a
    211e:	4b a7       	std	Y+43, r20	; 0x2b
    2120:	5c a7       	std	Y+44, r21	; 0x2c
    2122:	e3 96       	adiw	r28, 0x33	; 51
    2124:	0f ac       	ldd	r0, Y+63	; 0x3f
    2126:	e3 97       	sbiw	r28, 0x33	; 51
    2128:	04 c0       	rjmp	.+8      	; 0x2132 <__moddi3+0xf52>
    212a:	16 95       	lsr	r17
    212c:	07 95       	ror	r16
    212e:	f7 94       	ror	r15
    2130:	e7 94       	ror	r14
    2132:	0a 94       	dec	r0
    2134:	d2 f7       	brpl	.-12     	; 0x212a <__moddi3+0xf4a>
    2136:	ed a6       	std	Y+45, r14	; 0x2d
    2138:	fe a6       	std	Y+46, r15	; 0x2e
    213a:	0f a7       	std	Y+47, r16	; 0x2f
    213c:	18 ab       	std	Y+48, r17	; 0x30
    213e:	29 8b       	std	Y+17, r18	; 0x11
    2140:	8a a5       	ldd	r24, Y+42	; 0x2a
    2142:	8a 8b       	std	Y+18, r24	; 0x12
    2144:	8b a5       	ldd	r24, Y+43	; 0x2b
    2146:	8b 8b       	std	Y+19, r24	; 0x13
    2148:	8c a5       	ldd	r24, Y+44	; 0x2c
    214a:	8c 8b       	std	Y+20, r24	; 0x14
    214c:	ed 8a       	std	Y+21, r14	; 0x15
    214e:	8e a5       	ldd	r24, Y+46	; 0x2e
    2150:	8e 8b       	std	Y+22, r24	; 0x16
    2152:	8f a5       	ldd	r24, Y+47	; 0x2f
    2154:	8f 8b       	std	Y+23, r24	; 0x17
    2156:	88 a9       	ldd	r24, Y+48	; 0x30
    2158:	88 8f       	std	Y+24, r24	; 0x18
    215a:	e1 96       	adiw	r28, 0x31	; 49
    215c:	4c ad       	ldd	r20, Y+60	; 0x3c
    215e:	5d ad       	ldd	r21, Y+61	; 0x3d
    2160:	6e ad       	ldd	r22, Y+62	; 0x3e
    2162:	7f ad       	ldd	r23, Y+63	; 0x3f
    2164:	e1 97       	sbiw	r28, 0x31	; 49
    2166:	41 15       	cp	r20, r1
    2168:	51 05       	cpc	r21, r1
    216a:	61 05       	cpc	r22, r1
    216c:	71 05       	cpc	r23, r1
    216e:	09 f4       	brne	.+2      	; 0x2172 <__moddi3+0xf92>
    2170:	67 c0       	rjmp	.+206    	; 0x2240 <__moddi3+0x1060>
    2172:	89 89       	ldd	r24, Y+17	; 0x11
    2174:	2a 89       	ldd	r18, Y+18	; 0x12
    2176:	3b 89       	ldd	r19, Y+19	; 0x13
    2178:	4c 89       	ldd	r20, Y+20	; 0x14
    217a:	5d 89       	ldd	r21, Y+21	; 0x15
    217c:	ae 89       	ldd	r26, Y+22	; 0x16
    217e:	bf 89       	ldd	r27, Y+23	; 0x17
    2180:	18 8d       	ldd	r17, Y+24	; 0x18
    2182:	f8 2f       	mov	r31, r24
    2184:	f1 95       	neg	r31
    2186:	91 e0       	ldi	r25, 0x01	; 1
    2188:	1f 16       	cp	r1, r31
    218a:	08 f0       	brcs	.+2      	; 0x218e <__moddi3+0xfae>
    218c:	90 e0       	ldi	r25, 0x00	; 0
    218e:	82 2f       	mov	r24, r18
    2190:	81 95       	neg	r24
    2192:	21 e0       	ldi	r18, 0x01	; 1
    2194:	18 16       	cp	r1, r24
    2196:	08 f0       	brcs	.+2      	; 0x219a <__moddi3+0xfba>
    2198:	20 e0       	ldi	r18, 0x00	; 0
    219a:	e8 2f       	mov	r30, r24
    219c:	e9 1b       	sub	r30, r25
    219e:	91 e0       	ldi	r25, 0x01	; 1
    21a0:	8e 17       	cp	r24, r30
    21a2:	08 f0       	brcs	.+2      	; 0x21a6 <__moddi3+0xfc6>
    21a4:	90 e0       	ldi	r25, 0x00	; 0
    21a6:	29 2b       	or	r18, r25
    21a8:	83 2f       	mov	r24, r19
    21aa:	81 95       	neg	r24
    21ac:	31 e0       	ldi	r19, 0x01	; 1
    21ae:	18 16       	cp	r1, r24
    21b0:	08 f0       	brcs	.+2      	; 0x21b4 <__moddi3+0xfd4>
    21b2:	30 e0       	ldi	r19, 0x00	; 0
    21b4:	78 2f       	mov	r23, r24
    21b6:	72 1b       	sub	r23, r18
    21b8:	91 e0       	ldi	r25, 0x01	; 1
    21ba:	87 17       	cp	r24, r23
    21bc:	08 f0       	brcs	.+2      	; 0x21c0 <__moddi3+0xfe0>
    21be:	90 e0       	ldi	r25, 0x00	; 0
    21c0:	39 2b       	or	r19, r25
    21c2:	84 2f       	mov	r24, r20
    21c4:	81 95       	neg	r24
    21c6:	21 e0       	ldi	r18, 0x01	; 1
    21c8:	18 16       	cp	r1, r24
    21ca:	08 f0       	brcs	.+2      	; 0x21ce <__moddi3+0xfee>
    21cc:	20 e0       	ldi	r18, 0x00	; 0
    21ce:	68 2f       	mov	r22, r24
    21d0:	63 1b       	sub	r22, r19
    21d2:	91 e0       	ldi	r25, 0x01	; 1
    21d4:	86 17       	cp	r24, r22
    21d6:	08 f0       	brcs	.+2      	; 0x21da <__moddi3+0xffa>
    21d8:	90 e0       	ldi	r25, 0x00	; 0
    21da:	29 2b       	or	r18, r25
    21dc:	85 2f       	mov	r24, r21
    21de:	81 95       	neg	r24
    21e0:	31 e0       	ldi	r19, 0x01	; 1
    21e2:	18 16       	cp	r1, r24
    21e4:	08 f0       	brcs	.+2      	; 0x21e8 <__moddi3+0x1008>
    21e6:	30 e0       	ldi	r19, 0x00	; 0
    21e8:	58 2f       	mov	r21, r24
    21ea:	52 1b       	sub	r21, r18
    21ec:	91 e0       	ldi	r25, 0x01	; 1
    21ee:	85 17       	cp	r24, r21
    21f0:	08 f0       	brcs	.+2      	; 0x21f4 <__moddi3+0x1014>
    21f2:	90 e0       	ldi	r25, 0x00	; 0
    21f4:	39 2b       	or	r19, r25
    21f6:	8a 2f       	mov	r24, r26
    21f8:	81 95       	neg	r24
    21fa:	21 e0       	ldi	r18, 0x01	; 1
    21fc:	18 16       	cp	r1, r24
    21fe:	08 f0       	brcs	.+2      	; 0x2202 <__moddi3+0x1022>
    2200:	20 e0       	ldi	r18, 0x00	; 0
    2202:	48 2f       	mov	r20, r24
    2204:	43 1b       	sub	r20, r19
    2206:	91 e0       	ldi	r25, 0x01	; 1
    2208:	84 17       	cp	r24, r20
    220a:	08 f0       	brcs	.+2      	; 0x220e <__moddi3+0x102e>
    220c:	90 e0       	ldi	r25, 0x00	; 0
    220e:	29 2b       	or	r18, r25
    2210:	8b 2f       	mov	r24, r27
    2212:	81 95       	neg	r24
    2214:	91 e0       	ldi	r25, 0x01	; 1
    2216:	18 16       	cp	r1, r24
    2218:	08 f0       	brcs	.+2      	; 0x221c <__moddi3+0x103c>
    221a:	90 e0       	ldi	r25, 0x00	; 0
    221c:	38 2f       	mov	r19, r24
    221e:	32 1b       	sub	r19, r18
    2220:	21 e0       	ldi	r18, 0x01	; 1
    2222:	83 17       	cp	r24, r19
    2224:	08 f0       	brcs	.+2      	; 0x2228 <__moddi3+0x1048>
    2226:	20 e0       	ldi	r18, 0x00	; 0
    2228:	92 2b       	or	r25, r18
    222a:	81 2f       	mov	r24, r17
    222c:	81 95       	neg	r24
    222e:	89 1b       	sub	r24, r25
    2230:	f9 8b       	std	Y+17, r31	; 0x11
    2232:	ea 8b       	std	Y+18, r30	; 0x12
    2234:	7b 8b       	std	Y+19, r23	; 0x13
    2236:	6c 8b       	std	Y+20, r22	; 0x14
    2238:	5d 8b       	std	Y+21, r21	; 0x15
    223a:	4e 8b       	std	Y+22, r20	; 0x16
    223c:	3f 8b       	std	Y+23, r19	; 0x17
    223e:	88 8f       	std	Y+24, r24	; 0x18
    2240:	29 89       	ldd	r18, Y+17	; 0x11
    2242:	3a 89       	ldd	r19, Y+18	; 0x12
    2244:	4b 89       	ldd	r20, Y+19	; 0x13
    2246:	5c 89       	ldd	r21, Y+20	; 0x14
    2248:	6d 89       	ldd	r22, Y+21	; 0x15
    224a:	7e 89       	ldd	r23, Y+22	; 0x16
    224c:	8f 89       	ldd	r24, Y+23	; 0x17
    224e:	98 8d       	ldd	r25, Y+24	; 0x18
    2250:	c9 58       	subi	r28, 0x89	; 137
    2252:	df 4f       	sbci	r29, 0xFF	; 255
    2254:	e2 e1       	ldi	r30, 0x12	; 18
    2256:	0c 94 bb 33 	jmp	0x6776	; 0x6776 <__epilogue_restores__>

0000225a <__udivdi3>:
    225a:	ae e5       	ldi	r26, 0x5E	; 94
    225c:	b0 e0       	ldi	r27, 0x00	; 0
    225e:	e3 e3       	ldi	r30, 0x33	; 51
    2260:	f1 e1       	ldi	r31, 0x11	; 17
    2262:	0c 94 9f 33 	jmp	0x673e	; 0x673e <__prologue_saves__>
    2266:	a8 e0       	ldi	r26, 0x08	; 8
    2268:	4e 01       	movw	r8, r28
    226a:	08 94       	sec
    226c:	81 1c       	adc	r8, r1
    226e:	91 1c       	adc	r9, r1
    2270:	f4 01       	movw	r30, r8
    2272:	6a 2e       	mov	r6, r26
    2274:	11 92       	st	Z+, r1
    2276:	6a 94       	dec	r6
    2278:	e9 f7       	brne	.-6      	; 0x2274 <__udivdi3+0x1a>
    227a:	29 83       	std	Y+1, r18	; 0x01
    227c:	3a 83       	std	Y+2, r19	; 0x02
    227e:	4b 83       	std	Y+3, r20	; 0x03
    2280:	5c 83       	std	Y+4, r21	; 0x04
    2282:	6d 83       	std	Y+5, r22	; 0x05
    2284:	7e 83       	std	Y+6, r23	; 0x06
    2286:	8f 83       	std	Y+7, r24	; 0x07
    2288:	98 87       	std	Y+8, r25	; 0x08
    228a:	ce 01       	movw	r24, r28
    228c:	09 96       	adiw	r24, 0x09	; 9
    228e:	fc 01       	movw	r30, r24
    2290:	11 92       	st	Z+, r1
    2292:	aa 95       	dec	r26
    2294:	e9 f7       	brne	.-6      	; 0x2290 <__udivdi3+0x36>
    2296:	a9 86       	std	Y+9, r10	; 0x09
    2298:	ba 86       	std	Y+10, r11	; 0x0a
    229a:	cb 86       	std	Y+11, r12	; 0x0b
    229c:	dc 86       	std	Y+12, r13	; 0x0c
    229e:	ed 86       	std	Y+13, r14	; 0x0d
    22a0:	fe 86       	std	Y+14, r15	; 0x0e
    22a2:	0f 87       	std	Y+15, r16	; 0x0f
    22a4:	18 8b       	std	Y+16, r17	; 0x10
    22a6:	29 84       	ldd	r2, Y+9	; 0x09
    22a8:	3a 84       	ldd	r3, Y+10	; 0x0a
    22aa:	4b 84       	ldd	r4, Y+11	; 0x0b
    22ac:	5c 84       	ldd	r5, Y+12	; 0x0c
    22ae:	ed 84       	ldd	r14, Y+13	; 0x0d
    22b0:	fe 84       	ldd	r15, Y+14	; 0x0e
    22b2:	0f 85       	ldd	r16, Y+15	; 0x0f
    22b4:	18 89       	ldd	r17, Y+16	; 0x10
    22b6:	69 80       	ldd	r6, Y+1	; 0x01
    22b8:	7a 80       	ldd	r7, Y+2	; 0x02
    22ba:	8b 80       	ldd	r8, Y+3	; 0x03
    22bc:	9c 80       	ldd	r9, Y+4	; 0x04
    22be:	6d a6       	std	Y+45, r6	; 0x2d
    22c0:	7e a6       	std	Y+46, r7	; 0x2e
    22c2:	8f a6       	std	Y+47, r8	; 0x2f
    22c4:	98 aa       	std	Y+48, r9	; 0x30
    22c6:	6d 80       	ldd	r6, Y+5	; 0x05
    22c8:	7e 80       	ldd	r7, Y+6	; 0x06
    22ca:	8f 80       	ldd	r8, Y+7	; 0x07
    22cc:	98 84       	ldd	r9, Y+8	; 0x08
    22ce:	e1 14       	cp	r14, r1
    22d0:	f1 04       	cpc	r15, r1
    22d2:	01 05       	cpc	r16, r1
    22d4:	11 05       	cpc	r17, r1
    22d6:	09 f0       	breq	.+2      	; 0x22da <__udivdi3+0x80>
    22d8:	b3 c3       	rjmp	.+1894   	; 0x2a40 <__udivdi3+0x7e6>
    22da:	62 14       	cp	r6, r2
    22dc:	73 04       	cpc	r7, r3
    22de:	84 04       	cpc	r8, r4
    22e0:	95 04       	cpc	r9, r5
    22e2:	08 f0       	brcs	.+2      	; 0x22e6 <__udivdi3+0x8c>
    22e4:	3d c1       	rjmp	.+634    	; 0x2560 <__udivdi3+0x306>
    22e6:	00 e0       	ldi	r16, 0x00	; 0
    22e8:	20 16       	cp	r2, r16
    22ea:	00 e0       	ldi	r16, 0x00	; 0
    22ec:	30 06       	cpc	r3, r16
    22ee:	01 e0       	ldi	r16, 0x01	; 1
    22f0:	40 06       	cpc	r4, r16
    22f2:	00 e0       	ldi	r16, 0x00	; 0
    22f4:	50 06       	cpc	r5, r16
    22f6:	88 f4       	brcc	.+34     	; 0x231a <__udivdi3+0xc0>
    22f8:	1f ef       	ldi	r17, 0xFF	; 255
    22fa:	21 16       	cp	r2, r17
    22fc:	31 04       	cpc	r3, r1
    22fe:	41 04       	cpc	r4, r1
    2300:	51 04       	cpc	r5, r1
    2302:	39 f0       	breq	.+14     	; 0x2312 <__udivdi3+0xb8>
    2304:	30 f0       	brcs	.+12     	; 0x2312 <__udivdi3+0xb8>
    2306:	48 e0       	ldi	r20, 0x08	; 8
    2308:	e4 2e       	mov	r14, r20
    230a:	f1 2c       	mov	r15, r1
    230c:	01 2d       	mov	r16, r1
    230e:	11 2d       	mov	r17, r1
    2310:	18 c0       	rjmp	.+48     	; 0x2342 <__udivdi3+0xe8>
    2312:	ee 24       	eor	r14, r14
    2314:	ff 24       	eor	r15, r15
    2316:	87 01       	movw	r16, r14
    2318:	14 c0       	rjmp	.+40     	; 0x2342 <__udivdi3+0xe8>
    231a:	20 e0       	ldi	r18, 0x00	; 0
    231c:	22 16       	cp	r2, r18
    231e:	20 e0       	ldi	r18, 0x00	; 0
    2320:	32 06       	cpc	r3, r18
    2322:	20 e0       	ldi	r18, 0x00	; 0
    2324:	42 06       	cpc	r4, r18
    2326:	21 e0       	ldi	r18, 0x01	; 1
    2328:	52 06       	cpc	r5, r18
    232a:	30 f0       	brcs	.+12     	; 0x2338 <__udivdi3+0xde>
    232c:	38 e1       	ldi	r19, 0x18	; 24
    232e:	e3 2e       	mov	r14, r19
    2330:	f1 2c       	mov	r15, r1
    2332:	01 2d       	mov	r16, r1
    2334:	11 2d       	mov	r17, r1
    2336:	05 c0       	rjmp	.+10     	; 0x2342 <__udivdi3+0xe8>
    2338:	20 e1       	ldi	r18, 0x10	; 16
    233a:	e2 2e       	mov	r14, r18
    233c:	f1 2c       	mov	r15, r1
    233e:	01 2d       	mov	r16, r1
    2340:	11 2d       	mov	r17, r1
    2342:	d2 01       	movw	r26, r4
    2344:	c1 01       	movw	r24, r2
    2346:	0e 2c       	mov	r0, r14
    2348:	04 c0       	rjmp	.+8      	; 0x2352 <__udivdi3+0xf8>
    234a:	b6 95       	lsr	r27
    234c:	a7 95       	ror	r26
    234e:	97 95       	ror	r25
    2350:	87 95       	ror	r24
    2352:	0a 94       	dec	r0
    2354:	d2 f7       	brpl	.-12     	; 0x234a <__udivdi3+0xf0>
    2356:	84 58       	subi	r24, 0x84	; 132
    2358:	9f 4f       	sbci	r25, 0xFF	; 255
    235a:	dc 01       	movw	r26, r24
    235c:	2c 91       	ld	r18, X
    235e:	80 e2       	ldi	r24, 0x20	; 32
    2360:	90 e0       	ldi	r25, 0x00	; 0
    2362:	a0 e0       	ldi	r26, 0x00	; 0
    2364:	b0 e0       	ldi	r27, 0x00	; 0
    2366:	8e 19       	sub	r24, r14
    2368:	9f 09       	sbc	r25, r15
    236a:	a0 0b       	sbc	r26, r16
    236c:	b1 0b       	sbc	r27, r17
    236e:	7c 01       	movw	r14, r24
    2370:	8d 01       	movw	r16, r26
    2372:	e2 1a       	sub	r14, r18
    2374:	f1 08       	sbc	r15, r1
    2376:	01 09       	sbc	r16, r1
    2378:	11 09       	sbc	r17, r1
    237a:	e1 14       	cp	r14, r1
    237c:	f1 04       	cpc	r15, r1
    237e:	01 05       	cpc	r16, r1
    2380:	11 05       	cpc	r17, r1
    2382:	a1 f1       	breq	.+104    	; 0x23ec <__udivdi3+0x192>
    2384:	0e 2c       	mov	r0, r14
    2386:	04 c0       	rjmp	.+8      	; 0x2390 <__udivdi3+0x136>
    2388:	22 0c       	add	r2, r2
    238a:	33 1c       	adc	r3, r3
    238c:	44 1c       	adc	r4, r4
    238e:	55 1c       	adc	r5, r5
    2390:	0a 94       	dec	r0
    2392:	d2 f7       	brpl	.-12     	; 0x2388 <__udivdi3+0x12e>
    2394:	a4 01       	movw	r20, r8
    2396:	93 01       	movw	r18, r6
    2398:	0e 2c       	mov	r0, r14
    239a:	04 c0       	rjmp	.+8      	; 0x23a4 <__udivdi3+0x14a>
    239c:	22 0f       	add	r18, r18
    239e:	33 1f       	adc	r19, r19
    23a0:	44 1f       	adc	r20, r20
    23a2:	55 1f       	adc	r21, r21
    23a4:	0a 94       	dec	r0
    23a6:	d2 f7       	brpl	.-12     	; 0x239c <__udivdi3+0x142>
    23a8:	80 e2       	ldi	r24, 0x20	; 32
    23aa:	90 e0       	ldi	r25, 0x00	; 0
    23ac:	8e 19       	sub	r24, r14
    23ae:	9f 09       	sbc	r25, r15
    23b0:	6d a4       	ldd	r6, Y+45	; 0x2d
    23b2:	7e a4       	ldd	r7, Y+46	; 0x2e
    23b4:	8f a4       	ldd	r8, Y+47	; 0x2f
    23b6:	98 a8       	ldd	r9, Y+48	; 0x30
    23b8:	04 c0       	rjmp	.+8      	; 0x23c2 <__udivdi3+0x168>
    23ba:	96 94       	lsr	r9
    23bc:	87 94       	ror	r8
    23be:	77 94       	ror	r7
    23c0:	67 94       	ror	r6
    23c2:	8a 95       	dec	r24
    23c4:	d2 f7       	brpl	.-12     	; 0x23ba <__udivdi3+0x160>
    23c6:	62 2a       	or	r6, r18
    23c8:	73 2a       	or	r7, r19
    23ca:	84 2a       	or	r8, r20
    23cc:	95 2a       	or	r9, r21
    23ce:	ad a4       	ldd	r10, Y+45	; 0x2d
    23d0:	be a4       	ldd	r11, Y+46	; 0x2e
    23d2:	cf a4       	ldd	r12, Y+47	; 0x2f
    23d4:	d8 a8       	ldd	r13, Y+48	; 0x30
    23d6:	04 c0       	rjmp	.+8      	; 0x23e0 <__udivdi3+0x186>
    23d8:	aa 0c       	add	r10, r10
    23da:	bb 1c       	adc	r11, r11
    23dc:	cc 1c       	adc	r12, r12
    23de:	dd 1c       	adc	r13, r13
    23e0:	ea 94       	dec	r14
    23e2:	d2 f7       	brpl	.-12     	; 0x23d8 <__udivdi3+0x17e>
    23e4:	ad a6       	std	Y+45, r10	; 0x2d
    23e6:	be a6       	std	Y+46, r11	; 0x2e
    23e8:	cf a6       	std	Y+47, r12	; 0x2f
    23ea:	d8 aa       	std	Y+48, r13	; 0x30
    23ec:	62 01       	movw	r12, r4
    23ee:	ee 24       	eor	r14, r14
    23f0:	ff 24       	eor	r15, r15
    23f2:	cd aa       	std	Y+53, r12	; 0x35
    23f4:	de aa       	std	Y+54, r13	; 0x36
    23f6:	ef aa       	std	Y+55, r14	; 0x37
    23f8:	f8 ae       	std	Y+56, r15	; 0x38
    23fa:	92 01       	movw	r18, r4
    23fc:	81 01       	movw	r16, r2
    23fe:	20 70       	andi	r18, 0x00	; 0
    2400:	30 70       	andi	r19, 0x00	; 0
    2402:	09 af       	std	Y+57, r16	; 0x39
    2404:	1a af       	std	Y+58, r17	; 0x3a
    2406:	2b af       	std	Y+59, r18	; 0x3b
    2408:	3c af       	std	Y+60, r19	; 0x3c
    240a:	c4 01       	movw	r24, r8
    240c:	b3 01       	movw	r22, r6
    240e:	a7 01       	movw	r20, r14
    2410:	96 01       	movw	r18, r12
    2412:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    2416:	7b 01       	movw	r14, r22
    2418:	8c 01       	movw	r16, r24
    241a:	c4 01       	movw	r24, r8
    241c:	b3 01       	movw	r22, r6
    241e:	2d a9       	ldd	r18, Y+53	; 0x35
    2420:	3e a9       	ldd	r19, Y+54	; 0x36
    2422:	4f a9       	ldd	r20, Y+55	; 0x37
    2424:	58 ad       	ldd	r21, Y+56	; 0x38
    2426:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    242a:	c9 01       	movw	r24, r18
    242c:	da 01       	movw	r26, r20
    242e:	3c 01       	movw	r6, r24
    2430:	4d 01       	movw	r8, r26
    2432:	c4 01       	movw	r24, r8
    2434:	b3 01       	movw	r22, r6
    2436:	29 ad       	ldd	r18, Y+57	; 0x39
    2438:	3a ad       	ldd	r19, Y+58	; 0x3a
    243a:	4b ad       	ldd	r20, Y+59	; 0x3b
    243c:	5c ad       	ldd	r21, Y+60	; 0x3c
    243e:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    2442:	9b 01       	movw	r18, r22
    2444:	ac 01       	movw	r20, r24
    2446:	87 01       	movw	r16, r14
    2448:	ff 24       	eor	r15, r15
    244a:	ee 24       	eor	r14, r14
    244c:	ad a4       	ldd	r10, Y+45	; 0x2d
    244e:	be a4       	ldd	r11, Y+46	; 0x2e
    2450:	cf a4       	ldd	r12, Y+47	; 0x2f
    2452:	d8 a8       	ldd	r13, Y+48	; 0x30
    2454:	c6 01       	movw	r24, r12
    2456:	aa 27       	eor	r26, r26
    2458:	bb 27       	eor	r27, r27
    245a:	57 01       	movw	r10, r14
    245c:	68 01       	movw	r12, r16
    245e:	a8 2a       	or	r10, r24
    2460:	b9 2a       	or	r11, r25
    2462:	ca 2a       	or	r12, r26
    2464:	db 2a       	or	r13, r27
    2466:	a2 16       	cp	r10, r18
    2468:	b3 06       	cpc	r11, r19
    246a:	c4 06       	cpc	r12, r20
    246c:	d5 06       	cpc	r13, r21
    246e:	e0 f4       	brcc	.+56     	; 0x24a8 <__udivdi3+0x24e>
    2470:	08 94       	sec
    2472:	61 08       	sbc	r6, r1
    2474:	71 08       	sbc	r7, r1
    2476:	81 08       	sbc	r8, r1
    2478:	91 08       	sbc	r9, r1
    247a:	a2 0c       	add	r10, r2
    247c:	b3 1c       	adc	r11, r3
    247e:	c4 1c       	adc	r12, r4
    2480:	d5 1c       	adc	r13, r5
    2482:	a2 14       	cp	r10, r2
    2484:	b3 04       	cpc	r11, r3
    2486:	c4 04       	cpc	r12, r4
    2488:	d5 04       	cpc	r13, r5
    248a:	70 f0       	brcs	.+28     	; 0x24a8 <__udivdi3+0x24e>
    248c:	a2 16       	cp	r10, r18
    248e:	b3 06       	cpc	r11, r19
    2490:	c4 06       	cpc	r12, r20
    2492:	d5 06       	cpc	r13, r21
    2494:	48 f4       	brcc	.+18     	; 0x24a8 <__udivdi3+0x24e>
    2496:	08 94       	sec
    2498:	61 08       	sbc	r6, r1
    249a:	71 08       	sbc	r7, r1
    249c:	81 08       	sbc	r8, r1
    249e:	91 08       	sbc	r9, r1
    24a0:	a2 0c       	add	r10, r2
    24a2:	b3 1c       	adc	r11, r3
    24a4:	c4 1c       	adc	r12, r4
    24a6:	d5 1c       	adc	r13, r5
    24a8:	a2 1a       	sub	r10, r18
    24aa:	b3 0a       	sbc	r11, r19
    24ac:	c4 0a       	sbc	r12, r20
    24ae:	d5 0a       	sbc	r13, r21
    24b0:	c6 01       	movw	r24, r12
    24b2:	b5 01       	movw	r22, r10
    24b4:	2d a9       	ldd	r18, Y+53	; 0x35
    24b6:	3e a9       	ldd	r19, Y+54	; 0x36
    24b8:	4f a9       	ldd	r20, Y+55	; 0x37
    24ba:	58 ad       	ldd	r21, Y+56	; 0x38
    24bc:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    24c0:	7b 01       	movw	r14, r22
    24c2:	8c 01       	movw	r16, r24
    24c4:	c6 01       	movw	r24, r12
    24c6:	b5 01       	movw	r22, r10
    24c8:	2d a9       	ldd	r18, Y+53	; 0x35
    24ca:	3e a9       	ldd	r19, Y+54	; 0x36
    24cc:	4f a9       	ldd	r20, Y+55	; 0x37
    24ce:	58 ad       	ldd	r21, Y+56	; 0x38
    24d0:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    24d4:	c9 01       	movw	r24, r18
    24d6:	da 01       	movw	r26, r20
    24d8:	5c 01       	movw	r10, r24
    24da:	6d 01       	movw	r12, r26
    24dc:	c6 01       	movw	r24, r12
    24de:	b5 01       	movw	r22, r10
    24e0:	29 ad       	ldd	r18, Y+57	; 0x39
    24e2:	3a ad       	ldd	r19, Y+58	; 0x3a
    24e4:	4b ad       	ldd	r20, Y+59	; 0x3b
    24e6:	5c ad       	ldd	r21, Y+60	; 0x3c
    24e8:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    24ec:	9b 01       	movw	r18, r22
    24ee:	ac 01       	movw	r20, r24
    24f0:	87 01       	movw	r16, r14
    24f2:	ff 24       	eor	r15, r15
    24f4:	ee 24       	eor	r14, r14
    24f6:	8d a5       	ldd	r24, Y+45	; 0x2d
    24f8:	9e a5       	ldd	r25, Y+46	; 0x2e
    24fa:	af a5       	ldd	r26, Y+47	; 0x2f
    24fc:	b8 a9       	ldd	r27, Y+48	; 0x30
    24fe:	a0 70       	andi	r26, 0x00	; 0
    2500:	b0 70       	andi	r27, 0x00	; 0
    2502:	e8 2a       	or	r14, r24
    2504:	f9 2a       	or	r15, r25
    2506:	0a 2b       	or	r16, r26
    2508:	1b 2b       	or	r17, r27
    250a:	e2 16       	cp	r14, r18
    250c:	f3 06       	cpc	r15, r19
    250e:	04 07       	cpc	r16, r20
    2510:	15 07       	cpc	r17, r21
    2512:	c0 f4       	brcc	.+48     	; 0x2544 <__udivdi3+0x2ea>
    2514:	08 94       	sec
    2516:	a1 08       	sbc	r10, r1
    2518:	b1 08       	sbc	r11, r1
    251a:	c1 08       	sbc	r12, r1
    251c:	d1 08       	sbc	r13, r1
    251e:	e2 0c       	add	r14, r2
    2520:	f3 1c       	adc	r15, r3
    2522:	04 1d       	adc	r16, r4
    2524:	15 1d       	adc	r17, r5
    2526:	e2 14       	cp	r14, r2
    2528:	f3 04       	cpc	r15, r3
    252a:	04 05       	cpc	r16, r4
    252c:	15 05       	cpc	r17, r5
    252e:	50 f0       	brcs	.+20     	; 0x2544 <__udivdi3+0x2ea>
    2530:	e2 16       	cp	r14, r18
    2532:	f3 06       	cpc	r15, r19
    2534:	04 07       	cpc	r16, r20
    2536:	15 07       	cpc	r17, r21
    2538:	28 f4       	brcc	.+10     	; 0x2544 <__udivdi3+0x2ea>
    253a:	08 94       	sec
    253c:	a1 08       	sbc	r10, r1
    253e:	b1 08       	sbc	r11, r1
    2540:	c1 08       	sbc	r12, r1
    2542:	d1 08       	sbc	r13, r1
    2544:	d3 01       	movw	r26, r6
    2546:	99 27       	eor	r25, r25
    2548:	88 27       	eor	r24, r24
    254a:	86 01       	movw	r16, r12
    254c:	75 01       	movw	r14, r10
    254e:	e8 2a       	or	r14, r24
    2550:	f9 2a       	or	r15, r25
    2552:	0a 2b       	or	r16, r26
    2554:	1b 2b       	or	r17, r27
    2556:	e9 aa       	std	Y+49, r14	; 0x31
    2558:	fa aa       	std	Y+50, r15	; 0x32
    255a:	0b ab       	std	Y+51, r16	; 0x33
    255c:	1c ab       	std	Y+52, r17	; 0x34
    255e:	cf c4       	rjmp	.+2462   	; 0x2efe <__udivdi3+0xca4>
    2560:	21 14       	cp	r2, r1
    2562:	31 04       	cpc	r3, r1
    2564:	41 04       	cpc	r4, r1
    2566:	51 04       	cpc	r5, r1
    2568:	71 f4       	brne	.+28     	; 0x2586 <__udivdi3+0x32c>
    256a:	61 e0       	ldi	r22, 0x01	; 1
    256c:	70 e0       	ldi	r23, 0x00	; 0
    256e:	80 e0       	ldi	r24, 0x00	; 0
    2570:	90 e0       	ldi	r25, 0x00	; 0
    2572:	20 e0       	ldi	r18, 0x00	; 0
    2574:	30 e0       	ldi	r19, 0x00	; 0
    2576:	40 e0       	ldi	r20, 0x00	; 0
    2578:	50 e0       	ldi	r21, 0x00	; 0
    257a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    257e:	c9 01       	movw	r24, r18
    2580:	da 01       	movw	r26, r20
    2582:	1c 01       	movw	r2, r24
    2584:	2d 01       	movw	r4, r26
    2586:	00 e0       	ldi	r16, 0x00	; 0
    2588:	20 16       	cp	r2, r16
    258a:	00 e0       	ldi	r16, 0x00	; 0
    258c:	30 06       	cpc	r3, r16
    258e:	01 e0       	ldi	r16, 0x01	; 1
    2590:	40 06       	cpc	r4, r16
    2592:	00 e0       	ldi	r16, 0x00	; 0
    2594:	50 06       	cpc	r5, r16
    2596:	88 f4       	brcc	.+34     	; 0x25ba <__udivdi3+0x360>
    2598:	1f ef       	ldi	r17, 0xFF	; 255
    259a:	21 16       	cp	r2, r17
    259c:	31 04       	cpc	r3, r1
    259e:	41 04       	cpc	r4, r1
    25a0:	51 04       	cpc	r5, r1
    25a2:	31 f0       	breq	.+12     	; 0x25b0 <__udivdi3+0x356>
    25a4:	28 f0       	brcs	.+10     	; 0x25b0 <__udivdi3+0x356>
    25a6:	48 e0       	ldi	r20, 0x08	; 8
    25a8:	50 e0       	ldi	r21, 0x00	; 0
    25aa:	60 e0       	ldi	r22, 0x00	; 0
    25ac:	70 e0       	ldi	r23, 0x00	; 0
    25ae:	17 c0       	rjmp	.+46     	; 0x25de <__udivdi3+0x384>
    25b0:	40 e0       	ldi	r20, 0x00	; 0
    25b2:	50 e0       	ldi	r21, 0x00	; 0
    25b4:	60 e0       	ldi	r22, 0x00	; 0
    25b6:	70 e0       	ldi	r23, 0x00	; 0
    25b8:	12 c0       	rjmp	.+36     	; 0x25de <__udivdi3+0x384>
    25ba:	20 e0       	ldi	r18, 0x00	; 0
    25bc:	22 16       	cp	r2, r18
    25be:	20 e0       	ldi	r18, 0x00	; 0
    25c0:	32 06       	cpc	r3, r18
    25c2:	20 e0       	ldi	r18, 0x00	; 0
    25c4:	42 06       	cpc	r4, r18
    25c6:	21 e0       	ldi	r18, 0x01	; 1
    25c8:	52 06       	cpc	r5, r18
    25ca:	28 f0       	brcs	.+10     	; 0x25d6 <__udivdi3+0x37c>
    25cc:	48 e1       	ldi	r20, 0x18	; 24
    25ce:	50 e0       	ldi	r21, 0x00	; 0
    25d0:	60 e0       	ldi	r22, 0x00	; 0
    25d2:	70 e0       	ldi	r23, 0x00	; 0
    25d4:	04 c0       	rjmp	.+8      	; 0x25de <__udivdi3+0x384>
    25d6:	40 e1       	ldi	r20, 0x10	; 16
    25d8:	50 e0       	ldi	r21, 0x00	; 0
    25da:	60 e0       	ldi	r22, 0x00	; 0
    25dc:	70 e0       	ldi	r23, 0x00	; 0
    25de:	d2 01       	movw	r26, r4
    25e0:	c1 01       	movw	r24, r2
    25e2:	04 2e       	mov	r0, r20
    25e4:	04 c0       	rjmp	.+8      	; 0x25ee <__udivdi3+0x394>
    25e6:	b6 95       	lsr	r27
    25e8:	a7 95       	ror	r26
    25ea:	97 95       	ror	r25
    25ec:	87 95       	ror	r24
    25ee:	0a 94       	dec	r0
    25f0:	d2 f7       	brpl	.-12     	; 0x25e6 <__udivdi3+0x38c>
    25f2:	84 58       	subi	r24, 0x84	; 132
    25f4:	9f 4f       	sbci	r25, 0xFF	; 255
    25f6:	dc 01       	movw	r26, r24
    25f8:	2c 91       	ld	r18, X
    25fa:	e0 e2       	ldi	r30, 0x20	; 32
    25fc:	ee 2e       	mov	r14, r30
    25fe:	f1 2c       	mov	r15, r1
    2600:	01 2d       	mov	r16, r1
    2602:	11 2d       	mov	r17, r1
    2604:	d8 01       	movw	r26, r16
    2606:	c7 01       	movw	r24, r14
    2608:	84 1b       	sub	r24, r20
    260a:	95 0b       	sbc	r25, r21
    260c:	a6 0b       	sbc	r26, r22
    260e:	b7 0b       	sbc	r27, r23
    2610:	82 1b       	sub	r24, r18
    2612:	91 09       	sbc	r25, r1
    2614:	a1 09       	sbc	r26, r1
    2616:	b1 09       	sbc	r27, r1
    2618:	00 97       	sbiw	r24, 0x00	; 0
    261a:	a1 05       	cpc	r26, r1
    261c:	b1 05       	cpc	r27, r1
    261e:	61 f4       	brne	.+24     	; 0x2638 <__udivdi3+0x3de>
    2620:	64 01       	movw	r12, r8
    2622:	53 01       	movw	r10, r6
    2624:	a2 18       	sub	r10, r2
    2626:	b3 08       	sbc	r11, r3
    2628:	c4 08       	sbc	r12, r4
    262a:	d5 08       	sbc	r13, r5
    262c:	31 e0       	ldi	r19, 0x01	; 1
    262e:	63 2e       	mov	r6, r19
    2630:	71 2c       	mov	r7, r1
    2632:	81 2c       	mov	r8, r1
    2634:	91 2c       	mov	r9, r1
    2636:	1e c1       	rjmp	.+572    	; 0x2874 <__udivdi3+0x61a>
    2638:	6f 96       	adiw	r28, 0x1f	; 31
    263a:	8f af       	std	Y+63, r24	; 0x3f
    263c:	6f 97       	sbiw	r28, 0x1f	; 31
    263e:	08 2e       	mov	r0, r24
    2640:	04 c0       	rjmp	.+8      	; 0x264a <__udivdi3+0x3f0>
    2642:	22 0c       	add	r2, r2
    2644:	33 1c       	adc	r3, r3
    2646:	44 1c       	adc	r4, r4
    2648:	55 1c       	adc	r5, r5
    264a:	0a 94       	dec	r0
    264c:	d2 f7       	brpl	.-12     	; 0x2642 <__udivdi3+0x3e8>
    264e:	ee 2d       	mov	r30, r14
    2650:	e8 1b       	sub	r30, r24
    2652:	64 01       	movw	r12, r8
    2654:	53 01       	movw	r10, r6
    2656:	0e 2e       	mov	r0, r30
    2658:	04 c0       	rjmp	.+8      	; 0x2662 <__udivdi3+0x408>
    265a:	d6 94       	lsr	r13
    265c:	c7 94       	ror	r12
    265e:	b7 94       	ror	r11
    2660:	a7 94       	ror	r10
    2662:	0a 94       	dec	r0
    2664:	d2 f7       	brpl	.-12     	; 0x265a <__udivdi3+0x400>
    2666:	a4 01       	movw	r20, r8
    2668:	93 01       	movw	r18, r6
    266a:	6f 96       	adiw	r28, 0x1f	; 31
    266c:	0f ac       	ldd	r0, Y+63	; 0x3f
    266e:	6f 97       	sbiw	r28, 0x1f	; 31
    2670:	04 c0       	rjmp	.+8      	; 0x267a <__udivdi3+0x420>
    2672:	22 0f       	add	r18, r18
    2674:	33 1f       	adc	r19, r19
    2676:	44 1f       	adc	r20, r20
    2678:	55 1f       	adc	r21, r21
    267a:	0a 94       	dec	r0
    267c:	d2 f7       	brpl	.-12     	; 0x2672 <__udivdi3+0x418>
    267e:	6d a4       	ldd	r6, Y+45	; 0x2d
    2680:	7e a4       	ldd	r7, Y+46	; 0x2e
    2682:	8f a4       	ldd	r8, Y+47	; 0x2f
    2684:	98 a8       	ldd	r9, Y+48	; 0x30
    2686:	0e 2e       	mov	r0, r30
    2688:	04 c0       	rjmp	.+8      	; 0x2692 <__udivdi3+0x438>
    268a:	96 94       	lsr	r9
    268c:	87 94       	ror	r8
    268e:	77 94       	ror	r7
    2690:	67 94       	ror	r6
    2692:	0a 94       	dec	r0
    2694:	d2 f7       	brpl	.-12     	; 0x268a <__udivdi3+0x430>
    2696:	84 01       	movw	r16, r8
    2698:	73 01       	movw	r14, r6
    269a:	e2 2a       	or	r14, r18
    269c:	f3 2a       	or	r15, r19
    269e:	04 2b       	or	r16, r20
    26a0:	15 2b       	or	r17, r21
    26a2:	e9 a6       	std	Y+41, r14	; 0x29
    26a4:	fa a6       	std	Y+42, r15	; 0x2a
    26a6:	0b a7       	std	Y+43, r16	; 0x2b
    26a8:	1c a7       	std	Y+44, r17	; 0x2c
    26aa:	32 01       	movw	r6, r4
    26ac:	88 24       	eor	r8, r8
    26ae:	99 24       	eor	r9, r9
    26b0:	92 01       	movw	r18, r4
    26b2:	81 01       	movw	r16, r2
    26b4:	20 70       	andi	r18, 0x00	; 0
    26b6:	30 70       	andi	r19, 0x00	; 0
    26b8:	21 96       	adiw	r28, 0x01	; 1
    26ba:	0c af       	std	Y+60, r16	; 0x3c
    26bc:	1d af       	std	Y+61, r17	; 0x3d
    26be:	2e af       	std	Y+62, r18	; 0x3e
    26c0:	3f af       	std	Y+63, r19	; 0x3f
    26c2:	21 97       	sbiw	r28, 0x01	; 1
    26c4:	c6 01       	movw	r24, r12
    26c6:	b5 01       	movw	r22, r10
    26c8:	a4 01       	movw	r20, r8
    26ca:	93 01       	movw	r18, r6
    26cc:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    26d0:	7b 01       	movw	r14, r22
    26d2:	8c 01       	movw	r16, r24
    26d4:	c6 01       	movw	r24, r12
    26d6:	b5 01       	movw	r22, r10
    26d8:	a4 01       	movw	r20, r8
    26da:	93 01       	movw	r18, r6
    26dc:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    26e0:	c9 01       	movw	r24, r18
    26e2:	da 01       	movw	r26, r20
    26e4:	25 96       	adiw	r28, 0x05	; 5
    26e6:	8c af       	std	Y+60, r24	; 0x3c
    26e8:	9d af       	std	Y+61, r25	; 0x3d
    26ea:	ae af       	std	Y+62, r26	; 0x3e
    26ec:	bf af       	std	Y+63, r27	; 0x3f
    26ee:	25 97       	sbiw	r28, 0x05	; 5
    26f0:	bc 01       	movw	r22, r24
    26f2:	cd 01       	movw	r24, r26
    26f4:	21 96       	adiw	r28, 0x01	; 1
    26f6:	2c ad       	ldd	r18, Y+60	; 0x3c
    26f8:	3d ad       	ldd	r19, Y+61	; 0x3d
    26fa:	4e ad       	ldd	r20, Y+62	; 0x3e
    26fc:	5f ad       	ldd	r21, Y+63	; 0x3f
    26fe:	21 97       	sbiw	r28, 0x01	; 1
    2700:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    2704:	9b 01       	movw	r18, r22
    2706:	ac 01       	movw	r20, r24
    2708:	87 01       	movw	r16, r14
    270a:	ff 24       	eor	r15, r15
    270c:	ee 24       	eor	r14, r14
    270e:	a9 a4       	ldd	r10, Y+41	; 0x29
    2710:	ba a4       	ldd	r11, Y+42	; 0x2a
    2712:	cb a4       	ldd	r12, Y+43	; 0x2b
    2714:	dc a4       	ldd	r13, Y+44	; 0x2c
    2716:	c6 01       	movw	r24, r12
    2718:	aa 27       	eor	r26, r26
    271a:	bb 27       	eor	r27, r27
    271c:	5c 01       	movw	r10, r24
    271e:	6d 01       	movw	r12, r26
    2720:	ae 28       	or	r10, r14
    2722:	bf 28       	or	r11, r15
    2724:	c0 2a       	or	r12, r16
    2726:	d1 2a       	or	r13, r17
    2728:	a2 16       	cp	r10, r18
    272a:	b3 06       	cpc	r11, r19
    272c:	c4 06       	cpc	r12, r20
    272e:	d5 06       	cpc	r13, r21
    2730:	60 f5       	brcc	.+88     	; 0x278a <__udivdi3+0x530>
    2732:	25 96       	adiw	r28, 0x05	; 5
    2734:	6c ad       	ldd	r22, Y+60	; 0x3c
    2736:	7d ad       	ldd	r23, Y+61	; 0x3d
    2738:	8e ad       	ldd	r24, Y+62	; 0x3e
    273a:	9f ad       	ldd	r25, Y+63	; 0x3f
    273c:	25 97       	sbiw	r28, 0x05	; 5
    273e:	61 50       	subi	r22, 0x01	; 1
    2740:	70 40       	sbci	r23, 0x00	; 0
    2742:	80 40       	sbci	r24, 0x00	; 0
    2744:	90 40       	sbci	r25, 0x00	; 0
    2746:	25 96       	adiw	r28, 0x05	; 5
    2748:	6c af       	std	Y+60, r22	; 0x3c
    274a:	7d af       	std	Y+61, r23	; 0x3d
    274c:	8e af       	std	Y+62, r24	; 0x3e
    274e:	9f af       	std	Y+63, r25	; 0x3f
    2750:	25 97       	sbiw	r28, 0x05	; 5
    2752:	a2 0c       	add	r10, r2
    2754:	b3 1c       	adc	r11, r3
    2756:	c4 1c       	adc	r12, r4
    2758:	d5 1c       	adc	r13, r5
    275a:	a2 14       	cp	r10, r2
    275c:	b3 04       	cpc	r11, r3
    275e:	c4 04       	cpc	r12, r4
    2760:	d5 04       	cpc	r13, r5
    2762:	98 f0       	brcs	.+38     	; 0x278a <__udivdi3+0x530>
    2764:	a2 16       	cp	r10, r18
    2766:	b3 06       	cpc	r11, r19
    2768:	c4 06       	cpc	r12, r20
    276a:	d5 06       	cpc	r13, r21
    276c:	70 f4       	brcc	.+28     	; 0x278a <__udivdi3+0x530>
    276e:	61 50       	subi	r22, 0x01	; 1
    2770:	70 40       	sbci	r23, 0x00	; 0
    2772:	80 40       	sbci	r24, 0x00	; 0
    2774:	90 40       	sbci	r25, 0x00	; 0
    2776:	25 96       	adiw	r28, 0x05	; 5
    2778:	6c af       	std	Y+60, r22	; 0x3c
    277a:	7d af       	std	Y+61, r23	; 0x3d
    277c:	8e af       	std	Y+62, r24	; 0x3e
    277e:	9f af       	std	Y+63, r25	; 0x3f
    2780:	25 97       	sbiw	r28, 0x05	; 5
    2782:	a2 0c       	add	r10, r2
    2784:	b3 1c       	adc	r11, r3
    2786:	c4 1c       	adc	r12, r4
    2788:	d5 1c       	adc	r13, r5
    278a:	a2 1a       	sub	r10, r18
    278c:	b3 0a       	sbc	r11, r19
    278e:	c4 0a       	sbc	r12, r20
    2790:	d5 0a       	sbc	r13, r21
    2792:	c6 01       	movw	r24, r12
    2794:	b5 01       	movw	r22, r10
    2796:	a4 01       	movw	r20, r8
    2798:	93 01       	movw	r18, r6
    279a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    279e:	7b 01       	movw	r14, r22
    27a0:	8c 01       	movw	r16, r24
    27a2:	c6 01       	movw	r24, r12
    27a4:	b5 01       	movw	r22, r10
    27a6:	a4 01       	movw	r20, r8
    27a8:	93 01       	movw	r18, r6
    27aa:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    27ae:	c9 01       	movw	r24, r18
    27b0:	da 01       	movw	r26, r20
    27b2:	3c 01       	movw	r6, r24
    27b4:	4d 01       	movw	r8, r26
    27b6:	c4 01       	movw	r24, r8
    27b8:	b3 01       	movw	r22, r6
    27ba:	21 96       	adiw	r28, 0x01	; 1
    27bc:	2c ad       	ldd	r18, Y+60	; 0x3c
    27be:	3d ad       	ldd	r19, Y+61	; 0x3d
    27c0:	4e ad       	ldd	r20, Y+62	; 0x3e
    27c2:	5f ad       	ldd	r21, Y+63	; 0x3f
    27c4:	21 97       	sbiw	r28, 0x01	; 1
    27c6:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    27ca:	9b 01       	movw	r18, r22
    27cc:	ac 01       	movw	r20, r24
    27ce:	87 01       	movw	r16, r14
    27d0:	ff 24       	eor	r15, r15
    27d2:	ee 24       	eor	r14, r14
    27d4:	89 a5       	ldd	r24, Y+41	; 0x29
    27d6:	9a a5       	ldd	r25, Y+42	; 0x2a
    27d8:	ab a5       	ldd	r26, Y+43	; 0x2b
    27da:	bc a5       	ldd	r27, Y+44	; 0x2c
    27dc:	a0 70       	andi	r26, 0x00	; 0
    27de:	b0 70       	andi	r27, 0x00	; 0
    27e0:	57 01       	movw	r10, r14
    27e2:	68 01       	movw	r12, r16
    27e4:	a8 2a       	or	r10, r24
    27e6:	b9 2a       	or	r11, r25
    27e8:	ca 2a       	or	r12, r26
    27ea:	db 2a       	or	r13, r27
    27ec:	a2 16       	cp	r10, r18
    27ee:	b3 06       	cpc	r11, r19
    27f0:	c4 06       	cpc	r12, r20
    27f2:	d5 06       	cpc	r13, r21
    27f4:	e0 f4       	brcc	.+56     	; 0x282e <__udivdi3+0x5d4>
    27f6:	08 94       	sec
    27f8:	61 08       	sbc	r6, r1
    27fa:	71 08       	sbc	r7, r1
    27fc:	81 08       	sbc	r8, r1
    27fe:	91 08       	sbc	r9, r1
    2800:	a2 0c       	add	r10, r2
    2802:	b3 1c       	adc	r11, r3
    2804:	c4 1c       	adc	r12, r4
    2806:	d5 1c       	adc	r13, r5
    2808:	a2 14       	cp	r10, r2
    280a:	b3 04       	cpc	r11, r3
    280c:	c4 04       	cpc	r12, r4
    280e:	d5 04       	cpc	r13, r5
    2810:	70 f0       	brcs	.+28     	; 0x282e <__udivdi3+0x5d4>
    2812:	a2 16       	cp	r10, r18
    2814:	b3 06       	cpc	r11, r19
    2816:	c4 06       	cpc	r12, r20
    2818:	d5 06       	cpc	r13, r21
    281a:	48 f4       	brcc	.+18     	; 0x282e <__udivdi3+0x5d4>
    281c:	08 94       	sec
    281e:	61 08       	sbc	r6, r1
    2820:	71 08       	sbc	r7, r1
    2822:	81 08       	sbc	r8, r1
    2824:	91 08       	sbc	r9, r1
    2826:	a2 0c       	add	r10, r2
    2828:	b3 1c       	adc	r11, r3
    282a:	c4 1c       	adc	r12, r4
    282c:	d5 1c       	adc	r13, r5
    282e:	8d a5       	ldd	r24, Y+45	; 0x2d
    2830:	9e a5       	ldd	r25, Y+46	; 0x2e
    2832:	af a5       	ldd	r26, Y+47	; 0x2f
    2834:	b8 a9       	ldd	r27, Y+48	; 0x30
    2836:	6f 96       	adiw	r28, 0x1f	; 31
    2838:	0f ac       	ldd	r0, Y+63	; 0x3f
    283a:	6f 97       	sbiw	r28, 0x1f	; 31
    283c:	04 c0       	rjmp	.+8      	; 0x2846 <__udivdi3+0x5ec>
    283e:	88 0f       	add	r24, r24
    2840:	99 1f       	adc	r25, r25
    2842:	aa 1f       	adc	r26, r26
    2844:	bb 1f       	adc	r27, r27
    2846:	0a 94       	dec	r0
    2848:	d2 f7       	brpl	.-12     	; 0x283e <__udivdi3+0x5e4>
    284a:	8d a7       	std	Y+45, r24	; 0x2d
    284c:	9e a7       	std	Y+46, r25	; 0x2e
    284e:	af a7       	std	Y+47, r26	; 0x2f
    2850:	b8 ab       	std	Y+48, r27	; 0x30
    2852:	a2 1a       	sub	r10, r18
    2854:	b3 0a       	sbc	r11, r19
    2856:	c4 0a       	sbc	r12, r20
    2858:	d5 0a       	sbc	r13, r21
    285a:	25 96       	adiw	r28, 0x05	; 5
    285c:	ec ac       	ldd	r14, Y+60	; 0x3c
    285e:	fd ac       	ldd	r15, Y+61	; 0x3d
    2860:	0e ad       	ldd	r16, Y+62	; 0x3e
    2862:	1f ad       	ldd	r17, Y+63	; 0x3f
    2864:	25 97       	sbiw	r28, 0x05	; 5
    2866:	d7 01       	movw	r26, r14
    2868:	99 27       	eor	r25, r25
    286a:	88 27       	eor	r24, r24
    286c:	68 2a       	or	r6, r24
    286e:	79 2a       	or	r7, r25
    2870:	8a 2a       	or	r8, r26
    2872:	9b 2a       	or	r9, r27
    2874:	82 01       	movw	r16, r4
    2876:	22 27       	eor	r18, r18
    2878:	33 27       	eor	r19, r19
    287a:	29 96       	adiw	r28, 0x09	; 9
    287c:	0c af       	std	Y+60, r16	; 0x3c
    287e:	1d af       	std	Y+61, r17	; 0x3d
    2880:	2e af       	std	Y+62, r18	; 0x3e
    2882:	3f af       	std	Y+63, r19	; 0x3f
    2884:	29 97       	sbiw	r28, 0x09	; 9
    2886:	a2 01       	movw	r20, r4
    2888:	91 01       	movw	r18, r2
    288a:	40 70       	andi	r20, 0x00	; 0
    288c:	50 70       	andi	r21, 0x00	; 0
    288e:	2d 96       	adiw	r28, 0x0d	; 13
    2890:	2c af       	std	Y+60, r18	; 0x3c
    2892:	3d af       	std	Y+61, r19	; 0x3d
    2894:	4e af       	std	Y+62, r20	; 0x3e
    2896:	5f af       	std	Y+63, r21	; 0x3f
    2898:	2d 97       	sbiw	r28, 0x0d	; 13
    289a:	c6 01       	movw	r24, r12
    289c:	b5 01       	movw	r22, r10
    289e:	29 96       	adiw	r28, 0x09	; 9
    28a0:	2c ad       	ldd	r18, Y+60	; 0x3c
    28a2:	3d ad       	ldd	r19, Y+61	; 0x3d
    28a4:	4e ad       	ldd	r20, Y+62	; 0x3e
    28a6:	5f ad       	ldd	r21, Y+63	; 0x3f
    28a8:	29 97       	sbiw	r28, 0x09	; 9
    28aa:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    28ae:	7b 01       	movw	r14, r22
    28b0:	8c 01       	movw	r16, r24
    28b2:	c6 01       	movw	r24, r12
    28b4:	b5 01       	movw	r22, r10
    28b6:	29 96       	adiw	r28, 0x09	; 9
    28b8:	2c ad       	ldd	r18, Y+60	; 0x3c
    28ba:	3d ad       	ldd	r19, Y+61	; 0x3d
    28bc:	4e ad       	ldd	r20, Y+62	; 0x3e
    28be:	5f ad       	ldd	r21, Y+63	; 0x3f
    28c0:	29 97       	sbiw	r28, 0x09	; 9
    28c2:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    28c6:	c9 01       	movw	r24, r18
    28c8:	da 01       	movw	r26, r20
    28ca:	61 96       	adiw	r28, 0x11	; 17
    28cc:	8c af       	std	Y+60, r24	; 0x3c
    28ce:	9d af       	std	Y+61, r25	; 0x3d
    28d0:	ae af       	std	Y+62, r26	; 0x3e
    28d2:	bf af       	std	Y+63, r27	; 0x3f
    28d4:	61 97       	sbiw	r28, 0x11	; 17
    28d6:	bc 01       	movw	r22, r24
    28d8:	cd 01       	movw	r24, r26
    28da:	2d 96       	adiw	r28, 0x0d	; 13
    28dc:	2c ad       	ldd	r18, Y+60	; 0x3c
    28de:	3d ad       	ldd	r19, Y+61	; 0x3d
    28e0:	4e ad       	ldd	r20, Y+62	; 0x3e
    28e2:	5f ad       	ldd	r21, Y+63	; 0x3f
    28e4:	2d 97       	sbiw	r28, 0x0d	; 13
    28e6:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    28ea:	9b 01       	movw	r18, r22
    28ec:	ac 01       	movw	r20, r24
    28ee:	87 01       	movw	r16, r14
    28f0:	ff 24       	eor	r15, r15
    28f2:	ee 24       	eor	r14, r14
    28f4:	ad a4       	ldd	r10, Y+45	; 0x2d
    28f6:	be a4       	ldd	r11, Y+46	; 0x2e
    28f8:	cf a4       	ldd	r12, Y+47	; 0x2f
    28fa:	d8 a8       	ldd	r13, Y+48	; 0x30
    28fc:	c6 01       	movw	r24, r12
    28fe:	aa 27       	eor	r26, r26
    2900:	bb 27       	eor	r27, r27
    2902:	57 01       	movw	r10, r14
    2904:	68 01       	movw	r12, r16
    2906:	a8 2a       	or	r10, r24
    2908:	b9 2a       	or	r11, r25
    290a:	ca 2a       	or	r12, r26
    290c:	db 2a       	or	r13, r27
    290e:	a2 16       	cp	r10, r18
    2910:	b3 06       	cpc	r11, r19
    2912:	c4 06       	cpc	r12, r20
    2914:	d5 06       	cpc	r13, r21
    2916:	60 f5       	brcc	.+88     	; 0x2970 <__udivdi3+0x716>
    2918:	61 96       	adiw	r28, 0x11	; 17
    291a:	6c ad       	ldd	r22, Y+60	; 0x3c
    291c:	7d ad       	ldd	r23, Y+61	; 0x3d
    291e:	8e ad       	ldd	r24, Y+62	; 0x3e
    2920:	9f ad       	ldd	r25, Y+63	; 0x3f
    2922:	61 97       	sbiw	r28, 0x11	; 17
    2924:	61 50       	subi	r22, 0x01	; 1
    2926:	70 40       	sbci	r23, 0x00	; 0
    2928:	80 40       	sbci	r24, 0x00	; 0
    292a:	90 40       	sbci	r25, 0x00	; 0
    292c:	61 96       	adiw	r28, 0x11	; 17
    292e:	6c af       	std	Y+60, r22	; 0x3c
    2930:	7d af       	std	Y+61, r23	; 0x3d
    2932:	8e af       	std	Y+62, r24	; 0x3e
    2934:	9f af       	std	Y+63, r25	; 0x3f
    2936:	61 97       	sbiw	r28, 0x11	; 17
    2938:	a2 0c       	add	r10, r2
    293a:	b3 1c       	adc	r11, r3
    293c:	c4 1c       	adc	r12, r4
    293e:	d5 1c       	adc	r13, r5
    2940:	a2 14       	cp	r10, r2
    2942:	b3 04       	cpc	r11, r3
    2944:	c4 04       	cpc	r12, r4
    2946:	d5 04       	cpc	r13, r5
    2948:	98 f0       	brcs	.+38     	; 0x2970 <__udivdi3+0x716>
    294a:	a2 16       	cp	r10, r18
    294c:	b3 06       	cpc	r11, r19
    294e:	c4 06       	cpc	r12, r20
    2950:	d5 06       	cpc	r13, r21
    2952:	70 f4       	brcc	.+28     	; 0x2970 <__udivdi3+0x716>
    2954:	61 50       	subi	r22, 0x01	; 1
    2956:	70 40       	sbci	r23, 0x00	; 0
    2958:	80 40       	sbci	r24, 0x00	; 0
    295a:	90 40       	sbci	r25, 0x00	; 0
    295c:	61 96       	adiw	r28, 0x11	; 17
    295e:	6c af       	std	Y+60, r22	; 0x3c
    2960:	7d af       	std	Y+61, r23	; 0x3d
    2962:	8e af       	std	Y+62, r24	; 0x3e
    2964:	9f af       	std	Y+63, r25	; 0x3f
    2966:	61 97       	sbiw	r28, 0x11	; 17
    2968:	a2 0c       	add	r10, r2
    296a:	b3 1c       	adc	r11, r3
    296c:	c4 1c       	adc	r12, r4
    296e:	d5 1c       	adc	r13, r5
    2970:	a2 1a       	sub	r10, r18
    2972:	b3 0a       	sbc	r11, r19
    2974:	c4 0a       	sbc	r12, r20
    2976:	d5 0a       	sbc	r13, r21
    2978:	c6 01       	movw	r24, r12
    297a:	b5 01       	movw	r22, r10
    297c:	29 96       	adiw	r28, 0x09	; 9
    297e:	2c ad       	ldd	r18, Y+60	; 0x3c
    2980:	3d ad       	ldd	r19, Y+61	; 0x3d
    2982:	4e ad       	ldd	r20, Y+62	; 0x3e
    2984:	5f ad       	ldd	r21, Y+63	; 0x3f
    2986:	29 97       	sbiw	r28, 0x09	; 9
    2988:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    298c:	7b 01       	movw	r14, r22
    298e:	8c 01       	movw	r16, r24
    2990:	c6 01       	movw	r24, r12
    2992:	b5 01       	movw	r22, r10
    2994:	29 96       	adiw	r28, 0x09	; 9
    2996:	2c ad       	ldd	r18, Y+60	; 0x3c
    2998:	3d ad       	ldd	r19, Y+61	; 0x3d
    299a:	4e ad       	ldd	r20, Y+62	; 0x3e
    299c:	5f ad       	ldd	r21, Y+63	; 0x3f
    299e:	29 97       	sbiw	r28, 0x09	; 9
    29a0:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    29a4:	c9 01       	movw	r24, r18
    29a6:	da 01       	movw	r26, r20
    29a8:	5c 01       	movw	r10, r24
    29aa:	6d 01       	movw	r12, r26
    29ac:	c6 01       	movw	r24, r12
    29ae:	b5 01       	movw	r22, r10
    29b0:	2d 96       	adiw	r28, 0x0d	; 13
    29b2:	2c ad       	ldd	r18, Y+60	; 0x3c
    29b4:	3d ad       	ldd	r19, Y+61	; 0x3d
    29b6:	4e ad       	ldd	r20, Y+62	; 0x3e
    29b8:	5f ad       	ldd	r21, Y+63	; 0x3f
    29ba:	2d 97       	sbiw	r28, 0x0d	; 13
    29bc:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    29c0:	9b 01       	movw	r18, r22
    29c2:	ac 01       	movw	r20, r24
    29c4:	87 01       	movw	r16, r14
    29c6:	ff 24       	eor	r15, r15
    29c8:	ee 24       	eor	r14, r14
    29ca:	8d a5       	ldd	r24, Y+45	; 0x2d
    29cc:	9e a5       	ldd	r25, Y+46	; 0x2e
    29ce:	af a5       	ldd	r26, Y+47	; 0x2f
    29d0:	b8 a9       	ldd	r27, Y+48	; 0x30
    29d2:	a0 70       	andi	r26, 0x00	; 0
    29d4:	b0 70       	andi	r27, 0x00	; 0
    29d6:	e8 2a       	or	r14, r24
    29d8:	f9 2a       	or	r15, r25
    29da:	0a 2b       	or	r16, r26
    29dc:	1b 2b       	or	r17, r27
    29de:	e2 16       	cp	r14, r18
    29e0:	f3 06       	cpc	r15, r19
    29e2:	04 07       	cpc	r16, r20
    29e4:	15 07       	cpc	r17, r21
    29e6:	c0 f4       	brcc	.+48     	; 0x2a18 <__udivdi3+0x7be>
    29e8:	08 94       	sec
    29ea:	a1 08       	sbc	r10, r1
    29ec:	b1 08       	sbc	r11, r1
    29ee:	c1 08       	sbc	r12, r1
    29f0:	d1 08       	sbc	r13, r1
    29f2:	e2 0c       	add	r14, r2
    29f4:	f3 1c       	adc	r15, r3
    29f6:	04 1d       	adc	r16, r4
    29f8:	15 1d       	adc	r17, r5
    29fa:	e2 14       	cp	r14, r2
    29fc:	f3 04       	cpc	r15, r3
    29fe:	04 05       	cpc	r16, r4
    2a00:	15 05       	cpc	r17, r5
    2a02:	50 f0       	brcs	.+20     	; 0x2a18 <__udivdi3+0x7be>
    2a04:	e2 16       	cp	r14, r18
    2a06:	f3 06       	cpc	r15, r19
    2a08:	04 07       	cpc	r16, r20
    2a0a:	15 07       	cpc	r17, r21
    2a0c:	28 f4       	brcc	.+10     	; 0x2a18 <__udivdi3+0x7be>
    2a0e:	08 94       	sec
    2a10:	a1 08       	sbc	r10, r1
    2a12:	b1 08       	sbc	r11, r1
    2a14:	c1 08       	sbc	r12, r1
    2a16:	d1 08       	sbc	r13, r1
    2a18:	61 96       	adiw	r28, 0x11	; 17
    2a1a:	ec ac       	ldd	r14, Y+60	; 0x3c
    2a1c:	fd ac       	ldd	r15, Y+61	; 0x3d
    2a1e:	0e ad       	ldd	r16, Y+62	; 0x3e
    2a20:	1f ad       	ldd	r17, Y+63	; 0x3f
    2a22:	61 97       	sbiw	r28, 0x11	; 17
    2a24:	d7 01       	movw	r26, r14
    2a26:	99 27       	eor	r25, r25
    2a28:	88 27       	eor	r24, r24
    2a2a:	96 01       	movw	r18, r12
    2a2c:	85 01       	movw	r16, r10
    2a2e:	08 2b       	or	r16, r24
    2a30:	19 2b       	or	r17, r25
    2a32:	2a 2b       	or	r18, r26
    2a34:	3b 2b       	or	r19, r27
    2a36:	09 ab       	std	Y+49, r16	; 0x31
    2a38:	1a ab       	std	Y+50, r17	; 0x32
    2a3a:	2b ab       	std	Y+51, r18	; 0x33
    2a3c:	3c ab       	std	Y+52, r19	; 0x34
    2a3e:	62 c2       	rjmp	.+1220   	; 0x2f04 <__udivdi3+0xcaa>
    2a40:	6e 14       	cp	r6, r14
    2a42:	7f 04       	cpc	r7, r15
    2a44:	80 06       	cpc	r8, r16
    2a46:	91 06       	cpc	r9, r17
    2a48:	08 f4       	brcc	.+2      	; 0x2a4c <__udivdi3+0x7f2>
    2a4a:	51 c2       	rjmp	.+1186   	; 0x2eee <__udivdi3+0xc94>
    2a4c:	20 e0       	ldi	r18, 0x00	; 0
    2a4e:	e2 16       	cp	r14, r18
    2a50:	20 e0       	ldi	r18, 0x00	; 0
    2a52:	f2 06       	cpc	r15, r18
    2a54:	21 e0       	ldi	r18, 0x01	; 1
    2a56:	02 07       	cpc	r16, r18
    2a58:	20 e0       	ldi	r18, 0x00	; 0
    2a5a:	12 07       	cpc	r17, r18
    2a5c:	88 f4       	brcc	.+34     	; 0x2a80 <__udivdi3+0x826>
    2a5e:	3f ef       	ldi	r19, 0xFF	; 255
    2a60:	e3 16       	cp	r14, r19
    2a62:	f1 04       	cpc	r15, r1
    2a64:	01 05       	cpc	r16, r1
    2a66:	11 05       	cpc	r17, r1
    2a68:	31 f0       	breq	.+12     	; 0x2a76 <__udivdi3+0x81c>
    2a6a:	28 f0       	brcs	.+10     	; 0x2a76 <__udivdi3+0x81c>
    2a6c:	48 e0       	ldi	r20, 0x08	; 8
    2a6e:	50 e0       	ldi	r21, 0x00	; 0
    2a70:	60 e0       	ldi	r22, 0x00	; 0
    2a72:	70 e0       	ldi	r23, 0x00	; 0
    2a74:	17 c0       	rjmp	.+46     	; 0x2aa4 <__udivdi3+0x84a>
    2a76:	40 e0       	ldi	r20, 0x00	; 0
    2a78:	50 e0       	ldi	r21, 0x00	; 0
    2a7a:	60 e0       	ldi	r22, 0x00	; 0
    2a7c:	70 e0       	ldi	r23, 0x00	; 0
    2a7e:	12 c0       	rjmp	.+36     	; 0x2aa4 <__udivdi3+0x84a>
    2a80:	40 e0       	ldi	r20, 0x00	; 0
    2a82:	e4 16       	cp	r14, r20
    2a84:	40 e0       	ldi	r20, 0x00	; 0
    2a86:	f4 06       	cpc	r15, r20
    2a88:	40 e0       	ldi	r20, 0x00	; 0
    2a8a:	04 07       	cpc	r16, r20
    2a8c:	41 e0       	ldi	r20, 0x01	; 1
    2a8e:	14 07       	cpc	r17, r20
    2a90:	28 f0       	brcs	.+10     	; 0x2a9c <__udivdi3+0x842>
    2a92:	48 e1       	ldi	r20, 0x18	; 24
    2a94:	50 e0       	ldi	r21, 0x00	; 0
    2a96:	60 e0       	ldi	r22, 0x00	; 0
    2a98:	70 e0       	ldi	r23, 0x00	; 0
    2a9a:	04 c0       	rjmp	.+8      	; 0x2aa4 <__udivdi3+0x84a>
    2a9c:	40 e1       	ldi	r20, 0x10	; 16
    2a9e:	50 e0       	ldi	r21, 0x00	; 0
    2aa0:	60 e0       	ldi	r22, 0x00	; 0
    2aa2:	70 e0       	ldi	r23, 0x00	; 0
    2aa4:	d8 01       	movw	r26, r16
    2aa6:	c7 01       	movw	r24, r14
    2aa8:	04 2e       	mov	r0, r20
    2aaa:	04 c0       	rjmp	.+8      	; 0x2ab4 <__udivdi3+0x85a>
    2aac:	b6 95       	lsr	r27
    2aae:	a7 95       	ror	r26
    2ab0:	97 95       	ror	r25
    2ab2:	87 95       	ror	r24
    2ab4:	0a 94       	dec	r0
    2ab6:	d2 f7       	brpl	.-12     	; 0x2aac <__udivdi3+0x852>
    2ab8:	84 58       	subi	r24, 0x84	; 132
    2aba:	9f 4f       	sbci	r25, 0xFF	; 255
    2abc:	dc 01       	movw	r26, r24
    2abe:	2c 91       	ld	r18, X
    2ac0:	30 e2       	ldi	r19, 0x20	; 32
    2ac2:	a3 2e       	mov	r10, r19
    2ac4:	b1 2c       	mov	r11, r1
    2ac6:	c1 2c       	mov	r12, r1
    2ac8:	d1 2c       	mov	r13, r1
    2aca:	d6 01       	movw	r26, r12
    2acc:	c5 01       	movw	r24, r10
    2ace:	84 1b       	sub	r24, r20
    2ad0:	95 0b       	sbc	r25, r21
    2ad2:	a6 0b       	sbc	r26, r22
    2ad4:	b7 0b       	sbc	r27, r23
    2ad6:	82 1b       	sub	r24, r18
    2ad8:	91 09       	sbc	r25, r1
    2ada:	a1 09       	sbc	r26, r1
    2adc:	b1 09       	sbc	r27, r1
    2ade:	00 97       	sbiw	r24, 0x00	; 0
    2ae0:	a1 05       	cpc	r26, r1
    2ae2:	b1 05       	cpc	r27, r1
    2ae4:	89 f4       	brne	.+34     	; 0x2b08 <__udivdi3+0x8ae>
    2ae6:	e6 14       	cp	r14, r6
    2ae8:	f7 04       	cpc	r15, r7
    2aea:	08 05       	cpc	r16, r8
    2aec:	19 05       	cpc	r17, r9
    2aee:	08 f4       	brcc	.+2      	; 0x2af2 <__udivdi3+0x898>
    2af0:	f2 c1       	rjmp	.+996    	; 0x2ed6 <__udivdi3+0xc7c>
    2af2:	6d a4       	ldd	r6, Y+45	; 0x2d
    2af4:	7e a4       	ldd	r7, Y+46	; 0x2e
    2af6:	8f a4       	ldd	r8, Y+47	; 0x2f
    2af8:	98 a8       	ldd	r9, Y+48	; 0x30
    2afa:	62 14       	cp	r6, r2
    2afc:	73 04       	cpc	r7, r3
    2afe:	84 04       	cpc	r8, r4
    2b00:	95 04       	cpc	r9, r5
    2b02:	08 f0       	brcs	.+2      	; 0x2b06 <__udivdi3+0x8ac>
    2b04:	e8 c1       	rjmp	.+976    	; 0x2ed6 <__udivdi3+0xc7c>
    2b06:	f3 c1       	rjmp	.+998    	; 0x2eee <__udivdi3+0xc94>
    2b08:	6e 96       	adiw	r28, 0x1e	; 30
    2b0a:	8f af       	std	Y+63, r24	; 0x3f
    2b0c:	6e 97       	sbiw	r28, 0x1e	; 30
    2b0e:	08 2e       	mov	r0, r24
    2b10:	04 c0       	rjmp	.+8      	; 0x2b1a <__udivdi3+0x8c0>
    2b12:	ee 0c       	add	r14, r14
    2b14:	ff 1c       	adc	r15, r15
    2b16:	00 1f       	adc	r16, r16
    2b18:	11 1f       	adc	r17, r17
    2b1a:	0a 94       	dec	r0
    2b1c:	d2 f7       	brpl	.-12     	; 0x2b12 <__udivdi3+0x8b8>
    2b1e:	6a 2d       	mov	r22, r10
    2b20:	68 1b       	sub	r22, r24
    2b22:	d2 01       	movw	r26, r4
    2b24:	c1 01       	movw	r24, r2
    2b26:	06 2e       	mov	r0, r22
    2b28:	04 c0       	rjmp	.+8      	; 0x2b32 <__udivdi3+0x8d8>
    2b2a:	b6 95       	lsr	r27
    2b2c:	a7 95       	ror	r26
    2b2e:	97 95       	ror	r25
    2b30:	87 95       	ror	r24
    2b32:	0a 94       	dec	r0
    2b34:	d2 f7       	brpl	.-12     	; 0x2b2a <__udivdi3+0x8d0>
    2b36:	5c 01       	movw	r10, r24
    2b38:	6d 01       	movw	r12, r26
    2b3a:	ae 28       	or	r10, r14
    2b3c:	bf 28       	or	r11, r15
    2b3e:	c0 2a       	or	r12, r16
    2b40:	d1 2a       	or	r13, r17
    2b42:	ad a2       	std	Y+37, r10	; 0x25
    2b44:	be a2       	std	Y+38, r11	; 0x26
    2b46:	cf a2       	std	Y+39, r12	; 0x27
    2b48:	d8 a6       	std	Y+40, r13	; 0x28
    2b4a:	72 01       	movw	r14, r4
    2b4c:	61 01       	movw	r12, r2
    2b4e:	6e 96       	adiw	r28, 0x1e	; 30
    2b50:	0f ac       	ldd	r0, Y+63	; 0x3f
    2b52:	6e 97       	sbiw	r28, 0x1e	; 30
    2b54:	04 c0       	rjmp	.+8      	; 0x2b5e <__udivdi3+0x904>
    2b56:	cc 0c       	add	r12, r12
    2b58:	dd 1c       	adc	r13, r13
    2b5a:	ee 1c       	adc	r14, r14
    2b5c:	ff 1c       	adc	r15, r15
    2b5e:	0a 94       	dec	r0
    2b60:	d2 f7       	brpl	.-12     	; 0x2b56 <__udivdi3+0x8fc>
    2b62:	c9 a2       	std	Y+33, r12	; 0x21
    2b64:	da a2       	std	Y+34, r13	; 0x22
    2b66:	eb a2       	std	Y+35, r14	; 0x23
    2b68:	fc a2       	std	Y+36, r15	; 0x24
    2b6a:	64 01       	movw	r12, r8
    2b6c:	53 01       	movw	r10, r6
    2b6e:	06 2e       	mov	r0, r22
    2b70:	04 c0       	rjmp	.+8      	; 0x2b7a <__udivdi3+0x920>
    2b72:	d6 94       	lsr	r13
    2b74:	c7 94       	ror	r12
    2b76:	b7 94       	ror	r11
    2b78:	a7 94       	ror	r10
    2b7a:	0a 94       	dec	r0
    2b7c:	d2 f7       	brpl	.-12     	; 0x2b72 <__udivdi3+0x918>
    2b7e:	d4 01       	movw	r26, r8
    2b80:	c3 01       	movw	r24, r6
    2b82:	6e 96       	adiw	r28, 0x1e	; 30
    2b84:	0f ac       	ldd	r0, Y+63	; 0x3f
    2b86:	6e 97       	sbiw	r28, 0x1e	; 30
    2b88:	04 c0       	rjmp	.+8      	; 0x2b92 <__udivdi3+0x938>
    2b8a:	88 0f       	add	r24, r24
    2b8c:	99 1f       	adc	r25, r25
    2b8e:	aa 1f       	adc	r26, r26
    2b90:	bb 1f       	adc	r27, r27
    2b92:	0a 94       	dec	r0
    2b94:	d2 f7       	brpl	.-12     	; 0x2b8a <__udivdi3+0x930>
    2b96:	ed a4       	ldd	r14, Y+45	; 0x2d
    2b98:	fe a4       	ldd	r15, Y+46	; 0x2e
    2b9a:	0f a5       	ldd	r16, Y+47	; 0x2f
    2b9c:	18 a9       	ldd	r17, Y+48	; 0x30
    2b9e:	04 c0       	rjmp	.+8      	; 0x2ba8 <__udivdi3+0x94e>
    2ba0:	16 95       	lsr	r17
    2ba2:	07 95       	ror	r16
    2ba4:	f7 94       	ror	r15
    2ba6:	e7 94       	ror	r14
    2ba8:	6a 95       	dec	r22
    2baa:	d2 f7       	brpl	.-12     	; 0x2ba0 <__udivdi3+0x946>
    2bac:	37 01       	movw	r6, r14
    2bae:	48 01       	movw	r8, r16
    2bb0:	68 2a       	or	r6, r24
    2bb2:	79 2a       	or	r7, r25
    2bb4:	8a 2a       	or	r8, r26
    2bb6:	9b 2a       	or	r9, r27
    2bb8:	6d 8e       	std	Y+29, r6	; 0x1d
    2bba:	7e 8e       	std	Y+30, r7	; 0x1e
    2bbc:	8f 8e       	std	Y+31, r8	; 0x1f
    2bbe:	98 a2       	std	Y+32, r9	; 0x20
    2bc0:	ed a0       	ldd	r14, Y+37	; 0x25
    2bc2:	fe a0       	ldd	r15, Y+38	; 0x26
    2bc4:	0f a1       	ldd	r16, Y+39	; 0x27
    2bc6:	18 a5       	ldd	r17, Y+40	; 0x28
    2bc8:	38 01       	movw	r6, r16
    2bca:	88 24       	eor	r8, r8
    2bcc:	99 24       	eor	r9, r9
    2bce:	98 01       	movw	r18, r16
    2bd0:	87 01       	movw	r16, r14
    2bd2:	20 70       	andi	r18, 0x00	; 0
    2bd4:	30 70       	andi	r19, 0x00	; 0
    2bd6:	65 96       	adiw	r28, 0x15	; 21
    2bd8:	0c af       	std	Y+60, r16	; 0x3c
    2bda:	1d af       	std	Y+61, r17	; 0x3d
    2bdc:	2e af       	std	Y+62, r18	; 0x3e
    2bde:	3f af       	std	Y+63, r19	; 0x3f
    2be0:	65 97       	sbiw	r28, 0x15	; 21
    2be2:	c6 01       	movw	r24, r12
    2be4:	b5 01       	movw	r22, r10
    2be6:	a4 01       	movw	r20, r8
    2be8:	93 01       	movw	r18, r6
    2bea:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    2bee:	7b 01       	movw	r14, r22
    2bf0:	8c 01       	movw	r16, r24
    2bf2:	c6 01       	movw	r24, r12
    2bf4:	b5 01       	movw	r22, r10
    2bf6:	a4 01       	movw	r20, r8
    2bf8:	93 01       	movw	r18, r6
    2bfa:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    2bfe:	c9 01       	movw	r24, r18
    2c00:	da 01       	movw	r26, r20
    2c02:	1c 01       	movw	r2, r24
    2c04:	2d 01       	movw	r4, r26
    2c06:	c2 01       	movw	r24, r4
    2c08:	b1 01       	movw	r22, r2
    2c0a:	65 96       	adiw	r28, 0x15	; 21
    2c0c:	2c ad       	ldd	r18, Y+60	; 0x3c
    2c0e:	3d ad       	ldd	r19, Y+61	; 0x3d
    2c10:	4e ad       	ldd	r20, Y+62	; 0x3e
    2c12:	5f ad       	ldd	r21, Y+63	; 0x3f
    2c14:	65 97       	sbiw	r28, 0x15	; 21
    2c16:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    2c1a:	9b 01       	movw	r18, r22
    2c1c:	ac 01       	movw	r20, r24
    2c1e:	87 01       	movw	r16, r14
    2c20:	ff 24       	eor	r15, r15
    2c22:	ee 24       	eor	r14, r14
    2c24:	ad 8c       	ldd	r10, Y+29	; 0x1d
    2c26:	be 8c       	ldd	r11, Y+30	; 0x1e
    2c28:	cf 8c       	ldd	r12, Y+31	; 0x1f
    2c2a:	d8 a0       	ldd	r13, Y+32	; 0x20
    2c2c:	c6 01       	movw	r24, r12
    2c2e:	aa 27       	eor	r26, r26
    2c30:	bb 27       	eor	r27, r27
    2c32:	57 01       	movw	r10, r14
    2c34:	68 01       	movw	r12, r16
    2c36:	a8 2a       	or	r10, r24
    2c38:	b9 2a       	or	r11, r25
    2c3a:	ca 2a       	or	r12, r26
    2c3c:	db 2a       	or	r13, r27
    2c3e:	a2 16       	cp	r10, r18
    2c40:	b3 06       	cpc	r11, r19
    2c42:	c4 06       	cpc	r12, r20
    2c44:	d5 06       	cpc	r13, r21
    2c46:	00 f5       	brcc	.+64     	; 0x2c88 <__udivdi3+0xa2e>
    2c48:	08 94       	sec
    2c4a:	21 08       	sbc	r2, r1
    2c4c:	31 08       	sbc	r3, r1
    2c4e:	41 08       	sbc	r4, r1
    2c50:	51 08       	sbc	r5, r1
    2c52:	ed a0       	ldd	r14, Y+37	; 0x25
    2c54:	fe a0       	ldd	r15, Y+38	; 0x26
    2c56:	0f a1       	ldd	r16, Y+39	; 0x27
    2c58:	18 a5       	ldd	r17, Y+40	; 0x28
    2c5a:	ae 0c       	add	r10, r14
    2c5c:	bf 1c       	adc	r11, r15
    2c5e:	c0 1e       	adc	r12, r16
    2c60:	d1 1e       	adc	r13, r17
    2c62:	ae 14       	cp	r10, r14
    2c64:	bf 04       	cpc	r11, r15
    2c66:	c0 06       	cpc	r12, r16
    2c68:	d1 06       	cpc	r13, r17
    2c6a:	70 f0       	brcs	.+28     	; 0x2c88 <__udivdi3+0xa2e>
    2c6c:	a2 16       	cp	r10, r18
    2c6e:	b3 06       	cpc	r11, r19
    2c70:	c4 06       	cpc	r12, r20
    2c72:	d5 06       	cpc	r13, r21
    2c74:	48 f4       	brcc	.+18     	; 0x2c88 <__udivdi3+0xa2e>
    2c76:	08 94       	sec
    2c78:	21 08       	sbc	r2, r1
    2c7a:	31 08       	sbc	r3, r1
    2c7c:	41 08       	sbc	r4, r1
    2c7e:	51 08       	sbc	r5, r1
    2c80:	ae 0c       	add	r10, r14
    2c82:	bf 1c       	adc	r11, r15
    2c84:	c0 1e       	adc	r12, r16
    2c86:	d1 1e       	adc	r13, r17
    2c88:	a2 1a       	sub	r10, r18
    2c8a:	b3 0a       	sbc	r11, r19
    2c8c:	c4 0a       	sbc	r12, r20
    2c8e:	d5 0a       	sbc	r13, r21
    2c90:	c6 01       	movw	r24, r12
    2c92:	b5 01       	movw	r22, r10
    2c94:	a4 01       	movw	r20, r8
    2c96:	93 01       	movw	r18, r6
    2c98:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    2c9c:	7b 01       	movw	r14, r22
    2c9e:	8c 01       	movw	r16, r24
    2ca0:	c6 01       	movw	r24, r12
    2ca2:	b5 01       	movw	r22, r10
    2ca4:	a4 01       	movw	r20, r8
    2ca6:	93 01       	movw	r18, r6
    2ca8:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    2cac:	c9 01       	movw	r24, r18
    2cae:	da 01       	movw	r26, r20
    2cb0:	3c 01       	movw	r6, r24
    2cb2:	4d 01       	movw	r8, r26
    2cb4:	c4 01       	movw	r24, r8
    2cb6:	b3 01       	movw	r22, r6
    2cb8:	65 96       	adiw	r28, 0x15	; 21
    2cba:	2c ad       	ldd	r18, Y+60	; 0x3c
    2cbc:	3d ad       	ldd	r19, Y+61	; 0x3d
    2cbe:	4e ad       	ldd	r20, Y+62	; 0x3e
    2cc0:	5f ad       	ldd	r21, Y+63	; 0x3f
    2cc2:	65 97       	sbiw	r28, 0x15	; 21
    2cc4:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    2cc8:	9b 01       	movw	r18, r22
    2cca:	ac 01       	movw	r20, r24
    2ccc:	87 01       	movw	r16, r14
    2cce:	ff 24       	eor	r15, r15
    2cd0:	ee 24       	eor	r14, r14
    2cd2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2cd4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2cd6:	af 8d       	ldd	r26, Y+31	; 0x1f
    2cd8:	b8 a1       	ldd	r27, Y+32	; 0x20
    2cda:	a0 70       	andi	r26, 0x00	; 0
    2cdc:	b0 70       	andi	r27, 0x00	; 0
    2cde:	57 01       	movw	r10, r14
    2ce0:	68 01       	movw	r12, r16
    2ce2:	a8 2a       	or	r10, r24
    2ce4:	b9 2a       	or	r11, r25
    2ce6:	ca 2a       	or	r12, r26
    2ce8:	db 2a       	or	r13, r27
    2cea:	a2 16       	cp	r10, r18
    2cec:	b3 06       	cpc	r11, r19
    2cee:	c4 06       	cpc	r12, r20
    2cf0:	d5 06       	cpc	r13, r21
    2cf2:	00 f5       	brcc	.+64     	; 0x2d34 <__udivdi3+0xada>
    2cf4:	08 94       	sec
    2cf6:	61 08       	sbc	r6, r1
    2cf8:	71 08       	sbc	r7, r1
    2cfa:	81 08       	sbc	r8, r1
    2cfc:	91 08       	sbc	r9, r1
    2cfe:	6d a1       	ldd	r22, Y+37	; 0x25
    2d00:	7e a1       	ldd	r23, Y+38	; 0x26
    2d02:	8f a1       	ldd	r24, Y+39	; 0x27
    2d04:	98 a5       	ldd	r25, Y+40	; 0x28
    2d06:	a6 0e       	add	r10, r22
    2d08:	b7 1e       	adc	r11, r23
    2d0a:	c8 1e       	adc	r12, r24
    2d0c:	d9 1e       	adc	r13, r25
    2d0e:	a6 16       	cp	r10, r22
    2d10:	b7 06       	cpc	r11, r23
    2d12:	c8 06       	cpc	r12, r24
    2d14:	d9 06       	cpc	r13, r25
    2d16:	70 f0       	brcs	.+28     	; 0x2d34 <__udivdi3+0xada>
    2d18:	a2 16       	cp	r10, r18
    2d1a:	b3 06       	cpc	r11, r19
    2d1c:	c4 06       	cpc	r12, r20
    2d1e:	d5 06       	cpc	r13, r21
    2d20:	48 f4       	brcc	.+18     	; 0x2d34 <__udivdi3+0xada>
    2d22:	08 94       	sec
    2d24:	61 08       	sbc	r6, r1
    2d26:	71 08       	sbc	r7, r1
    2d28:	81 08       	sbc	r8, r1
    2d2a:	91 08       	sbc	r9, r1
    2d2c:	a6 0e       	add	r10, r22
    2d2e:	b7 1e       	adc	r11, r23
    2d30:	c8 1e       	adc	r12, r24
    2d32:	d9 1e       	adc	r13, r25
    2d34:	d6 01       	movw	r26, r12
    2d36:	c5 01       	movw	r24, r10
    2d38:	82 1b       	sub	r24, r18
    2d3a:	93 0b       	sbc	r25, r19
    2d3c:	a4 0b       	sbc	r26, r20
    2d3e:	b5 0b       	sbc	r27, r21
    2d40:	89 8f       	std	Y+25, r24	; 0x19
    2d42:	9a 8f       	std	Y+26, r25	; 0x1a
    2d44:	ab 8f       	std	Y+27, r26	; 0x1b
    2d46:	bc 8f       	std	Y+28, r27	; 0x1c
    2d48:	d1 01       	movw	r26, r2
    2d4a:	99 27       	eor	r25, r25
    2d4c:	88 27       	eor	r24, r24
    2d4e:	64 01       	movw	r12, r8
    2d50:	53 01       	movw	r10, r6
    2d52:	a8 2a       	or	r10, r24
    2d54:	b9 2a       	or	r11, r25
    2d56:	ca 2a       	or	r12, r26
    2d58:	db 2a       	or	r13, r27
    2d5a:	a9 aa       	std	Y+49, r10	; 0x31
    2d5c:	ba aa       	std	Y+50, r11	; 0x32
    2d5e:	cb aa       	std	Y+51, r12	; 0x33
    2d60:	dc aa       	std	Y+52, r13	; 0x34
    2d62:	86 01       	movw	r16, r12
    2d64:	75 01       	movw	r14, r10
    2d66:	2f ef       	ldi	r18, 0xFF	; 255
    2d68:	3f ef       	ldi	r19, 0xFF	; 255
    2d6a:	40 e0       	ldi	r20, 0x00	; 0
    2d6c:	50 e0       	ldi	r21, 0x00	; 0
    2d6e:	e2 22       	and	r14, r18
    2d70:	f3 22       	and	r15, r19
    2d72:	04 23       	and	r16, r20
    2d74:	15 23       	and	r17, r21
    2d76:	a6 01       	movw	r20, r12
    2d78:	66 27       	eor	r22, r22
    2d7a:	77 27       	eor	r23, r23
    2d7c:	6d 96       	adiw	r28, 0x1d	; 29
    2d7e:	4c af       	std	Y+60, r20	; 0x3c
    2d80:	5d af       	std	Y+61, r21	; 0x3d
    2d82:	6e af       	std	Y+62, r22	; 0x3e
    2d84:	7f af       	std	Y+63, r23	; 0x3f
    2d86:	6d 97       	sbiw	r28, 0x1d	; 29
    2d88:	a9 a0       	ldd	r10, Y+33	; 0x21
    2d8a:	ba a0       	ldd	r11, Y+34	; 0x22
    2d8c:	cb a0       	ldd	r12, Y+35	; 0x23
    2d8e:	dc a0       	ldd	r13, Y+36	; 0x24
    2d90:	6f ef       	ldi	r22, 0xFF	; 255
    2d92:	7f ef       	ldi	r23, 0xFF	; 255
    2d94:	80 e0       	ldi	r24, 0x00	; 0
    2d96:	90 e0       	ldi	r25, 0x00	; 0
    2d98:	a6 22       	and	r10, r22
    2d9a:	b7 22       	and	r11, r23
    2d9c:	c8 22       	and	r12, r24
    2d9e:	d9 22       	and	r13, r25
    2da0:	89 a1       	ldd	r24, Y+33	; 0x21
    2da2:	9a a1       	ldd	r25, Y+34	; 0x22
    2da4:	ab a1       	ldd	r26, Y+35	; 0x23
    2da6:	bc a1       	ldd	r27, Y+36	; 0x24
    2da8:	1d 01       	movw	r2, r26
    2daa:	44 24       	eor	r4, r4
    2dac:	55 24       	eor	r5, r5
    2dae:	c8 01       	movw	r24, r16
    2db0:	b7 01       	movw	r22, r14
    2db2:	a6 01       	movw	r20, r12
    2db4:	95 01       	movw	r18, r10
    2db6:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    2dba:	69 96       	adiw	r28, 0x19	; 25
    2dbc:	6c af       	std	Y+60, r22	; 0x3c
    2dbe:	7d af       	std	Y+61, r23	; 0x3d
    2dc0:	8e af       	std	Y+62, r24	; 0x3e
    2dc2:	9f af       	std	Y+63, r25	; 0x3f
    2dc4:	69 97       	sbiw	r28, 0x19	; 25
    2dc6:	c8 01       	movw	r24, r16
    2dc8:	b7 01       	movw	r22, r14
    2dca:	a2 01       	movw	r20, r4
    2dcc:	91 01       	movw	r18, r2
    2dce:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    2dd2:	3b 01       	movw	r6, r22
    2dd4:	4c 01       	movw	r8, r24
    2dd6:	6d 96       	adiw	r28, 0x1d	; 29
    2dd8:	6c ad       	ldd	r22, Y+60	; 0x3c
    2dda:	7d ad       	ldd	r23, Y+61	; 0x3d
    2ddc:	8e ad       	ldd	r24, Y+62	; 0x3e
    2dde:	9f ad       	ldd	r25, Y+63	; 0x3f
    2de0:	6d 97       	sbiw	r28, 0x1d	; 29
    2de2:	a6 01       	movw	r20, r12
    2de4:	95 01       	movw	r18, r10
    2de6:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    2dea:	7b 01       	movw	r14, r22
    2dec:	8c 01       	movw	r16, r24
    2dee:	6d 96       	adiw	r28, 0x1d	; 29
    2df0:	6c ad       	ldd	r22, Y+60	; 0x3c
    2df2:	7d ad       	ldd	r23, Y+61	; 0x3d
    2df4:	8e ad       	ldd	r24, Y+62	; 0x3e
    2df6:	9f ad       	ldd	r25, Y+63	; 0x3f
    2df8:	6d 97       	sbiw	r28, 0x1d	; 29
    2dfa:	a2 01       	movw	r20, r4
    2dfc:	91 01       	movw	r18, r2
    2dfe:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    2e02:	5b 01       	movw	r10, r22
    2e04:	6c 01       	movw	r12, r24
    2e06:	a8 01       	movw	r20, r16
    2e08:	97 01       	movw	r18, r14
    2e0a:	26 0d       	add	r18, r6
    2e0c:	37 1d       	adc	r19, r7
    2e0e:	48 1d       	adc	r20, r8
    2e10:	59 1d       	adc	r21, r9
    2e12:	69 96       	adiw	r28, 0x19	; 25
    2e14:	6c ac       	ldd	r6, Y+60	; 0x3c
    2e16:	7d ac       	ldd	r7, Y+61	; 0x3d
    2e18:	8e ac       	ldd	r8, Y+62	; 0x3e
    2e1a:	9f ac       	ldd	r9, Y+63	; 0x3f
    2e1c:	69 97       	sbiw	r28, 0x19	; 25
    2e1e:	c4 01       	movw	r24, r8
    2e20:	aa 27       	eor	r26, r26
    2e22:	bb 27       	eor	r27, r27
    2e24:	28 0f       	add	r18, r24
    2e26:	39 1f       	adc	r19, r25
    2e28:	4a 1f       	adc	r20, r26
    2e2a:	5b 1f       	adc	r21, r27
    2e2c:	2e 15       	cp	r18, r14
    2e2e:	3f 05       	cpc	r19, r15
    2e30:	40 07       	cpc	r20, r16
    2e32:	51 07       	cpc	r21, r17
    2e34:	48 f4       	brcc	.+18     	; 0x2e48 <__udivdi3+0xbee>
    2e36:	e1 2c       	mov	r14, r1
    2e38:	f1 2c       	mov	r15, r1
    2e3a:	61 e0       	ldi	r22, 0x01	; 1
    2e3c:	06 2f       	mov	r16, r22
    2e3e:	11 2d       	mov	r17, r1
    2e40:	ae 0c       	add	r10, r14
    2e42:	bf 1c       	adc	r11, r15
    2e44:	c0 1e       	adc	r12, r16
    2e46:	d1 1e       	adc	r13, r17
    2e48:	ca 01       	movw	r24, r20
    2e4a:	aa 27       	eor	r26, r26
    2e4c:	bb 27       	eor	r27, r27
    2e4e:	bc 01       	movw	r22, r24
    2e50:	cd 01       	movw	r24, r26
    2e52:	6a 0d       	add	r22, r10
    2e54:	7b 1d       	adc	r23, r11
    2e56:	8c 1d       	adc	r24, r12
    2e58:	9d 1d       	adc	r25, r13
    2e5a:	69 8c       	ldd	r6, Y+25	; 0x19
    2e5c:	7a 8c       	ldd	r7, Y+26	; 0x1a
    2e5e:	8b 8c       	ldd	r8, Y+27	; 0x1b
    2e60:	9c 8c       	ldd	r9, Y+28	; 0x1c
    2e62:	66 16       	cp	r6, r22
    2e64:	77 06       	cpc	r7, r23
    2e66:	88 06       	cpc	r8, r24
    2e68:	99 06       	cpc	r9, r25
    2e6a:	40 f1       	brcs	.+80     	; 0x2ebc <__udivdi3+0xc62>
    2e6c:	66 15       	cp	r22, r6
    2e6e:	77 05       	cpc	r23, r7
    2e70:	88 05       	cpc	r24, r8
    2e72:	99 05       	cpc	r25, r9
    2e74:	09 f0       	breq	.+2      	; 0x2e78 <__udivdi3+0xc1e>
    2e76:	43 c0       	rjmp	.+134    	; 0x2efe <__udivdi3+0xca4>
    2e78:	d9 01       	movw	r26, r18
    2e7a:	99 27       	eor	r25, r25
    2e7c:	88 27       	eor	r24, r24
    2e7e:	69 96       	adiw	r28, 0x19	; 25
    2e80:	2c ad       	ldd	r18, Y+60	; 0x3c
    2e82:	3d ad       	ldd	r19, Y+61	; 0x3d
    2e84:	4e ad       	ldd	r20, Y+62	; 0x3e
    2e86:	5f ad       	ldd	r21, Y+63	; 0x3f
    2e88:	69 97       	sbiw	r28, 0x19	; 25
    2e8a:	40 70       	andi	r20, 0x00	; 0
    2e8c:	50 70       	andi	r21, 0x00	; 0
    2e8e:	82 0f       	add	r24, r18
    2e90:	93 1f       	adc	r25, r19
    2e92:	a4 1f       	adc	r26, r20
    2e94:	b5 1f       	adc	r27, r21
    2e96:	2d a5       	ldd	r18, Y+45	; 0x2d
    2e98:	3e a5       	ldd	r19, Y+46	; 0x2e
    2e9a:	4f a5       	ldd	r20, Y+47	; 0x2f
    2e9c:	58 a9       	ldd	r21, Y+48	; 0x30
    2e9e:	6e 96       	adiw	r28, 0x1e	; 30
    2ea0:	0f ac       	ldd	r0, Y+63	; 0x3f
    2ea2:	6e 97       	sbiw	r28, 0x1e	; 30
    2ea4:	04 c0       	rjmp	.+8      	; 0x2eae <__udivdi3+0xc54>
    2ea6:	22 0f       	add	r18, r18
    2ea8:	33 1f       	adc	r19, r19
    2eaa:	44 1f       	adc	r20, r20
    2eac:	55 1f       	adc	r21, r21
    2eae:	0a 94       	dec	r0
    2eb0:	d2 f7       	brpl	.-12     	; 0x2ea6 <__udivdi3+0xc4c>
    2eb2:	28 17       	cp	r18, r24
    2eb4:	39 07       	cpc	r19, r25
    2eb6:	4a 07       	cpc	r20, r26
    2eb8:	5b 07       	cpc	r21, r27
    2eba:	08 f5       	brcc	.+66     	; 0x2efe <__udivdi3+0xca4>
    2ebc:	09 a9       	ldd	r16, Y+49	; 0x31
    2ebe:	1a a9       	ldd	r17, Y+50	; 0x32
    2ec0:	2b a9       	ldd	r18, Y+51	; 0x33
    2ec2:	3c a9       	ldd	r19, Y+52	; 0x34
    2ec4:	01 50       	subi	r16, 0x01	; 1
    2ec6:	10 40       	sbci	r17, 0x00	; 0
    2ec8:	20 40       	sbci	r18, 0x00	; 0
    2eca:	30 40       	sbci	r19, 0x00	; 0
    2ecc:	09 ab       	std	Y+49, r16	; 0x31
    2ece:	1a ab       	std	Y+50, r17	; 0x32
    2ed0:	2b ab       	std	Y+51, r18	; 0x33
    2ed2:	3c ab       	std	Y+52, r19	; 0x34
    2ed4:	14 c0       	rjmp	.+40     	; 0x2efe <__udivdi3+0xca4>
    2ed6:	66 24       	eor	r6, r6
    2ed8:	77 24       	eor	r7, r7
    2eda:	43 01       	movw	r8, r6
    2edc:	21 e0       	ldi	r18, 0x01	; 1
    2ede:	30 e0       	ldi	r19, 0x00	; 0
    2ee0:	40 e0       	ldi	r20, 0x00	; 0
    2ee2:	50 e0       	ldi	r21, 0x00	; 0
    2ee4:	29 ab       	std	Y+49, r18	; 0x31
    2ee6:	3a ab       	std	Y+50, r19	; 0x32
    2ee8:	4b ab       	std	Y+51, r20	; 0x33
    2eea:	5c ab       	std	Y+52, r21	; 0x34
    2eec:	0b c0       	rjmp	.+22     	; 0x2f04 <__udivdi3+0xcaa>
    2eee:	66 24       	eor	r6, r6
    2ef0:	77 24       	eor	r7, r7
    2ef2:	43 01       	movw	r8, r6
    2ef4:	19 aa       	std	Y+49, r1	; 0x31
    2ef6:	1a aa       	std	Y+50, r1	; 0x32
    2ef8:	1b aa       	std	Y+51, r1	; 0x33
    2efa:	1c aa       	std	Y+52, r1	; 0x34
    2efc:	03 c0       	rjmp	.+6      	; 0x2f04 <__udivdi3+0xcaa>
    2efe:	66 24       	eor	r6, r6
    2f00:	77 24       	eor	r7, r7
    2f02:	43 01       	movw	r8, r6
    2f04:	fe 01       	movw	r30, r28
    2f06:	71 96       	adiw	r30, 0x11	; 17
    2f08:	88 e0       	ldi	r24, 0x08	; 8
    2f0a:	df 01       	movw	r26, r30
    2f0c:	1d 92       	st	X+, r1
    2f0e:	8a 95       	dec	r24
    2f10:	e9 f7       	brne	.-6      	; 0x2f0c <__udivdi3+0xcb2>
    2f12:	a9 a8       	ldd	r10, Y+49	; 0x31
    2f14:	ba a8       	ldd	r11, Y+50	; 0x32
    2f16:	cb a8       	ldd	r12, Y+51	; 0x33
    2f18:	dc a8       	ldd	r13, Y+52	; 0x34
    2f1a:	a9 8a       	std	Y+17, r10	; 0x11
    2f1c:	ba 8a       	std	Y+18, r11	; 0x12
    2f1e:	cb 8a       	std	Y+19, r12	; 0x13
    2f20:	dc 8a       	std	Y+20, r13	; 0x14
    2f22:	6d 8a       	std	Y+21, r6	; 0x15
    2f24:	7e 8a       	std	Y+22, r7	; 0x16
    2f26:	8f 8a       	std	Y+23, r8	; 0x17
    2f28:	98 8e       	std	Y+24, r9	; 0x18
    2f2a:	29 a9       	ldd	r18, Y+49	; 0x31
    2f2c:	3a 89       	ldd	r19, Y+18	; 0x12
    2f2e:	4b 89       	ldd	r20, Y+19	; 0x13
    2f30:	5c 89       	ldd	r21, Y+20	; 0x14
    2f32:	66 2d       	mov	r22, r6
    2f34:	7e 89       	ldd	r23, Y+22	; 0x16
    2f36:	8f 89       	ldd	r24, Y+23	; 0x17
    2f38:	98 8d       	ldd	r25, Y+24	; 0x18
    2f3a:	c2 5a       	subi	r28, 0xA2	; 162
    2f3c:	df 4f       	sbci	r29, 0xFF	; 255
    2f3e:	e2 e1       	ldi	r30, 0x12	; 18
    2f40:	0c 94 bb 33 	jmp	0x6776	; 0x6776 <__epilogue_restores__>

00002f44 <__umoddi3>:
    2f44:	ab e5       	ldi	r26, 0x5B	; 91
    2f46:	b0 e0       	ldi	r27, 0x00	; 0
    2f48:	e8 ea       	ldi	r30, 0xA8	; 168
    2f4a:	f7 e1       	ldi	r31, 0x17	; 23
    2f4c:	0c 94 9f 33 	jmp	0x673e	; 0x673e <__prologue_saves__>
    2f50:	a8 e0       	ldi	r26, 0x08	; 8
    2f52:	4e 01       	movw	r8, r28
    2f54:	08 94       	sec
    2f56:	81 1c       	adc	r8, r1
    2f58:	91 1c       	adc	r9, r1
    2f5a:	f4 01       	movw	r30, r8
    2f5c:	6a 2e       	mov	r6, r26
    2f5e:	11 92       	st	Z+, r1
    2f60:	6a 94       	dec	r6
    2f62:	e9 f7       	brne	.-6      	; 0x2f5e <__umoddi3+0x1a>
    2f64:	29 83       	std	Y+1, r18	; 0x01
    2f66:	3a 83       	std	Y+2, r19	; 0x02
    2f68:	4b 83       	std	Y+3, r20	; 0x03
    2f6a:	5c 83       	std	Y+4, r21	; 0x04
    2f6c:	6d 83       	std	Y+5, r22	; 0x05
    2f6e:	7e 83       	std	Y+6, r23	; 0x06
    2f70:	8f 83       	std	Y+7, r24	; 0x07
    2f72:	98 87       	std	Y+8, r25	; 0x08
    2f74:	ce 01       	movw	r24, r28
    2f76:	09 96       	adiw	r24, 0x09	; 9
    2f78:	fc 01       	movw	r30, r24
    2f7a:	11 92       	st	Z+, r1
    2f7c:	aa 95       	dec	r26
    2f7e:	e9 f7       	brne	.-6      	; 0x2f7a <__umoddi3+0x36>
    2f80:	a9 86       	std	Y+9, r10	; 0x09
    2f82:	ba 86       	std	Y+10, r11	; 0x0a
    2f84:	cb 86       	std	Y+11, r12	; 0x0b
    2f86:	dc 86       	std	Y+12, r13	; 0x0c
    2f88:	ed 86       	std	Y+13, r14	; 0x0d
    2f8a:	fe 86       	std	Y+14, r15	; 0x0e
    2f8c:	0f 87       	std	Y+15, r16	; 0x0f
    2f8e:	18 8b       	std	Y+16, r17	; 0x10
    2f90:	29 84       	ldd	r2, Y+9	; 0x09
    2f92:	3a 84       	ldd	r3, Y+10	; 0x0a
    2f94:	4b 84       	ldd	r4, Y+11	; 0x0b
    2f96:	5c 84       	ldd	r5, Y+12	; 0x0c
    2f98:	ad 84       	ldd	r10, Y+13	; 0x0d
    2f9a:	be 84       	ldd	r11, Y+14	; 0x0e
    2f9c:	cf 84       	ldd	r12, Y+15	; 0x0f
    2f9e:	d8 88       	ldd	r13, Y+16	; 0x10
    2fa0:	29 81       	ldd	r18, Y+1	; 0x01
    2fa2:	3a 81       	ldd	r19, Y+2	; 0x02
    2fa4:	4b 81       	ldd	r20, Y+3	; 0x03
    2fa6:	5c 81       	ldd	r21, Y+4	; 0x04
    2fa8:	69 96       	adiw	r28, 0x19	; 25
    2faa:	2f af       	std	Y+63, r18	; 0x3f
    2fac:	69 97       	sbiw	r28, 0x19	; 25
    2fae:	6a 96       	adiw	r28, 0x1a	; 26
    2fb0:	3f af       	std	Y+63, r19	; 0x3f
    2fb2:	6a 97       	sbiw	r28, 0x1a	; 26
    2fb4:	6b 96       	adiw	r28, 0x1b	; 27
    2fb6:	4f af       	std	Y+63, r20	; 0x3f
    2fb8:	6b 97       	sbiw	r28, 0x1b	; 27
    2fba:	6c 96       	adiw	r28, 0x1c	; 28
    2fbc:	5f af       	std	Y+63, r21	; 0x3f
    2fbe:	6c 97       	sbiw	r28, 0x1c	; 28
    2fc0:	6c 96       	adiw	r28, 0x1c	; 28
    2fc2:	6c ac       	ldd	r6, Y+60	; 0x3c
    2fc4:	7d ac       	ldd	r7, Y+61	; 0x3d
    2fc6:	8e ac       	ldd	r8, Y+62	; 0x3e
    2fc8:	9f ac       	ldd	r9, Y+63	; 0x3f
    2fca:	6c 97       	sbiw	r28, 0x1c	; 28
    2fcc:	69 aa       	std	Y+49, r6	; 0x31
    2fce:	7a aa       	std	Y+50, r7	; 0x32
    2fd0:	8b aa       	std	Y+51, r8	; 0x33
    2fd2:	9c aa       	std	Y+52, r9	; 0x34
    2fd4:	6d 81       	ldd	r22, Y+5	; 0x05
    2fd6:	7e 81       	ldd	r23, Y+6	; 0x06
    2fd8:	8f 81       	ldd	r24, Y+7	; 0x07
    2fda:	98 85       	ldd	r25, Y+8	; 0x08
    2fdc:	3b 01       	movw	r6, r22
    2fde:	4c 01       	movw	r8, r24
    2fe0:	6d aa       	std	Y+53, r6	; 0x35
    2fe2:	7e aa       	std	Y+54, r7	; 0x36
    2fe4:	8f aa       	std	Y+55, r8	; 0x37
    2fe6:	98 ae       	std	Y+56, r9	; 0x38
    2fe8:	a1 14       	cp	r10, r1
    2fea:	b1 04       	cpc	r11, r1
    2fec:	c1 04       	cpc	r12, r1
    2fee:	d1 04       	cpc	r13, r1
    2ff0:	09 f0       	breq	.+2      	; 0x2ff4 <__umoddi3+0xb0>
    2ff2:	04 c3       	rjmp	.+1544   	; 0x35fc <__umoddi3+0x6b8>
    2ff4:	62 14       	cp	r6, r2
    2ff6:	73 04       	cpc	r7, r3
    2ff8:	84 04       	cpc	r8, r4
    2ffa:	95 04       	cpc	r9, r5
    2ffc:	08 f0       	brcs	.+2      	; 0x3000 <__umoddi3+0xbc>
    2ffe:	00 c1       	rjmp	.+512    	; 0x3200 <__umoddi3+0x2bc>
    3000:	00 e0       	ldi	r16, 0x00	; 0
    3002:	20 16       	cp	r2, r16
    3004:	00 e0       	ldi	r16, 0x00	; 0
    3006:	30 06       	cpc	r3, r16
    3008:	01 e0       	ldi	r16, 0x01	; 1
    300a:	40 06       	cpc	r4, r16
    300c:	00 e0       	ldi	r16, 0x00	; 0
    300e:	50 06       	cpc	r5, r16
    3010:	88 f4       	brcc	.+34     	; 0x3034 <__umoddi3+0xf0>
    3012:	1f ef       	ldi	r17, 0xFF	; 255
    3014:	21 16       	cp	r2, r17
    3016:	31 04       	cpc	r3, r1
    3018:	41 04       	cpc	r4, r1
    301a:	51 04       	cpc	r5, r1
    301c:	39 f0       	breq	.+14     	; 0x302c <__umoddi3+0xe8>
    301e:	30 f0       	brcs	.+12     	; 0x302c <__umoddi3+0xe8>
    3020:	88 e0       	ldi	r24, 0x08	; 8
    3022:	e8 2e       	mov	r14, r24
    3024:	f1 2c       	mov	r15, r1
    3026:	01 2d       	mov	r16, r1
    3028:	11 2d       	mov	r17, r1
    302a:	18 c0       	rjmp	.+48     	; 0x305c <__umoddi3+0x118>
    302c:	ee 24       	eor	r14, r14
    302e:	ff 24       	eor	r15, r15
    3030:	87 01       	movw	r16, r14
    3032:	14 c0       	rjmp	.+40     	; 0x305c <__umoddi3+0x118>
    3034:	40 e0       	ldi	r20, 0x00	; 0
    3036:	24 16       	cp	r2, r20
    3038:	40 e0       	ldi	r20, 0x00	; 0
    303a:	34 06       	cpc	r3, r20
    303c:	40 e0       	ldi	r20, 0x00	; 0
    303e:	44 06       	cpc	r4, r20
    3040:	41 e0       	ldi	r20, 0x01	; 1
    3042:	54 06       	cpc	r5, r20
    3044:	30 f0       	brcs	.+12     	; 0x3052 <__umoddi3+0x10e>
    3046:	b8 e1       	ldi	r27, 0x18	; 24
    3048:	eb 2e       	mov	r14, r27
    304a:	f1 2c       	mov	r15, r1
    304c:	01 2d       	mov	r16, r1
    304e:	11 2d       	mov	r17, r1
    3050:	05 c0       	rjmp	.+10     	; 0x305c <__umoddi3+0x118>
    3052:	a0 e1       	ldi	r26, 0x10	; 16
    3054:	ea 2e       	mov	r14, r26
    3056:	f1 2c       	mov	r15, r1
    3058:	01 2d       	mov	r16, r1
    305a:	11 2d       	mov	r17, r1
    305c:	d2 01       	movw	r26, r4
    305e:	c1 01       	movw	r24, r2
    3060:	0e 2c       	mov	r0, r14
    3062:	04 c0       	rjmp	.+8      	; 0x306c <__umoddi3+0x128>
    3064:	b6 95       	lsr	r27
    3066:	a7 95       	ror	r26
    3068:	97 95       	ror	r25
    306a:	87 95       	ror	r24
    306c:	0a 94       	dec	r0
    306e:	d2 f7       	brpl	.-12     	; 0x3064 <__umoddi3+0x120>
    3070:	84 58       	subi	r24, 0x84	; 132
    3072:	9f 4f       	sbci	r25, 0xFF	; 255
    3074:	dc 01       	movw	r26, r24
    3076:	2c 91       	ld	r18, X
    3078:	80 e2       	ldi	r24, 0x20	; 32
    307a:	90 e0       	ldi	r25, 0x00	; 0
    307c:	a0 e0       	ldi	r26, 0x00	; 0
    307e:	b0 e0       	ldi	r27, 0x00	; 0
    3080:	8e 19       	sub	r24, r14
    3082:	9f 09       	sbc	r25, r15
    3084:	a0 0b       	sbc	r26, r16
    3086:	b1 0b       	sbc	r27, r17
    3088:	5c 01       	movw	r10, r24
    308a:	6d 01       	movw	r12, r26
    308c:	a2 1a       	sub	r10, r18
    308e:	b1 08       	sbc	r11, r1
    3090:	c1 08       	sbc	r12, r1
    3092:	d1 08       	sbc	r13, r1
    3094:	a9 ae       	std	Y+57, r10	; 0x39
    3096:	ba ae       	std	Y+58, r11	; 0x3a
    3098:	cb ae       	std	Y+59, r12	; 0x3b
    309a:	dc ae       	std	Y+60, r13	; 0x3c
    309c:	a1 14       	cp	r10, r1
    309e:	b1 04       	cpc	r11, r1
    30a0:	c1 04       	cpc	r12, r1
    30a2:	d1 04       	cpc	r13, r1
    30a4:	09 f4       	brne	.+2      	; 0x30a8 <__umoddi3+0x164>
    30a6:	3f c0       	rjmp	.+126    	; 0x3126 <__umoddi3+0x1e2>
    30a8:	69 ad       	ldd	r22, Y+57	; 0x39
    30aa:	06 2e       	mov	r0, r22
    30ac:	04 c0       	rjmp	.+8      	; 0x30b6 <__umoddi3+0x172>
    30ae:	22 0c       	add	r2, r2
    30b0:	33 1c       	adc	r3, r3
    30b2:	44 1c       	adc	r4, r4
    30b4:	55 1c       	adc	r5, r5
    30b6:	0a 94       	dec	r0
    30b8:	d2 f7       	brpl	.-12     	; 0x30ae <__umoddi3+0x16a>
    30ba:	a4 01       	movw	r20, r8
    30bc:	93 01       	movw	r18, r6
    30be:	06 2e       	mov	r0, r22
    30c0:	04 c0       	rjmp	.+8      	; 0x30ca <__umoddi3+0x186>
    30c2:	22 0f       	add	r18, r18
    30c4:	33 1f       	adc	r19, r19
    30c6:	44 1f       	adc	r20, r20
    30c8:	55 1f       	adc	r21, r21
    30ca:	0a 94       	dec	r0
    30cc:	d2 f7       	brpl	.-12     	; 0x30c2 <__umoddi3+0x17e>
    30ce:	80 e2       	ldi	r24, 0x20	; 32
    30d0:	90 e0       	ldi	r25, 0x00	; 0
    30d2:	8a 19       	sub	r24, r10
    30d4:	9b 09       	sbc	r25, r11
    30d6:	6c 96       	adiw	r28, 0x1c	; 28
    30d8:	cc ac       	ldd	r12, Y+60	; 0x3c
    30da:	dd ac       	ldd	r13, Y+61	; 0x3d
    30dc:	ee ac       	ldd	r14, Y+62	; 0x3e
    30de:	ff ac       	ldd	r15, Y+63	; 0x3f
    30e0:	6c 97       	sbiw	r28, 0x1c	; 28
    30e2:	04 c0       	rjmp	.+8      	; 0x30ec <__umoddi3+0x1a8>
    30e4:	f6 94       	lsr	r15
    30e6:	e7 94       	ror	r14
    30e8:	d7 94       	ror	r13
    30ea:	c7 94       	ror	r12
    30ec:	8a 95       	dec	r24
    30ee:	d2 f7       	brpl	.-12     	; 0x30e4 <__umoddi3+0x1a0>
    30f0:	87 01       	movw	r16, r14
    30f2:	76 01       	movw	r14, r12
    30f4:	e2 2a       	or	r14, r18
    30f6:	f3 2a       	or	r15, r19
    30f8:	04 2b       	or	r16, r20
    30fa:	15 2b       	or	r17, r21
    30fc:	ed aa       	std	Y+53, r14	; 0x35
    30fe:	fe aa       	std	Y+54, r15	; 0x36
    3100:	0f ab       	std	Y+55, r16	; 0x37
    3102:	18 af       	std	Y+56, r17	; 0x38
    3104:	6c 96       	adiw	r28, 0x1c	; 28
    3106:	8c ad       	ldd	r24, Y+60	; 0x3c
    3108:	9d ad       	ldd	r25, Y+61	; 0x3d
    310a:	ae ad       	ldd	r26, Y+62	; 0x3e
    310c:	bf ad       	ldd	r27, Y+63	; 0x3f
    310e:	6c 97       	sbiw	r28, 0x1c	; 28
    3110:	04 c0       	rjmp	.+8      	; 0x311a <__umoddi3+0x1d6>
    3112:	88 0f       	add	r24, r24
    3114:	99 1f       	adc	r25, r25
    3116:	aa 1f       	adc	r26, r26
    3118:	bb 1f       	adc	r27, r27
    311a:	6a 95       	dec	r22
    311c:	d2 f7       	brpl	.-12     	; 0x3112 <__umoddi3+0x1ce>
    311e:	89 ab       	std	Y+49, r24	; 0x31
    3120:	9a ab       	std	Y+50, r25	; 0x32
    3122:	ab ab       	std	Y+51, r26	; 0x33
    3124:	bc ab       	std	Y+52, r27	; 0x34
    3126:	32 01       	movw	r6, r4
    3128:	88 24       	eor	r8, r8
    312a:	99 24       	eor	r9, r9
    312c:	b2 01       	movw	r22, r4
    312e:	a1 01       	movw	r20, r2
    3130:	60 70       	andi	r22, 0x00	; 0
    3132:	70 70       	andi	r23, 0x00	; 0
    3134:	21 96       	adiw	r28, 0x01	; 1
    3136:	4c af       	std	Y+60, r20	; 0x3c
    3138:	5d af       	std	Y+61, r21	; 0x3d
    313a:	6e af       	std	Y+62, r22	; 0x3e
    313c:	7f af       	std	Y+63, r23	; 0x3f
    313e:	21 97       	sbiw	r28, 0x01	; 1
    3140:	6d a9       	ldd	r22, Y+53	; 0x35
    3142:	7e a9       	ldd	r23, Y+54	; 0x36
    3144:	8f a9       	ldd	r24, Y+55	; 0x37
    3146:	98 ad       	ldd	r25, Y+56	; 0x38
    3148:	a4 01       	movw	r20, r8
    314a:	93 01       	movw	r18, r6
    314c:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3150:	7b 01       	movw	r14, r22
    3152:	8c 01       	movw	r16, r24
    3154:	6d a9       	ldd	r22, Y+53	; 0x35
    3156:	7e a9       	ldd	r23, Y+54	; 0x36
    3158:	8f a9       	ldd	r24, Y+55	; 0x37
    315a:	98 ad       	ldd	r25, Y+56	; 0x38
    315c:	a4 01       	movw	r20, r8
    315e:	93 01       	movw	r18, r6
    3160:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3164:	ca 01       	movw	r24, r20
    3166:	b9 01       	movw	r22, r18
    3168:	21 96       	adiw	r28, 0x01	; 1
    316a:	2c ad       	ldd	r18, Y+60	; 0x3c
    316c:	3d ad       	ldd	r19, Y+61	; 0x3d
    316e:	4e ad       	ldd	r20, Y+62	; 0x3e
    3170:	5f ad       	ldd	r21, Y+63	; 0x3f
    3172:	21 97       	sbiw	r28, 0x01	; 1
    3174:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3178:	9b 01       	movw	r18, r22
    317a:	ac 01       	movw	r20, r24
    317c:	87 01       	movw	r16, r14
    317e:	ff 24       	eor	r15, r15
    3180:	ee 24       	eor	r14, r14
    3182:	a9 a8       	ldd	r10, Y+49	; 0x31
    3184:	ba a8       	ldd	r11, Y+50	; 0x32
    3186:	cb a8       	ldd	r12, Y+51	; 0x33
    3188:	dc a8       	ldd	r13, Y+52	; 0x34
    318a:	c6 01       	movw	r24, r12
    318c:	aa 27       	eor	r26, r26
    318e:	bb 27       	eor	r27, r27
    3190:	57 01       	movw	r10, r14
    3192:	68 01       	movw	r12, r16
    3194:	a8 2a       	or	r10, r24
    3196:	b9 2a       	or	r11, r25
    3198:	ca 2a       	or	r12, r26
    319a:	db 2a       	or	r13, r27
    319c:	a2 16       	cp	r10, r18
    319e:	b3 06       	cpc	r11, r19
    31a0:	c4 06       	cpc	r12, r20
    31a2:	d5 06       	cpc	r13, r21
    31a4:	90 f4       	brcc	.+36     	; 0x31ca <__umoddi3+0x286>
    31a6:	a2 0c       	add	r10, r2
    31a8:	b3 1c       	adc	r11, r3
    31aa:	c4 1c       	adc	r12, r4
    31ac:	d5 1c       	adc	r13, r5
    31ae:	a2 14       	cp	r10, r2
    31b0:	b3 04       	cpc	r11, r3
    31b2:	c4 04       	cpc	r12, r4
    31b4:	d5 04       	cpc	r13, r5
    31b6:	48 f0       	brcs	.+18     	; 0x31ca <__umoddi3+0x286>
    31b8:	a2 16       	cp	r10, r18
    31ba:	b3 06       	cpc	r11, r19
    31bc:	c4 06       	cpc	r12, r20
    31be:	d5 06       	cpc	r13, r21
    31c0:	20 f4       	brcc	.+8      	; 0x31ca <__umoddi3+0x286>
    31c2:	a2 0c       	add	r10, r2
    31c4:	b3 1c       	adc	r11, r3
    31c6:	c4 1c       	adc	r12, r4
    31c8:	d5 1c       	adc	r13, r5
    31ca:	a2 1a       	sub	r10, r18
    31cc:	b3 0a       	sbc	r11, r19
    31ce:	c4 0a       	sbc	r12, r20
    31d0:	d5 0a       	sbc	r13, r21
    31d2:	c6 01       	movw	r24, r12
    31d4:	b5 01       	movw	r22, r10
    31d6:	a4 01       	movw	r20, r8
    31d8:	93 01       	movw	r18, r6
    31da:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    31de:	7b 01       	movw	r14, r22
    31e0:	8c 01       	movw	r16, r24
    31e2:	c6 01       	movw	r24, r12
    31e4:	b5 01       	movw	r22, r10
    31e6:	a4 01       	movw	r20, r8
    31e8:	93 01       	movw	r18, r6
    31ea:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    31ee:	ca 01       	movw	r24, r20
    31f0:	b9 01       	movw	r22, r18
    31f2:	21 96       	adiw	r28, 0x01	; 1
    31f4:	2c ad       	ldd	r18, Y+60	; 0x3c
    31f6:	3d ad       	ldd	r19, Y+61	; 0x3d
    31f8:	4e ad       	ldd	r20, Y+62	; 0x3e
    31fa:	5f ad       	ldd	r21, Y+63	; 0x3f
    31fc:	21 97       	sbiw	r28, 0x01	; 1
    31fe:	ba c1       	rjmp	.+884    	; 0x3574 <__umoddi3+0x630>
    3200:	21 14       	cp	r2, r1
    3202:	31 04       	cpc	r3, r1
    3204:	41 04       	cpc	r4, r1
    3206:	51 04       	cpc	r5, r1
    3208:	71 f4       	brne	.+28     	; 0x3226 <__umoddi3+0x2e2>
    320a:	61 e0       	ldi	r22, 0x01	; 1
    320c:	70 e0       	ldi	r23, 0x00	; 0
    320e:	80 e0       	ldi	r24, 0x00	; 0
    3210:	90 e0       	ldi	r25, 0x00	; 0
    3212:	20 e0       	ldi	r18, 0x00	; 0
    3214:	30 e0       	ldi	r19, 0x00	; 0
    3216:	40 e0       	ldi	r20, 0x00	; 0
    3218:	50 e0       	ldi	r21, 0x00	; 0
    321a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    321e:	c9 01       	movw	r24, r18
    3220:	da 01       	movw	r26, r20
    3222:	1c 01       	movw	r2, r24
    3224:	2d 01       	movw	r4, r26
    3226:	00 e0       	ldi	r16, 0x00	; 0
    3228:	20 16       	cp	r2, r16
    322a:	00 e0       	ldi	r16, 0x00	; 0
    322c:	30 06       	cpc	r3, r16
    322e:	01 e0       	ldi	r16, 0x01	; 1
    3230:	40 06       	cpc	r4, r16
    3232:	00 e0       	ldi	r16, 0x00	; 0
    3234:	50 06       	cpc	r5, r16
    3236:	88 f4       	brcc	.+34     	; 0x325a <__umoddi3+0x316>
    3238:	1f ef       	ldi	r17, 0xFF	; 255
    323a:	21 16       	cp	r2, r17
    323c:	31 04       	cpc	r3, r1
    323e:	41 04       	cpc	r4, r1
    3240:	51 04       	cpc	r5, r1
    3242:	39 f0       	breq	.+14     	; 0x3252 <__umoddi3+0x30e>
    3244:	30 f0       	brcs	.+12     	; 0x3252 <__umoddi3+0x30e>
    3246:	68 e0       	ldi	r22, 0x08	; 8
    3248:	e6 2e       	mov	r14, r22
    324a:	f1 2c       	mov	r15, r1
    324c:	01 2d       	mov	r16, r1
    324e:	11 2d       	mov	r17, r1
    3250:	18 c0       	rjmp	.+48     	; 0x3282 <__umoddi3+0x33e>
    3252:	ee 24       	eor	r14, r14
    3254:	ff 24       	eor	r15, r15
    3256:	87 01       	movw	r16, r14
    3258:	14 c0       	rjmp	.+40     	; 0x3282 <__umoddi3+0x33e>
    325a:	40 e0       	ldi	r20, 0x00	; 0
    325c:	24 16       	cp	r2, r20
    325e:	40 e0       	ldi	r20, 0x00	; 0
    3260:	34 06       	cpc	r3, r20
    3262:	40 e0       	ldi	r20, 0x00	; 0
    3264:	44 06       	cpc	r4, r20
    3266:	41 e0       	ldi	r20, 0x01	; 1
    3268:	54 06       	cpc	r5, r20
    326a:	30 f0       	brcs	.+12     	; 0x3278 <__umoddi3+0x334>
    326c:	58 e1       	ldi	r21, 0x18	; 24
    326e:	e5 2e       	mov	r14, r21
    3270:	f1 2c       	mov	r15, r1
    3272:	01 2d       	mov	r16, r1
    3274:	11 2d       	mov	r17, r1
    3276:	05 c0       	rjmp	.+10     	; 0x3282 <__umoddi3+0x33e>
    3278:	40 e1       	ldi	r20, 0x10	; 16
    327a:	e4 2e       	mov	r14, r20
    327c:	f1 2c       	mov	r15, r1
    327e:	01 2d       	mov	r16, r1
    3280:	11 2d       	mov	r17, r1
    3282:	d2 01       	movw	r26, r4
    3284:	c1 01       	movw	r24, r2
    3286:	0e 2c       	mov	r0, r14
    3288:	04 c0       	rjmp	.+8      	; 0x3292 <__umoddi3+0x34e>
    328a:	b6 95       	lsr	r27
    328c:	a7 95       	ror	r26
    328e:	97 95       	ror	r25
    3290:	87 95       	ror	r24
    3292:	0a 94       	dec	r0
    3294:	d2 f7       	brpl	.-12     	; 0x328a <__umoddi3+0x346>
    3296:	84 58       	subi	r24, 0x84	; 132
    3298:	9f 4f       	sbci	r25, 0xFF	; 255
    329a:	dc 01       	movw	r26, r24
    329c:	2c 91       	ld	r18, X
    329e:	30 e2       	ldi	r19, 0x20	; 32
    32a0:	a3 2e       	mov	r10, r19
    32a2:	b1 2c       	mov	r11, r1
    32a4:	c1 2c       	mov	r12, r1
    32a6:	d1 2c       	mov	r13, r1
    32a8:	d6 01       	movw	r26, r12
    32aa:	c5 01       	movw	r24, r10
    32ac:	8e 19       	sub	r24, r14
    32ae:	9f 09       	sbc	r25, r15
    32b0:	a0 0b       	sbc	r26, r16
    32b2:	b1 0b       	sbc	r27, r17
    32b4:	7c 01       	movw	r14, r24
    32b6:	8d 01       	movw	r16, r26
    32b8:	e2 1a       	sub	r14, r18
    32ba:	f1 08       	sbc	r15, r1
    32bc:	01 09       	sbc	r16, r1
    32be:	11 09       	sbc	r17, r1
    32c0:	e9 ae       	std	Y+57, r14	; 0x39
    32c2:	fa ae       	std	Y+58, r15	; 0x3a
    32c4:	0b af       	std	Y+59, r16	; 0x3b
    32c6:	1c af       	std	Y+60, r17	; 0x3c
    32c8:	e1 14       	cp	r14, r1
    32ca:	f1 04       	cpc	r15, r1
    32cc:	01 05       	cpc	r16, r1
    32ce:	11 05       	cpc	r17, r1
    32d0:	39 f4       	brne	.+14     	; 0x32e0 <__umoddi3+0x39c>
    32d2:	64 01       	movw	r12, r8
    32d4:	53 01       	movw	r10, r6
    32d6:	a2 18       	sub	r10, r2
    32d8:	b3 08       	sbc	r11, r3
    32da:	c4 08       	sbc	r12, r4
    32dc:	d5 08       	sbc	r13, r5
    32de:	e2 c0       	rjmp	.+452    	; 0x34a4 <__umoddi3+0x560>
    32e0:	f9 ac       	ldd	r15, Y+57	; 0x39
    32e2:	68 96       	adiw	r28, 0x18	; 24
    32e4:	ff ae       	std	Y+63, r15	; 0x3f
    32e6:	68 97       	sbiw	r28, 0x18	; 24
    32e8:	0f 2c       	mov	r0, r15
    32ea:	04 c0       	rjmp	.+8      	; 0x32f4 <__umoddi3+0x3b0>
    32ec:	22 0c       	add	r2, r2
    32ee:	33 1c       	adc	r3, r3
    32f0:	44 1c       	adc	r4, r4
    32f2:	55 1c       	adc	r5, r5
    32f4:	0a 94       	dec	r0
    32f6:	d2 f7       	brpl	.-12     	; 0x32ec <__umoddi3+0x3a8>
    32f8:	8a 2d       	mov	r24, r10
    32fa:	8f 19       	sub	r24, r15
    32fc:	64 01       	movw	r12, r8
    32fe:	53 01       	movw	r10, r6
    3300:	08 2e       	mov	r0, r24
    3302:	04 c0       	rjmp	.+8      	; 0x330c <__umoddi3+0x3c8>
    3304:	d6 94       	lsr	r13
    3306:	c7 94       	ror	r12
    3308:	b7 94       	ror	r11
    330a:	a7 94       	ror	r10
    330c:	0a 94       	dec	r0
    330e:	d2 f7       	brpl	.-12     	; 0x3304 <__umoddi3+0x3c0>
    3310:	a4 01       	movw	r20, r8
    3312:	93 01       	movw	r18, r6
    3314:	04 c0       	rjmp	.+8      	; 0x331e <__umoddi3+0x3da>
    3316:	22 0f       	add	r18, r18
    3318:	33 1f       	adc	r19, r19
    331a:	44 1f       	adc	r20, r20
    331c:	55 1f       	adc	r21, r21
    331e:	fa 94       	dec	r15
    3320:	d2 f7       	brpl	.-12     	; 0x3316 <__umoddi3+0x3d2>
    3322:	6c 96       	adiw	r28, 0x1c	; 28
    3324:	6c ac       	ldd	r6, Y+60	; 0x3c
    3326:	7d ac       	ldd	r7, Y+61	; 0x3d
    3328:	8e ac       	ldd	r8, Y+62	; 0x3e
    332a:	9f ac       	ldd	r9, Y+63	; 0x3f
    332c:	6c 97       	sbiw	r28, 0x1c	; 28
    332e:	04 c0       	rjmp	.+8      	; 0x3338 <__umoddi3+0x3f4>
    3330:	96 94       	lsr	r9
    3332:	87 94       	ror	r8
    3334:	77 94       	ror	r7
    3336:	67 94       	ror	r6
    3338:	8a 95       	dec	r24
    333a:	d2 f7       	brpl	.-12     	; 0x3330 <__umoddi3+0x3ec>
    333c:	84 01       	movw	r16, r8
    333e:	73 01       	movw	r14, r6
    3340:	e2 2a       	or	r14, r18
    3342:	f3 2a       	or	r15, r19
    3344:	04 2b       	or	r16, r20
    3346:	15 2b       	or	r17, r21
    3348:	ed a6       	std	Y+45, r14	; 0x2d
    334a:	fe a6       	std	Y+46, r15	; 0x2e
    334c:	0f a7       	std	Y+47, r16	; 0x2f
    334e:	18 ab       	std	Y+48, r17	; 0x30
    3350:	32 01       	movw	r6, r4
    3352:	88 24       	eor	r8, r8
    3354:	99 24       	eor	r9, r9
    3356:	b2 01       	movw	r22, r4
    3358:	a1 01       	movw	r20, r2
    335a:	60 70       	andi	r22, 0x00	; 0
    335c:	70 70       	andi	r23, 0x00	; 0
    335e:	25 96       	adiw	r28, 0x05	; 5
    3360:	4c af       	std	Y+60, r20	; 0x3c
    3362:	5d af       	std	Y+61, r21	; 0x3d
    3364:	6e af       	std	Y+62, r22	; 0x3e
    3366:	7f af       	std	Y+63, r23	; 0x3f
    3368:	25 97       	sbiw	r28, 0x05	; 5
    336a:	c6 01       	movw	r24, r12
    336c:	b5 01       	movw	r22, r10
    336e:	a4 01       	movw	r20, r8
    3370:	93 01       	movw	r18, r6
    3372:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3376:	7b 01       	movw	r14, r22
    3378:	8c 01       	movw	r16, r24
    337a:	c6 01       	movw	r24, r12
    337c:	b5 01       	movw	r22, r10
    337e:	a4 01       	movw	r20, r8
    3380:	93 01       	movw	r18, r6
    3382:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3386:	ca 01       	movw	r24, r20
    3388:	b9 01       	movw	r22, r18
    338a:	25 96       	adiw	r28, 0x05	; 5
    338c:	2c ad       	ldd	r18, Y+60	; 0x3c
    338e:	3d ad       	ldd	r19, Y+61	; 0x3d
    3390:	4e ad       	ldd	r20, Y+62	; 0x3e
    3392:	5f ad       	ldd	r21, Y+63	; 0x3f
    3394:	25 97       	sbiw	r28, 0x05	; 5
    3396:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    339a:	9b 01       	movw	r18, r22
    339c:	ac 01       	movw	r20, r24
    339e:	87 01       	movw	r16, r14
    33a0:	ff 24       	eor	r15, r15
    33a2:	ee 24       	eor	r14, r14
    33a4:	ad a4       	ldd	r10, Y+45	; 0x2d
    33a6:	be a4       	ldd	r11, Y+46	; 0x2e
    33a8:	cf a4       	ldd	r12, Y+47	; 0x2f
    33aa:	d8 a8       	ldd	r13, Y+48	; 0x30
    33ac:	c6 01       	movw	r24, r12
    33ae:	aa 27       	eor	r26, r26
    33b0:	bb 27       	eor	r27, r27
    33b2:	5c 01       	movw	r10, r24
    33b4:	6d 01       	movw	r12, r26
    33b6:	ae 28       	or	r10, r14
    33b8:	bf 28       	or	r11, r15
    33ba:	c0 2a       	or	r12, r16
    33bc:	d1 2a       	or	r13, r17
    33be:	a2 16       	cp	r10, r18
    33c0:	b3 06       	cpc	r11, r19
    33c2:	c4 06       	cpc	r12, r20
    33c4:	d5 06       	cpc	r13, r21
    33c6:	90 f4       	brcc	.+36     	; 0x33ec <__umoddi3+0x4a8>
    33c8:	a2 0c       	add	r10, r2
    33ca:	b3 1c       	adc	r11, r3
    33cc:	c4 1c       	adc	r12, r4
    33ce:	d5 1c       	adc	r13, r5
    33d0:	a2 14       	cp	r10, r2
    33d2:	b3 04       	cpc	r11, r3
    33d4:	c4 04       	cpc	r12, r4
    33d6:	d5 04       	cpc	r13, r5
    33d8:	48 f0       	brcs	.+18     	; 0x33ec <__umoddi3+0x4a8>
    33da:	a2 16       	cp	r10, r18
    33dc:	b3 06       	cpc	r11, r19
    33de:	c4 06       	cpc	r12, r20
    33e0:	d5 06       	cpc	r13, r21
    33e2:	20 f4       	brcc	.+8      	; 0x33ec <__umoddi3+0x4a8>
    33e4:	a2 0c       	add	r10, r2
    33e6:	b3 1c       	adc	r11, r3
    33e8:	c4 1c       	adc	r12, r4
    33ea:	d5 1c       	adc	r13, r5
    33ec:	a2 1a       	sub	r10, r18
    33ee:	b3 0a       	sbc	r11, r19
    33f0:	c4 0a       	sbc	r12, r20
    33f2:	d5 0a       	sbc	r13, r21
    33f4:	c6 01       	movw	r24, r12
    33f6:	b5 01       	movw	r22, r10
    33f8:	a4 01       	movw	r20, r8
    33fa:	93 01       	movw	r18, r6
    33fc:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3400:	7b 01       	movw	r14, r22
    3402:	8c 01       	movw	r16, r24
    3404:	c6 01       	movw	r24, r12
    3406:	b5 01       	movw	r22, r10
    3408:	a4 01       	movw	r20, r8
    340a:	93 01       	movw	r18, r6
    340c:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3410:	ca 01       	movw	r24, r20
    3412:	b9 01       	movw	r22, r18
    3414:	25 96       	adiw	r28, 0x05	; 5
    3416:	2c ad       	ldd	r18, Y+60	; 0x3c
    3418:	3d ad       	ldd	r19, Y+61	; 0x3d
    341a:	4e ad       	ldd	r20, Y+62	; 0x3e
    341c:	5f ad       	ldd	r21, Y+63	; 0x3f
    341e:	25 97       	sbiw	r28, 0x05	; 5
    3420:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3424:	9b 01       	movw	r18, r22
    3426:	ac 01       	movw	r20, r24
    3428:	87 01       	movw	r16, r14
    342a:	ff 24       	eor	r15, r15
    342c:	ee 24       	eor	r14, r14
    342e:	8d a5       	ldd	r24, Y+45	; 0x2d
    3430:	9e a5       	ldd	r25, Y+46	; 0x2e
    3432:	af a5       	ldd	r26, Y+47	; 0x2f
    3434:	b8 a9       	ldd	r27, Y+48	; 0x30
    3436:	a0 70       	andi	r26, 0x00	; 0
    3438:	b0 70       	andi	r27, 0x00	; 0
    343a:	57 01       	movw	r10, r14
    343c:	68 01       	movw	r12, r16
    343e:	a8 2a       	or	r10, r24
    3440:	b9 2a       	or	r11, r25
    3442:	ca 2a       	or	r12, r26
    3444:	db 2a       	or	r13, r27
    3446:	a2 16       	cp	r10, r18
    3448:	b3 06       	cpc	r11, r19
    344a:	c4 06       	cpc	r12, r20
    344c:	d5 06       	cpc	r13, r21
    344e:	90 f4       	brcc	.+36     	; 0x3474 <__umoddi3+0x530>
    3450:	a2 0c       	add	r10, r2
    3452:	b3 1c       	adc	r11, r3
    3454:	c4 1c       	adc	r12, r4
    3456:	d5 1c       	adc	r13, r5
    3458:	a2 14       	cp	r10, r2
    345a:	b3 04       	cpc	r11, r3
    345c:	c4 04       	cpc	r12, r4
    345e:	d5 04       	cpc	r13, r5
    3460:	48 f0       	brcs	.+18     	; 0x3474 <__umoddi3+0x530>
    3462:	a2 16       	cp	r10, r18
    3464:	b3 06       	cpc	r11, r19
    3466:	c4 06       	cpc	r12, r20
    3468:	d5 06       	cpc	r13, r21
    346a:	20 f4       	brcc	.+8      	; 0x3474 <__umoddi3+0x530>
    346c:	a2 0c       	add	r10, r2
    346e:	b3 1c       	adc	r11, r3
    3470:	c4 1c       	adc	r12, r4
    3472:	d5 1c       	adc	r13, r5
    3474:	6c 96       	adiw	r28, 0x1c	; 28
    3476:	ec ac       	ldd	r14, Y+60	; 0x3c
    3478:	fd ac       	ldd	r15, Y+61	; 0x3d
    347a:	0e ad       	ldd	r16, Y+62	; 0x3e
    347c:	1f ad       	ldd	r17, Y+63	; 0x3f
    347e:	6c 97       	sbiw	r28, 0x1c	; 28
    3480:	68 96       	adiw	r28, 0x18	; 24
    3482:	0f ac       	ldd	r0, Y+63	; 0x3f
    3484:	68 97       	sbiw	r28, 0x18	; 24
    3486:	04 c0       	rjmp	.+8      	; 0x3490 <__umoddi3+0x54c>
    3488:	ee 0c       	add	r14, r14
    348a:	ff 1c       	adc	r15, r15
    348c:	00 1f       	adc	r16, r16
    348e:	11 1f       	adc	r17, r17
    3490:	0a 94       	dec	r0
    3492:	d2 f7       	brpl	.-12     	; 0x3488 <__umoddi3+0x544>
    3494:	e9 aa       	std	Y+49, r14	; 0x31
    3496:	fa aa       	std	Y+50, r15	; 0x32
    3498:	0b ab       	std	Y+51, r16	; 0x33
    349a:	1c ab       	std	Y+52, r17	; 0x34
    349c:	a2 1a       	sub	r10, r18
    349e:	b3 0a       	sbc	r11, r19
    34a0:	c4 0a       	sbc	r12, r20
    34a2:	d5 0a       	sbc	r13, r21
    34a4:	32 01       	movw	r6, r4
    34a6:	88 24       	eor	r8, r8
    34a8:	99 24       	eor	r9, r9
    34aa:	b2 01       	movw	r22, r4
    34ac:	a1 01       	movw	r20, r2
    34ae:	60 70       	andi	r22, 0x00	; 0
    34b0:	70 70       	andi	r23, 0x00	; 0
    34b2:	29 96       	adiw	r28, 0x09	; 9
    34b4:	4c af       	std	Y+60, r20	; 0x3c
    34b6:	5d af       	std	Y+61, r21	; 0x3d
    34b8:	6e af       	std	Y+62, r22	; 0x3e
    34ba:	7f af       	std	Y+63, r23	; 0x3f
    34bc:	29 97       	sbiw	r28, 0x09	; 9
    34be:	c6 01       	movw	r24, r12
    34c0:	b5 01       	movw	r22, r10
    34c2:	a4 01       	movw	r20, r8
    34c4:	93 01       	movw	r18, r6
    34c6:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    34ca:	7b 01       	movw	r14, r22
    34cc:	8c 01       	movw	r16, r24
    34ce:	c6 01       	movw	r24, r12
    34d0:	b5 01       	movw	r22, r10
    34d2:	a4 01       	movw	r20, r8
    34d4:	93 01       	movw	r18, r6
    34d6:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    34da:	ca 01       	movw	r24, r20
    34dc:	b9 01       	movw	r22, r18
    34de:	29 96       	adiw	r28, 0x09	; 9
    34e0:	2c ad       	ldd	r18, Y+60	; 0x3c
    34e2:	3d ad       	ldd	r19, Y+61	; 0x3d
    34e4:	4e ad       	ldd	r20, Y+62	; 0x3e
    34e6:	5f ad       	ldd	r21, Y+63	; 0x3f
    34e8:	29 97       	sbiw	r28, 0x09	; 9
    34ea:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    34ee:	9b 01       	movw	r18, r22
    34f0:	ac 01       	movw	r20, r24
    34f2:	87 01       	movw	r16, r14
    34f4:	ff 24       	eor	r15, r15
    34f6:	ee 24       	eor	r14, r14
    34f8:	a9 a8       	ldd	r10, Y+49	; 0x31
    34fa:	ba a8       	ldd	r11, Y+50	; 0x32
    34fc:	cb a8       	ldd	r12, Y+51	; 0x33
    34fe:	dc a8       	ldd	r13, Y+52	; 0x34
    3500:	c6 01       	movw	r24, r12
    3502:	aa 27       	eor	r26, r26
    3504:	bb 27       	eor	r27, r27
    3506:	57 01       	movw	r10, r14
    3508:	68 01       	movw	r12, r16
    350a:	a8 2a       	or	r10, r24
    350c:	b9 2a       	or	r11, r25
    350e:	ca 2a       	or	r12, r26
    3510:	db 2a       	or	r13, r27
    3512:	a2 16       	cp	r10, r18
    3514:	b3 06       	cpc	r11, r19
    3516:	c4 06       	cpc	r12, r20
    3518:	d5 06       	cpc	r13, r21
    351a:	90 f4       	brcc	.+36     	; 0x3540 <__umoddi3+0x5fc>
    351c:	a2 0c       	add	r10, r2
    351e:	b3 1c       	adc	r11, r3
    3520:	c4 1c       	adc	r12, r4
    3522:	d5 1c       	adc	r13, r5
    3524:	a2 14       	cp	r10, r2
    3526:	b3 04       	cpc	r11, r3
    3528:	c4 04       	cpc	r12, r4
    352a:	d5 04       	cpc	r13, r5
    352c:	48 f0       	brcs	.+18     	; 0x3540 <__umoddi3+0x5fc>
    352e:	a2 16       	cp	r10, r18
    3530:	b3 06       	cpc	r11, r19
    3532:	c4 06       	cpc	r12, r20
    3534:	d5 06       	cpc	r13, r21
    3536:	20 f4       	brcc	.+8      	; 0x3540 <__umoddi3+0x5fc>
    3538:	a2 0c       	add	r10, r2
    353a:	b3 1c       	adc	r11, r3
    353c:	c4 1c       	adc	r12, r4
    353e:	d5 1c       	adc	r13, r5
    3540:	a2 1a       	sub	r10, r18
    3542:	b3 0a       	sbc	r11, r19
    3544:	c4 0a       	sbc	r12, r20
    3546:	d5 0a       	sbc	r13, r21
    3548:	c6 01       	movw	r24, r12
    354a:	b5 01       	movw	r22, r10
    354c:	a4 01       	movw	r20, r8
    354e:	93 01       	movw	r18, r6
    3550:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3554:	7b 01       	movw	r14, r22
    3556:	8c 01       	movw	r16, r24
    3558:	c6 01       	movw	r24, r12
    355a:	b5 01       	movw	r22, r10
    355c:	a4 01       	movw	r20, r8
    355e:	93 01       	movw	r18, r6
    3560:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3564:	ca 01       	movw	r24, r20
    3566:	b9 01       	movw	r22, r18
    3568:	29 96       	adiw	r28, 0x09	; 9
    356a:	2c ad       	ldd	r18, Y+60	; 0x3c
    356c:	3d ad       	ldd	r19, Y+61	; 0x3d
    356e:	4e ad       	ldd	r20, Y+62	; 0x3e
    3570:	5f ad       	ldd	r21, Y+63	; 0x3f
    3572:	29 97       	sbiw	r28, 0x09	; 9
    3574:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3578:	9b 01       	movw	r18, r22
    357a:	ac 01       	movw	r20, r24
    357c:	87 01       	movw	r16, r14
    357e:	ff 24       	eor	r15, r15
    3580:	ee 24       	eor	r14, r14
    3582:	89 a9       	ldd	r24, Y+49	; 0x31
    3584:	9a a9       	ldd	r25, Y+50	; 0x32
    3586:	ab a9       	ldd	r26, Y+51	; 0x33
    3588:	bc a9       	ldd	r27, Y+52	; 0x34
    358a:	a0 70       	andi	r26, 0x00	; 0
    358c:	b0 70       	andi	r27, 0x00	; 0
    358e:	e8 2a       	or	r14, r24
    3590:	f9 2a       	or	r15, r25
    3592:	0a 2b       	or	r16, r26
    3594:	1b 2b       	or	r17, r27
    3596:	e2 16       	cp	r14, r18
    3598:	f3 06       	cpc	r15, r19
    359a:	04 07       	cpc	r16, r20
    359c:	15 07       	cpc	r17, r21
    359e:	90 f4       	brcc	.+36     	; 0x35c4 <__umoddi3+0x680>
    35a0:	e2 0c       	add	r14, r2
    35a2:	f3 1c       	adc	r15, r3
    35a4:	04 1d       	adc	r16, r4
    35a6:	15 1d       	adc	r17, r5
    35a8:	e2 14       	cp	r14, r2
    35aa:	f3 04       	cpc	r15, r3
    35ac:	04 05       	cpc	r16, r4
    35ae:	15 05       	cpc	r17, r5
    35b0:	48 f0       	brcs	.+18     	; 0x35c4 <__umoddi3+0x680>
    35b2:	e2 16       	cp	r14, r18
    35b4:	f3 06       	cpc	r15, r19
    35b6:	04 07       	cpc	r16, r20
    35b8:	15 07       	cpc	r17, r21
    35ba:	20 f4       	brcc	.+8      	; 0x35c4 <__umoddi3+0x680>
    35bc:	e2 0c       	add	r14, r2
    35be:	f3 1c       	adc	r15, r3
    35c0:	04 1d       	adc	r16, r4
    35c2:	15 1d       	adc	r17, r5
    35c4:	e2 1a       	sub	r14, r18
    35c6:	f3 0a       	sbc	r15, r19
    35c8:	04 0b       	sbc	r16, r20
    35ca:	15 0b       	sbc	r17, r21
    35cc:	d8 01       	movw	r26, r16
    35ce:	c7 01       	movw	r24, r14
    35d0:	09 ac       	ldd	r0, Y+57	; 0x39
    35d2:	04 c0       	rjmp	.+8      	; 0x35dc <__umoddi3+0x698>
    35d4:	b6 95       	lsr	r27
    35d6:	a7 95       	ror	r26
    35d8:	97 95       	ror	r25
    35da:	87 95       	ror	r24
    35dc:	0a 94       	dec	r0
    35de:	d2 f7       	brpl	.-12     	; 0x35d4 <__umoddi3+0x690>
    35e0:	89 8b       	std	Y+17, r24	; 0x11
    35e2:	9a 8b       	std	Y+18, r25	; 0x12
    35e4:	ab 8b       	std	Y+19, r26	; 0x13
    35e6:	bc 8b       	std	Y+20, r27	; 0x14
    35e8:	1d 8a       	std	Y+21, r1	; 0x15
    35ea:	1e 8a       	std	Y+22, r1	; 0x16
    35ec:	1f 8a       	std	Y+23, r1	; 0x17
    35ee:	18 8e       	std	Y+24, r1	; 0x18
    35f0:	28 2f       	mov	r18, r24
    35f2:	3a 89       	ldd	r19, Y+18	; 0x12
    35f4:	4b 89       	ldd	r20, Y+19	; 0x13
    35f6:	5c 89       	ldd	r21, Y+20	; 0x14
    35f8:	6d 89       	ldd	r22, Y+21	; 0x15
    35fa:	0c c3       	rjmp	.+1560   	; 0x3c14 <__umoddi3+0xcd0>
    35fc:	6a 14       	cp	r6, r10
    35fe:	7b 04       	cpc	r7, r11
    3600:	8c 04       	cpc	r8, r12
    3602:	9d 04       	cpc	r9, r13
    3604:	08 f4       	brcc	.+2      	; 0x3608 <__umoddi3+0x6c4>
    3606:	09 c3       	rjmp	.+1554   	; 0x3c1a <__umoddi3+0xcd6>
    3608:	00 e0       	ldi	r16, 0x00	; 0
    360a:	a0 16       	cp	r10, r16
    360c:	00 e0       	ldi	r16, 0x00	; 0
    360e:	b0 06       	cpc	r11, r16
    3610:	01 e0       	ldi	r16, 0x01	; 1
    3612:	c0 06       	cpc	r12, r16
    3614:	00 e0       	ldi	r16, 0x00	; 0
    3616:	d0 06       	cpc	r13, r16
    3618:	88 f4       	brcc	.+34     	; 0x363c <__umoddi3+0x6f8>
    361a:	1f ef       	ldi	r17, 0xFF	; 255
    361c:	a1 16       	cp	r10, r17
    361e:	b1 04       	cpc	r11, r1
    3620:	c1 04       	cpc	r12, r1
    3622:	d1 04       	cpc	r13, r1
    3624:	39 f0       	breq	.+14     	; 0x3634 <__umoddi3+0x6f0>
    3626:	30 f0       	brcs	.+12     	; 0x3634 <__umoddi3+0x6f0>
    3628:	28 e0       	ldi	r18, 0x08	; 8
    362a:	e2 2e       	mov	r14, r18
    362c:	f1 2c       	mov	r15, r1
    362e:	01 2d       	mov	r16, r1
    3630:	11 2d       	mov	r17, r1
    3632:	18 c0       	rjmp	.+48     	; 0x3664 <__umoddi3+0x720>
    3634:	ee 24       	eor	r14, r14
    3636:	ff 24       	eor	r15, r15
    3638:	87 01       	movw	r16, r14
    363a:	14 c0       	rjmp	.+40     	; 0x3664 <__umoddi3+0x720>
    363c:	40 e0       	ldi	r20, 0x00	; 0
    363e:	a4 16       	cp	r10, r20
    3640:	40 e0       	ldi	r20, 0x00	; 0
    3642:	b4 06       	cpc	r11, r20
    3644:	40 e0       	ldi	r20, 0x00	; 0
    3646:	c4 06       	cpc	r12, r20
    3648:	41 e0       	ldi	r20, 0x01	; 1
    364a:	d4 06       	cpc	r13, r20
    364c:	30 f0       	brcs	.+12     	; 0x365a <__umoddi3+0x716>
    364e:	98 e1       	ldi	r25, 0x18	; 24
    3650:	e9 2e       	mov	r14, r25
    3652:	f1 2c       	mov	r15, r1
    3654:	01 2d       	mov	r16, r1
    3656:	11 2d       	mov	r17, r1
    3658:	05 c0       	rjmp	.+10     	; 0x3664 <__umoddi3+0x720>
    365a:	80 e1       	ldi	r24, 0x10	; 16
    365c:	e8 2e       	mov	r14, r24
    365e:	f1 2c       	mov	r15, r1
    3660:	01 2d       	mov	r16, r1
    3662:	11 2d       	mov	r17, r1
    3664:	d6 01       	movw	r26, r12
    3666:	c5 01       	movw	r24, r10
    3668:	0e 2c       	mov	r0, r14
    366a:	04 c0       	rjmp	.+8      	; 0x3674 <__umoddi3+0x730>
    366c:	b6 95       	lsr	r27
    366e:	a7 95       	ror	r26
    3670:	97 95       	ror	r25
    3672:	87 95       	ror	r24
    3674:	0a 94       	dec	r0
    3676:	d2 f7       	brpl	.-12     	; 0x366c <__umoddi3+0x728>
    3678:	84 58       	subi	r24, 0x84	; 132
    367a:	9f 4f       	sbci	r25, 0xFF	; 255
    367c:	dc 01       	movw	r26, r24
    367e:	2c 91       	ld	r18, X
    3680:	80 e2       	ldi	r24, 0x20	; 32
    3682:	90 e0       	ldi	r25, 0x00	; 0
    3684:	a0 e0       	ldi	r26, 0x00	; 0
    3686:	b0 e0       	ldi	r27, 0x00	; 0
    3688:	8e 19       	sub	r24, r14
    368a:	9f 09       	sbc	r25, r15
    368c:	a0 0b       	sbc	r26, r16
    368e:	b1 0b       	sbc	r27, r17
    3690:	82 1b       	sub	r24, r18
    3692:	91 09       	sbc	r25, r1
    3694:	a1 09       	sbc	r26, r1
    3696:	b1 09       	sbc	r27, r1
    3698:	00 97       	sbiw	r24, 0x00	; 0
    369a:	a1 05       	cpc	r26, r1
    369c:	b1 05       	cpc	r27, r1
    369e:	09 f0       	breq	.+2      	; 0x36a2 <__umoddi3+0x75e>
    36a0:	4f c0       	rjmp	.+158    	; 0x3740 <__umoddi3+0x7fc>
    36a2:	a6 14       	cp	r10, r6
    36a4:	b7 04       	cpc	r11, r7
    36a6:	c8 04       	cpc	r12, r8
    36a8:	d9 04       	cpc	r13, r9
    36aa:	58 f0       	brcs	.+22     	; 0x36c2 <__umoddi3+0x77e>
    36ac:	6c 96       	adiw	r28, 0x1c	; 28
    36ae:	ec ac       	ldd	r14, Y+60	; 0x3c
    36b0:	fd ac       	ldd	r15, Y+61	; 0x3d
    36b2:	0e ad       	ldd	r16, Y+62	; 0x3e
    36b4:	1f ad       	ldd	r17, Y+63	; 0x3f
    36b6:	6c 97       	sbiw	r28, 0x1c	; 28
    36b8:	e2 14       	cp	r14, r2
    36ba:	f3 04       	cpc	r15, r3
    36bc:	04 05       	cpc	r16, r4
    36be:	15 05       	cpc	r17, r5
    36c0:	68 f1       	brcs	.+90     	; 0x371c <__umoddi3+0x7d8>
    36c2:	6c 96       	adiw	r28, 0x1c	; 28
    36c4:	ec ac       	ldd	r14, Y+60	; 0x3c
    36c6:	fd ac       	ldd	r15, Y+61	; 0x3d
    36c8:	0e ad       	ldd	r16, Y+62	; 0x3e
    36ca:	1f ad       	ldd	r17, Y+63	; 0x3f
    36cc:	6c 97       	sbiw	r28, 0x1c	; 28
    36ce:	e2 18       	sub	r14, r2
    36d0:	f3 08       	sbc	r15, r3
    36d2:	04 09       	sbc	r16, r4
    36d4:	15 09       	sbc	r17, r5
    36d6:	a4 01       	movw	r20, r8
    36d8:	93 01       	movw	r18, r6
    36da:	2a 19       	sub	r18, r10
    36dc:	3b 09       	sbc	r19, r11
    36de:	4c 09       	sbc	r20, r12
    36e0:	5d 09       	sbc	r21, r13
    36e2:	aa 24       	eor	r10, r10
    36e4:	bb 24       	eor	r11, r11
    36e6:	65 01       	movw	r12, r10
    36e8:	6c 96       	adiw	r28, 0x1c	; 28
    36ea:	6c ad       	ldd	r22, Y+60	; 0x3c
    36ec:	7d ad       	ldd	r23, Y+61	; 0x3d
    36ee:	8e ad       	ldd	r24, Y+62	; 0x3e
    36f0:	9f ad       	ldd	r25, Y+63	; 0x3f
    36f2:	6c 97       	sbiw	r28, 0x1c	; 28
    36f4:	6e 15       	cp	r22, r14
    36f6:	7f 05       	cpc	r23, r15
    36f8:	80 07       	cpc	r24, r16
    36fa:	91 07       	cpc	r25, r17
    36fc:	28 f4       	brcc	.+10     	; 0x3708 <__umoddi3+0x7c4>
    36fe:	b1 e0       	ldi	r27, 0x01	; 1
    3700:	ab 2e       	mov	r10, r27
    3702:	b1 2c       	mov	r11, r1
    3704:	c1 2c       	mov	r12, r1
    3706:	d1 2c       	mov	r13, r1
    3708:	da 01       	movw	r26, r20
    370a:	c9 01       	movw	r24, r18
    370c:	8a 19       	sub	r24, r10
    370e:	9b 09       	sbc	r25, r11
    3710:	ac 09       	sbc	r26, r12
    3712:	bd 09       	sbc	r27, r13
    3714:	8d ab       	std	Y+53, r24	; 0x35
    3716:	9e ab       	std	Y+54, r25	; 0x36
    3718:	af ab       	std	Y+55, r26	; 0x37
    371a:	b8 af       	std	Y+56, r27	; 0x38
    371c:	e9 8a       	std	Y+17, r14	; 0x11
    371e:	fa 8a       	std	Y+18, r15	; 0x12
    3720:	0b 8b       	std	Y+19, r16	; 0x13
    3722:	1c 8b       	std	Y+20, r17	; 0x14
    3724:	6d a8       	ldd	r6, Y+53	; 0x35
    3726:	7e a8       	ldd	r7, Y+54	; 0x36
    3728:	8f a8       	ldd	r8, Y+55	; 0x37
    372a:	98 ac       	ldd	r9, Y+56	; 0x38
    372c:	6d 8a       	std	Y+21, r6	; 0x15
    372e:	7e 8a       	std	Y+22, r7	; 0x16
    3730:	8f 8a       	std	Y+23, r8	; 0x17
    3732:	98 8e       	std	Y+24, r9	; 0x18
    3734:	2e 2d       	mov	r18, r14
    3736:	3a 89       	ldd	r19, Y+18	; 0x12
    3738:	4b 89       	ldd	r20, Y+19	; 0x13
    373a:	5c 89       	ldd	r21, Y+20	; 0x14
    373c:	6d a9       	ldd	r22, Y+53	; 0x35
    373e:	6a c2       	rjmp	.+1236   	; 0x3c14 <__umoddi3+0xcd0>
    3740:	67 96       	adiw	r28, 0x17	; 23
    3742:	8f af       	std	Y+63, r24	; 0x3f
    3744:	67 97       	sbiw	r28, 0x17	; 23
    3746:	a6 01       	movw	r20, r12
    3748:	95 01       	movw	r18, r10
    374a:	08 2e       	mov	r0, r24
    374c:	04 c0       	rjmp	.+8      	; 0x3756 <__umoddi3+0x812>
    374e:	22 0f       	add	r18, r18
    3750:	33 1f       	adc	r19, r19
    3752:	44 1f       	adc	r20, r20
    3754:	55 1f       	adc	r21, r21
    3756:	0a 94       	dec	r0
    3758:	d2 f7       	brpl	.-12     	; 0x374e <__umoddi3+0x80a>
    375a:	a0 e2       	ldi	r26, 0x20	; 32
    375c:	aa 2e       	mov	r10, r26
    375e:	a8 1a       	sub	r10, r24
    3760:	66 96       	adiw	r28, 0x16	; 22
    3762:	af ae       	std	Y+63, r10	; 0x3f
    3764:	66 97       	sbiw	r28, 0x16	; 22
    3766:	d2 01       	movw	r26, r4
    3768:	c1 01       	movw	r24, r2
    376a:	04 c0       	rjmp	.+8      	; 0x3774 <__umoddi3+0x830>
    376c:	b6 95       	lsr	r27
    376e:	a7 95       	ror	r26
    3770:	97 95       	ror	r25
    3772:	87 95       	ror	r24
    3774:	aa 94       	dec	r10
    3776:	d2 f7       	brpl	.-12     	; 0x376c <__umoddi3+0x828>
    3778:	6c 01       	movw	r12, r24
    377a:	7d 01       	movw	r14, r26
    377c:	c2 2a       	or	r12, r18
    377e:	d3 2a       	or	r13, r19
    3780:	e4 2a       	or	r14, r20
    3782:	f5 2a       	or	r15, r21
    3784:	c9 a6       	std	Y+41, r12	; 0x29
    3786:	da a6       	std	Y+42, r13	; 0x2a
    3788:	eb a6       	std	Y+43, r14	; 0x2b
    378a:	fc a6       	std	Y+44, r15	; 0x2c
    378c:	82 01       	movw	r16, r4
    378e:	71 01       	movw	r14, r2
    3790:	67 96       	adiw	r28, 0x17	; 23
    3792:	0f ac       	ldd	r0, Y+63	; 0x3f
    3794:	67 97       	sbiw	r28, 0x17	; 23
    3796:	04 c0       	rjmp	.+8      	; 0x37a0 <__umoddi3+0x85c>
    3798:	ee 0c       	add	r14, r14
    379a:	ff 1c       	adc	r15, r15
    379c:	00 1f       	adc	r16, r16
    379e:	11 1f       	adc	r17, r17
    37a0:	0a 94       	dec	r0
    37a2:	d2 f7       	brpl	.-12     	; 0x3798 <__umoddi3+0x854>
    37a4:	ed a2       	std	Y+37, r14	; 0x25
    37a6:	fe a2       	std	Y+38, r15	; 0x26
    37a8:	0f a3       	std	Y+39, r16	; 0x27
    37aa:	18 a7       	std	Y+40, r17	; 0x28
    37ac:	64 01       	movw	r12, r8
    37ae:	53 01       	movw	r10, r6
    37b0:	66 96       	adiw	r28, 0x16	; 22
    37b2:	0f ac       	ldd	r0, Y+63	; 0x3f
    37b4:	66 97       	sbiw	r28, 0x16	; 22
    37b6:	04 c0       	rjmp	.+8      	; 0x37c0 <__umoddi3+0x87c>
    37b8:	d6 94       	lsr	r13
    37ba:	c7 94       	ror	r12
    37bc:	b7 94       	ror	r11
    37be:	a7 94       	ror	r10
    37c0:	0a 94       	dec	r0
    37c2:	d2 f7       	brpl	.-12     	; 0x37b8 <__umoddi3+0x874>
    37c4:	a4 01       	movw	r20, r8
    37c6:	93 01       	movw	r18, r6
    37c8:	67 96       	adiw	r28, 0x17	; 23
    37ca:	0f ac       	ldd	r0, Y+63	; 0x3f
    37cc:	67 97       	sbiw	r28, 0x17	; 23
    37ce:	04 c0       	rjmp	.+8      	; 0x37d8 <__umoddi3+0x894>
    37d0:	22 0f       	add	r18, r18
    37d2:	33 1f       	adc	r19, r19
    37d4:	44 1f       	adc	r20, r20
    37d6:	55 1f       	adc	r21, r21
    37d8:	0a 94       	dec	r0
    37da:	d2 f7       	brpl	.-12     	; 0x37d0 <__umoddi3+0x88c>
    37dc:	6c 96       	adiw	r28, 0x1c	; 28
    37de:	8c ad       	ldd	r24, Y+60	; 0x3c
    37e0:	9d ad       	ldd	r25, Y+61	; 0x3d
    37e2:	ae ad       	ldd	r26, Y+62	; 0x3e
    37e4:	bf ad       	ldd	r27, Y+63	; 0x3f
    37e6:	6c 97       	sbiw	r28, 0x1c	; 28
    37e8:	66 96       	adiw	r28, 0x16	; 22
    37ea:	0f ac       	ldd	r0, Y+63	; 0x3f
    37ec:	66 97       	sbiw	r28, 0x16	; 22
    37ee:	04 c0       	rjmp	.+8      	; 0x37f8 <__umoddi3+0x8b4>
    37f0:	b6 95       	lsr	r27
    37f2:	a7 95       	ror	r26
    37f4:	97 95       	ror	r25
    37f6:	87 95       	ror	r24
    37f8:	0a 94       	dec	r0
    37fa:	d2 f7       	brpl	.-12     	; 0x37f0 <__umoddi3+0x8ac>
    37fc:	3c 01       	movw	r6, r24
    37fe:	4d 01       	movw	r8, r26
    3800:	62 2a       	or	r6, r18
    3802:	73 2a       	or	r7, r19
    3804:	84 2a       	or	r8, r20
    3806:	95 2a       	or	r9, r21
    3808:	69 a2       	std	Y+33, r6	; 0x21
    380a:	7a a2       	std	Y+34, r7	; 0x22
    380c:	8b a2       	std	Y+35, r8	; 0x23
    380e:	9c a2       	std	Y+36, r9	; 0x24
    3810:	6c 96       	adiw	r28, 0x1c	; 28
    3812:	ec ac       	ldd	r14, Y+60	; 0x3c
    3814:	fd ac       	ldd	r15, Y+61	; 0x3d
    3816:	0e ad       	ldd	r16, Y+62	; 0x3e
    3818:	1f ad       	ldd	r17, Y+63	; 0x3f
    381a:	6c 97       	sbiw	r28, 0x1c	; 28
    381c:	67 96       	adiw	r28, 0x17	; 23
    381e:	0f ac       	ldd	r0, Y+63	; 0x3f
    3820:	67 97       	sbiw	r28, 0x17	; 23
    3822:	04 c0       	rjmp	.+8      	; 0x382c <__umoddi3+0x8e8>
    3824:	ee 0c       	add	r14, r14
    3826:	ff 1c       	adc	r15, r15
    3828:	00 1f       	adc	r16, r16
    382a:	11 1f       	adc	r17, r17
    382c:	0a 94       	dec	r0
    382e:	d2 f7       	brpl	.-12     	; 0x3824 <__umoddi3+0x8e0>
    3830:	ed 8e       	std	Y+29, r14	; 0x1d
    3832:	fe 8e       	std	Y+30, r15	; 0x1e
    3834:	0f 8f       	std	Y+31, r16	; 0x1f
    3836:	18 a3       	std	Y+32, r17	; 0x20
    3838:	49 a5       	ldd	r20, Y+41	; 0x29
    383a:	5a a5       	ldd	r21, Y+42	; 0x2a
    383c:	6b a5       	ldd	r22, Y+43	; 0x2b
    383e:	7c a5       	ldd	r23, Y+44	; 0x2c
    3840:	3b 01       	movw	r6, r22
    3842:	88 24       	eor	r8, r8
    3844:	99 24       	eor	r9, r9
    3846:	60 70       	andi	r22, 0x00	; 0
    3848:	70 70       	andi	r23, 0x00	; 0
    384a:	2d 96       	adiw	r28, 0x0d	; 13
    384c:	4c af       	std	Y+60, r20	; 0x3c
    384e:	5d af       	std	Y+61, r21	; 0x3d
    3850:	6e af       	std	Y+62, r22	; 0x3e
    3852:	7f af       	std	Y+63, r23	; 0x3f
    3854:	2d 97       	sbiw	r28, 0x0d	; 13
    3856:	c6 01       	movw	r24, r12
    3858:	b5 01       	movw	r22, r10
    385a:	a4 01       	movw	r20, r8
    385c:	93 01       	movw	r18, r6
    385e:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3862:	7b 01       	movw	r14, r22
    3864:	8c 01       	movw	r16, r24
    3866:	c6 01       	movw	r24, r12
    3868:	b5 01       	movw	r22, r10
    386a:	a4 01       	movw	r20, r8
    386c:	93 01       	movw	r18, r6
    386e:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3872:	c9 01       	movw	r24, r18
    3874:	da 01       	movw	r26, r20
    3876:	1c 01       	movw	r2, r24
    3878:	2d 01       	movw	r4, r26
    387a:	c2 01       	movw	r24, r4
    387c:	b1 01       	movw	r22, r2
    387e:	2d 96       	adiw	r28, 0x0d	; 13
    3880:	2c ad       	ldd	r18, Y+60	; 0x3c
    3882:	3d ad       	ldd	r19, Y+61	; 0x3d
    3884:	4e ad       	ldd	r20, Y+62	; 0x3e
    3886:	5f ad       	ldd	r21, Y+63	; 0x3f
    3888:	2d 97       	sbiw	r28, 0x0d	; 13
    388a:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    388e:	9b 01       	movw	r18, r22
    3890:	ac 01       	movw	r20, r24
    3892:	87 01       	movw	r16, r14
    3894:	ff 24       	eor	r15, r15
    3896:	ee 24       	eor	r14, r14
    3898:	a9 a0       	ldd	r10, Y+33	; 0x21
    389a:	ba a0       	ldd	r11, Y+34	; 0x22
    389c:	cb a0       	ldd	r12, Y+35	; 0x23
    389e:	dc a0       	ldd	r13, Y+36	; 0x24
    38a0:	c6 01       	movw	r24, r12
    38a2:	aa 27       	eor	r26, r26
    38a4:	bb 27       	eor	r27, r27
    38a6:	57 01       	movw	r10, r14
    38a8:	68 01       	movw	r12, r16
    38aa:	a8 2a       	or	r10, r24
    38ac:	b9 2a       	or	r11, r25
    38ae:	ca 2a       	or	r12, r26
    38b0:	db 2a       	or	r13, r27
    38b2:	a2 16       	cp	r10, r18
    38b4:	b3 06       	cpc	r11, r19
    38b6:	c4 06       	cpc	r12, r20
    38b8:	d5 06       	cpc	r13, r21
    38ba:	00 f5       	brcc	.+64     	; 0x38fc <__umoddi3+0x9b8>
    38bc:	08 94       	sec
    38be:	21 08       	sbc	r2, r1
    38c0:	31 08       	sbc	r3, r1
    38c2:	41 08       	sbc	r4, r1
    38c4:	51 08       	sbc	r5, r1
    38c6:	e9 a4       	ldd	r14, Y+41	; 0x29
    38c8:	fa a4       	ldd	r15, Y+42	; 0x2a
    38ca:	0b a5       	ldd	r16, Y+43	; 0x2b
    38cc:	1c a5       	ldd	r17, Y+44	; 0x2c
    38ce:	ae 0c       	add	r10, r14
    38d0:	bf 1c       	adc	r11, r15
    38d2:	c0 1e       	adc	r12, r16
    38d4:	d1 1e       	adc	r13, r17
    38d6:	ae 14       	cp	r10, r14
    38d8:	bf 04       	cpc	r11, r15
    38da:	c0 06       	cpc	r12, r16
    38dc:	d1 06       	cpc	r13, r17
    38de:	70 f0       	brcs	.+28     	; 0x38fc <__umoddi3+0x9b8>
    38e0:	a2 16       	cp	r10, r18
    38e2:	b3 06       	cpc	r11, r19
    38e4:	c4 06       	cpc	r12, r20
    38e6:	d5 06       	cpc	r13, r21
    38e8:	48 f4       	brcc	.+18     	; 0x38fc <__umoddi3+0x9b8>
    38ea:	08 94       	sec
    38ec:	21 08       	sbc	r2, r1
    38ee:	31 08       	sbc	r3, r1
    38f0:	41 08       	sbc	r4, r1
    38f2:	51 08       	sbc	r5, r1
    38f4:	ae 0c       	add	r10, r14
    38f6:	bf 1c       	adc	r11, r15
    38f8:	c0 1e       	adc	r12, r16
    38fa:	d1 1e       	adc	r13, r17
    38fc:	a2 1a       	sub	r10, r18
    38fe:	b3 0a       	sbc	r11, r19
    3900:	c4 0a       	sbc	r12, r20
    3902:	d5 0a       	sbc	r13, r21
    3904:	c6 01       	movw	r24, r12
    3906:	b5 01       	movw	r22, r10
    3908:	a4 01       	movw	r20, r8
    390a:	93 01       	movw	r18, r6
    390c:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3910:	7b 01       	movw	r14, r22
    3912:	8c 01       	movw	r16, r24
    3914:	c6 01       	movw	r24, r12
    3916:	b5 01       	movw	r22, r10
    3918:	a4 01       	movw	r20, r8
    391a:	93 01       	movw	r18, r6
    391c:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3920:	c9 01       	movw	r24, r18
    3922:	da 01       	movw	r26, r20
    3924:	3c 01       	movw	r6, r24
    3926:	4d 01       	movw	r8, r26
    3928:	c4 01       	movw	r24, r8
    392a:	b3 01       	movw	r22, r6
    392c:	2d 96       	adiw	r28, 0x0d	; 13
    392e:	2c ad       	ldd	r18, Y+60	; 0x3c
    3930:	3d ad       	ldd	r19, Y+61	; 0x3d
    3932:	4e ad       	ldd	r20, Y+62	; 0x3e
    3934:	5f ad       	ldd	r21, Y+63	; 0x3f
    3936:	2d 97       	sbiw	r28, 0x0d	; 13
    3938:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    393c:	9b 01       	movw	r18, r22
    393e:	ac 01       	movw	r20, r24
    3940:	87 01       	movw	r16, r14
    3942:	ff 24       	eor	r15, r15
    3944:	ee 24       	eor	r14, r14
    3946:	89 a1       	ldd	r24, Y+33	; 0x21
    3948:	9a a1       	ldd	r25, Y+34	; 0x22
    394a:	ab a1       	ldd	r26, Y+35	; 0x23
    394c:	bc a1       	ldd	r27, Y+36	; 0x24
    394e:	a0 70       	andi	r26, 0x00	; 0
    3950:	b0 70       	andi	r27, 0x00	; 0
    3952:	57 01       	movw	r10, r14
    3954:	68 01       	movw	r12, r16
    3956:	a8 2a       	or	r10, r24
    3958:	b9 2a       	or	r11, r25
    395a:	ca 2a       	or	r12, r26
    395c:	db 2a       	or	r13, r27
    395e:	a2 16       	cp	r10, r18
    3960:	b3 06       	cpc	r11, r19
    3962:	c4 06       	cpc	r12, r20
    3964:	d5 06       	cpc	r13, r21
    3966:	00 f5       	brcc	.+64     	; 0x39a8 <__umoddi3+0xa64>
    3968:	08 94       	sec
    396a:	61 08       	sbc	r6, r1
    396c:	71 08       	sbc	r7, r1
    396e:	81 08       	sbc	r8, r1
    3970:	91 08       	sbc	r9, r1
    3972:	69 a5       	ldd	r22, Y+41	; 0x29
    3974:	7a a5       	ldd	r23, Y+42	; 0x2a
    3976:	8b a5       	ldd	r24, Y+43	; 0x2b
    3978:	9c a5       	ldd	r25, Y+44	; 0x2c
    397a:	a6 0e       	add	r10, r22
    397c:	b7 1e       	adc	r11, r23
    397e:	c8 1e       	adc	r12, r24
    3980:	d9 1e       	adc	r13, r25
    3982:	a6 16       	cp	r10, r22
    3984:	b7 06       	cpc	r11, r23
    3986:	c8 06       	cpc	r12, r24
    3988:	d9 06       	cpc	r13, r25
    398a:	70 f0       	brcs	.+28     	; 0x39a8 <__umoddi3+0xa64>
    398c:	a2 16       	cp	r10, r18
    398e:	b3 06       	cpc	r11, r19
    3990:	c4 06       	cpc	r12, r20
    3992:	d5 06       	cpc	r13, r21
    3994:	48 f4       	brcc	.+18     	; 0x39a8 <__umoddi3+0xa64>
    3996:	08 94       	sec
    3998:	61 08       	sbc	r6, r1
    399a:	71 08       	sbc	r7, r1
    399c:	81 08       	sbc	r8, r1
    399e:	91 08       	sbc	r9, r1
    39a0:	a6 0e       	add	r10, r22
    39a2:	b7 1e       	adc	r11, r23
    39a4:	c8 1e       	adc	r12, r24
    39a6:	d9 1e       	adc	r13, r25
    39a8:	d6 01       	movw	r26, r12
    39aa:	c5 01       	movw	r24, r10
    39ac:	82 1b       	sub	r24, r18
    39ae:	93 0b       	sbc	r25, r19
    39b0:	a4 0b       	sbc	r26, r20
    39b2:	b5 0b       	sbc	r27, r21
    39b4:	89 8f       	std	Y+25, r24	; 0x19
    39b6:	9a 8f       	std	Y+26, r25	; 0x1a
    39b8:	ab 8f       	std	Y+27, r26	; 0x1b
    39ba:	bc 8f       	std	Y+28, r27	; 0x1c
    39bc:	d1 01       	movw	r26, r2
    39be:	99 27       	eor	r25, r25
    39c0:	88 27       	eor	r24, r24
    39c2:	84 01       	movw	r16, r8
    39c4:	73 01       	movw	r14, r6
    39c6:	e8 2a       	or	r14, r24
    39c8:	f9 2a       	or	r15, r25
    39ca:	0a 2b       	or	r16, r26
    39cc:	1b 2b       	or	r17, r27
    39ce:	4f ef       	ldi	r20, 0xFF	; 255
    39d0:	a4 2e       	mov	r10, r20
    39d2:	4f ef       	ldi	r20, 0xFF	; 255
    39d4:	b4 2e       	mov	r11, r20
    39d6:	c1 2c       	mov	r12, r1
    39d8:	d1 2c       	mov	r13, r1
    39da:	ae 20       	and	r10, r14
    39dc:	bf 20       	and	r11, r15
    39de:	c0 22       	and	r12, r16
    39e0:	d1 22       	and	r13, r17
    39e2:	78 01       	movw	r14, r16
    39e4:	00 27       	eor	r16, r16
    39e6:	11 27       	eor	r17, r17
    39e8:	6d a0       	ldd	r6, Y+37	; 0x25
    39ea:	7e a0       	ldd	r7, Y+38	; 0x26
    39ec:	8f a0       	ldd	r8, Y+39	; 0x27
    39ee:	98 a4       	ldd	r9, Y+40	; 0x28
    39f0:	4f ef       	ldi	r20, 0xFF	; 255
    39f2:	5f ef       	ldi	r21, 0xFF	; 255
    39f4:	60 e0       	ldi	r22, 0x00	; 0
    39f6:	70 e0       	ldi	r23, 0x00	; 0
    39f8:	64 22       	and	r6, r20
    39fa:	75 22       	and	r7, r21
    39fc:	86 22       	and	r8, r22
    39fe:	97 22       	and	r9, r23
    3a00:	8d a1       	ldd	r24, Y+37	; 0x25
    3a02:	9e a1       	ldd	r25, Y+38	; 0x26
    3a04:	af a1       	ldd	r26, Y+39	; 0x27
    3a06:	b8 a5       	ldd	r27, Y+40	; 0x28
    3a08:	bd 01       	movw	r22, r26
    3a0a:	88 27       	eor	r24, r24
    3a0c:	99 27       	eor	r25, r25
    3a0e:	65 96       	adiw	r28, 0x15	; 21
    3a10:	6c af       	std	Y+60, r22	; 0x3c
    3a12:	7d af       	std	Y+61, r23	; 0x3d
    3a14:	8e af       	std	Y+62, r24	; 0x3e
    3a16:	9f af       	std	Y+63, r25	; 0x3f
    3a18:	65 97       	sbiw	r28, 0x15	; 21
    3a1a:	c6 01       	movw	r24, r12
    3a1c:	b5 01       	movw	r22, r10
    3a1e:	a4 01       	movw	r20, r8
    3a20:	93 01       	movw	r18, r6
    3a22:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3a26:	61 96       	adiw	r28, 0x11	; 17
    3a28:	6c af       	std	Y+60, r22	; 0x3c
    3a2a:	7d af       	std	Y+61, r23	; 0x3d
    3a2c:	8e af       	std	Y+62, r24	; 0x3e
    3a2e:	9f af       	std	Y+63, r25	; 0x3f
    3a30:	61 97       	sbiw	r28, 0x11	; 17
    3a32:	c6 01       	movw	r24, r12
    3a34:	b5 01       	movw	r22, r10
    3a36:	65 96       	adiw	r28, 0x15	; 21
    3a38:	2c ad       	ldd	r18, Y+60	; 0x3c
    3a3a:	3d ad       	ldd	r19, Y+61	; 0x3d
    3a3c:	4e ad       	ldd	r20, Y+62	; 0x3e
    3a3e:	5f ad       	ldd	r21, Y+63	; 0x3f
    3a40:	65 97       	sbiw	r28, 0x15	; 21
    3a42:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3a46:	1b 01       	movw	r2, r22
    3a48:	2c 01       	movw	r4, r24
    3a4a:	c8 01       	movw	r24, r16
    3a4c:	b7 01       	movw	r22, r14
    3a4e:	a4 01       	movw	r20, r8
    3a50:	93 01       	movw	r18, r6
    3a52:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3a56:	5b 01       	movw	r10, r22
    3a58:	6c 01       	movw	r12, r24
    3a5a:	c8 01       	movw	r24, r16
    3a5c:	b7 01       	movw	r22, r14
    3a5e:	65 96       	adiw	r28, 0x15	; 21
    3a60:	2c ad       	ldd	r18, Y+60	; 0x3c
    3a62:	3d ad       	ldd	r19, Y+61	; 0x3d
    3a64:	4e ad       	ldd	r20, Y+62	; 0x3e
    3a66:	5f ad       	ldd	r21, Y+63	; 0x3f
    3a68:	65 97       	sbiw	r28, 0x15	; 21
    3a6a:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3a6e:	7b 01       	movw	r14, r22
    3a70:	8c 01       	movw	r16, r24
    3a72:	a6 01       	movw	r20, r12
    3a74:	95 01       	movw	r18, r10
    3a76:	22 0d       	add	r18, r2
    3a78:	33 1d       	adc	r19, r3
    3a7a:	44 1d       	adc	r20, r4
    3a7c:	55 1d       	adc	r21, r5
    3a7e:	61 96       	adiw	r28, 0x11	; 17
    3a80:	6c ac       	ldd	r6, Y+60	; 0x3c
    3a82:	7d ac       	ldd	r7, Y+61	; 0x3d
    3a84:	8e ac       	ldd	r8, Y+62	; 0x3e
    3a86:	9f ac       	ldd	r9, Y+63	; 0x3f
    3a88:	61 97       	sbiw	r28, 0x11	; 17
    3a8a:	c4 01       	movw	r24, r8
    3a8c:	aa 27       	eor	r26, r26
    3a8e:	bb 27       	eor	r27, r27
    3a90:	28 0f       	add	r18, r24
    3a92:	39 1f       	adc	r19, r25
    3a94:	4a 1f       	adc	r20, r26
    3a96:	5b 1f       	adc	r21, r27
    3a98:	2a 15       	cp	r18, r10
    3a9a:	3b 05       	cpc	r19, r11
    3a9c:	4c 05       	cpc	r20, r12
    3a9e:	5d 05       	cpc	r21, r13
    3aa0:	48 f4       	brcc	.+18     	; 0x3ab4 <__umoddi3+0xb70>
    3aa2:	81 2c       	mov	r8, r1
    3aa4:	91 2c       	mov	r9, r1
    3aa6:	e1 e0       	ldi	r30, 0x01	; 1
    3aa8:	ae 2e       	mov	r10, r30
    3aaa:	b1 2c       	mov	r11, r1
    3aac:	e8 0c       	add	r14, r8
    3aae:	f9 1c       	adc	r15, r9
    3ab0:	0a 1d       	adc	r16, r10
    3ab2:	1b 1d       	adc	r17, r11
    3ab4:	ca 01       	movw	r24, r20
    3ab6:	aa 27       	eor	r26, r26
    3ab8:	bb 27       	eor	r27, r27
    3aba:	57 01       	movw	r10, r14
    3abc:	68 01       	movw	r12, r16
    3abe:	a8 0e       	add	r10, r24
    3ac0:	b9 1e       	adc	r11, r25
    3ac2:	ca 1e       	adc	r12, r26
    3ac4:	db 1e       	adc	r13, r27
    3ac6:	a9 01       	movw	r20, r18
    3ac8:	33 27       	eor	r19, r19
    3aca:	22 27       	eor	r18, r18
    3acc:	61 96       	adiw	r28, 0x11	; 17
    3ace:	8c ad       	ldd	r24, Y+60	; 0x3c
    3ad0:	9d ad       	ldd	r25, Y+61	; 0x3d
    3ad2:	ae ad       	ldd	r26, Y+62	; 0x3e
    3ad4:	bf ad       	ldd	r27, Y+63	; 0x3f
    3ad6:	61 97       	sbiw	r28, 0x11	; 17
    3ad8:	a0 70       	andi	r26, 0x00	; 0
    3ada:	b0 70       	andi	r27, 0x00	; 0
    3adc:	28 0f       	add	r18, r24
    3ade:	39 1f       	adc	r19, r25
    3ae0:	4a 1f       	adc	r20, r26
    3ae2:	5b 1f       	adc	r21, r27
    3ae4:	e9 8c       	ldd	r14, Y+25	; 0x19
    3ae6:	fa 8c       	ldd	r15, Y+26	; 0x1a
    3ae8:	0b 8d       	ldd	r16, Y+27	; 0x1b
    3aea:	1c 8d       	ldd	r17, Y+28	; 0x1c
    3aec:	ea 14       	cp	r14, r10
    3aee:	fb 04       	cpc	r15, r11
    3af0:	0c 05       	cpc	r16, r12
    3af2:	1d 05       	cpc	r17, r13
    3af4:	70 f0       	brcs	.+28     	; 0x3b12 <__umoddi3+0xbce>
    3af6:	ae 14       	cp	r10, r14
    3af8:	bf 04       	cpc	r11, r15
    3afa:	c0 06       	cpc	r12, r16
    3afc:	d1 06       	cpc	r13, r17
    3afe:	69 f5       	brne	.+90     	; 0x3b5a <__umoddi3+0xc16>
    3b00:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3b02:	7e 8d       	ldd	r23, Y+30	; 0x1e
    3b04:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3b06:	98 a1       	ldd	r25, Y+32	; 0x20
    3b08:	62 17       	cp	r22, r18
    3b0a:	73 07       	cpc	r23, r19
    3b0c:	84 07       	cpc	r24, r20
    3b0e:	95 07       	cpc	r25, r21
    3b10:	20 f5       	brcc	.+72     	; 0x3b5a <__umoddi3+0xc16>
    3b12:	da 01       	movw	r26, r20
    3b14:	c9 01       	movw	r24, r18
    3b16:	6d a0       	ldd	r6, Y+37	; 0x25
    3b18:	7e a0       	ldd	r7, Y+38	; 0x26
    3b1a:	8f a0       	ldd	r8, Y+39	; 0x27
    3b1c:	98 a4       	ldd	r9, Y+40	; 0x28
    3b1e:	86 19       	sub	r24, r6
    3b20:	97 09       	sbc	r25, r7
    3b22:	a8 09       	sbc	r26, r8
    3b24:	b9 09       	sbc	r27, r9
    3b26:	e9 a4       	ldd	r14, Y+41	; 0x29
    3b28:	fa a4       	ldd	r15, Y+42	; 0x2a
    3b2a:	0b a5       	ldd	r16, Y+43	; 0x2b
    3b2c:	1c a5       	ldd	r17, Y+44	; 0x2c
    3b2e:	ae 18       	sub	r10, r14
    3b30:	bf 08       	sbc	r11, r15
    3b32:	c0 0a       	sbc	r12, r16
    3b34:	d1 0a       	sbc	r13, r17
    3b36:	ee 24       	eor	r14, r14
    3b38:	ff 24       	eor	r15, r15
    3b3a:	87 01       	movw	r16, r14
    3b3c:	28 17       	cp	r18, r24
    3b3e:	39 07       	cpc	r19, r25
    3b40:	4a 07       	cpc	r20, r26
    3b42:	5b 07       	cpc	r21, r27
    3b44:	28 f4       	brcc	.+10     	; 0x3b50 <__umoddi3+0xc0c>
    3b46:	21 e0       	ldi	r18, 0x01	; 1
    3b48:	e2 2e       	mov	r14, r18
    3b4a:	f1 2c       	mov	r15, r1
    3b4c:	01 2d       	mov	r16, r1
    3b4e:	11 2d       	mov	r17, r1
    3b50:	ae 18       	sub	r10, r14
    3b52:	bf 08       	sbc	r11, r15
    3b54:	c0 0a       	sbc	r12, r16
    3b56:	d1 0a       	sbc	r13, r17
    3b58:	02 c0       	rjmp	.+4      	; 0x3b5e <__umoddi3+0xc1a>
    3b5a:	da 01       	movw	r26, r20
    3b5c:	c9 01       	movw	r24, r18
    3b5e:	6d 8c       	ldd	r6, Y+29	; 0x1d
    3b60:	7e 8c       	ldd	r7, Y+30	; 0x1e
    3b62:	8f 8c       	ldd	r8, Y+31	; 0x1f
    3b64:	98 a0       	ldd	r9, Y+32	; 0x20
    3b66:	68 1a       	sub	r6, r24
    3b68:	79 0a       	sbc	r7, r25
    3b6a:	8a 0a       	sbc	r8, r26
    3b6c:	9b 0a       	sbc	r9, r27
    3b6e:	49 8d       	ldd	r20, Y+25	; 0x19
    3b70:	5a 8d       	ldd	r21, Y+26	; 0x1a
    3b72:	6b 8d       	ldd	r22, Y+27	; 0x1b
    3b74:	7c 8d       	ldd	r23, Y+28	; 0x1c
    3b76:	4a 19       	sub	r20, r10
    3b78:	5b 09       	sbc	r21, r11
    3b7a:	6c 09       	sbc	r22, r12
    3b7c:	7d 09       	sbc	r23, r13
    3b7e:	5a 01       	movw	r10, r20
    3b80:	6b 01       	movw	r12, r22
    3b82:	22 24       	eor	r2, r2
    3b84:	33 24       	eor	r3, r3
    3b86:	21 01       	movw	r4, r2
    3b88:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3b8a:	7e 8d       	ldd	r23, Y+30	; 0x1e
    3b8c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3b8e:	98 a1       	ldd	r25, Y+32	; 0x20
    3b90:	66 15       	cp	r22, r6
    3b92:	77 05       	cpc	r23, r7
    3b94:	88 05       	cpc	r24, r8
    3b96:	99 05       	cpc	r25, r9
    3b98:	28 f4       	brcc	.+10     	; 0x3ba4 <__umoddi3+0xc60>
    3b9a:	81 e0       	ldi	r24, 0x01	; 1
    3b9c:	28 2e       	mov	r2, r24
    3b9e:	31 2c       	mov	r3, r1
    3ba0:	41 2c       	mov	r4, r1
    3ba2:	51 2c       	mov	r5, r1
    3ba4:	86 01       	movw	r16, r12
    3ba6:	75 01       	movw	r14, r10
    3ba8:	e2 18       	sub	r14, r2
    3baa:	f3 08       	sbc	r15, r3
    3bac:	04 09       	sbc	r16, r4
    3bae:	15 09       	sbc	r17, r5
    3bb0:	a8 01       	movw	r20, r16
    3bb2:	97 01       	movw	r18, r14
    3bb4:	66 96       	adiw	r28, 0x16	; 22
    3bb6:	0f ac       	ldd	r0, Y+63	; 0x3f
    3bb8:	66 97       	sbiw	r28, 0x16	; 22
    3bba:	04 c0       	rjmp	.+8      	; 0x3bc4 <__umoddi3+0xc80>
    3bbc:	22 0f       	add	r18, r18
    3bbe:	33 1f       	adc	r19, r19
    3bc0:	44 1f       	adc	r20, r20
    3bc2:	55 1f       	adc	r21, r21
    3bc4:	0a 94       	dec	r0
    3bc6:	d2 f7       	brpl	.-12     	; 0x3bbc <__umoddi3+0xc78>
    3bc8:	d4 01       	movw	r26, r8
    3bca:	c3 01       	movw	r24, r6
    3bcc:	67 96       	adiw	r28, 0x17	; 23
    3bce:	0f ac       	ldd	r0, Y+63	; 0x3f
    3bd0:	67 97       	sbiw	r28, 0x17	; 23
    3bd2:	04 c0       	rjmp	.+8      	; 0x3bdc <__umoddi3+0xc98>
    3bd4:	b6 95       	lsr	r27
    3bd6:	a7 95       	ror	r26
    3bd8:	97 95       	ror	r25
    3bda:	87 95       	ror	r24
    3bdc:	0a 94       	dec	r0
    3bde:	d2 f7       	brpl	.-12     	; 0x3bd4 <__umoddi3+0xc90>
    3be0:	28 2b       	or	r18, r24
    3be2:	39 2b       	or	r19, r25
    3be4:	4a 2b       	or	r20, r26
    3be6:	5b 2b       	or	r21, r27
    3be8:	29 8b       	std	Y+17, r18	; 0x11
    3bea:	3a 8b       	std	Y+18, r19	; 0x12
    3bec:	4b 8b       	std	Y+19, r20	; 0x13
    3bee:	5c 8b       	std	Y+20, r21	; 0x14
    3bf0:	67 96       	adiw	r28, 0x17	; 23
    3bf2:	0f ac       	ldd	r0, Y+63	; 0x3f
    3bf4:	67 97       	sbiw	r28, 0x17	; 23
    3bf6:	04 c0       	rjmp	.+8      	; 0x3c00 <__umoddi3+0xcbc>
    3bf8:	16 95       	lsr	r17
    3bfa:	07 95       	ror	r16
    3bfc:	f7 94       	ror	r15
    3bfe:	e7 94       	ror	r14
    3c00:	0a 94       	dec	r0
    3c02:	d2 f7       	brpl	.-12     	; 0x3bf8 <__umoddi3+0xcb4>
    3c04:	ed 8a       	std	Y+21, r14	; 0x15
    3c06:	fe 8a       	std	Y+22, r15	; 0x16
    3c08:	0f 8b       	std	Y+23, r16	; 0x17
    3c0a:	18 8f       	std	Y+24, r17	; 0x18
    3c0c:	3a 89       	ldd	r19, Y+18	; 0x12
    3c0e:	4b 89       	ldd	r20, Y+19	; 0x13
    3c10:	5c 89       	ldd	r21, Y+20	; 0x14
    3c12:	6e 2d       	mov	r22, r14
    3c14:	7e 89       	ldd	r23, Y+22	; 0x16
    3c16:	8f 89       	ldd	r24, Y+23	; 0x17
    3c18:	98 8d       	ldd	r25, Y+24	; 0x18
    3c1a:	c5 5a       	subi	r28, 0xA5	; 165
    3c1c:	df 4f       	sbci	r29, 0xFF	; 255
    3c1e:	e2 e1       	ldi	r30, 0x12	; 18
    3c20:	0c 94 bb 33 	jmp	0x6776	; 0x6776 <__epilogue_restores__>

00003c24 <PWM_Measure_HW>:
}

/**********************************************Measure PWM HW*********************************************************/

void PWM_Measure_HW(u32* Pfreq,u8* Pduty)
{
    3c24:	cf 92       	push	r12
    3c26:	df 92       	push	r13
    3c28:	ef 92       	push	r14
    3c2a:	ff 92       	push	r15
    3c2c:	0f 93       	push	r16
    3c2e:	1f 93       	push	r17
    3c30:	cf 93       	push	r28
    3c32:	df 93       	push	r29
    3c34:	ec 01       	movw	r28, r24
    3c36:	6b 01       	movw	r12, r22
	DIO_Enu_SetPinDirection(DIO_u8PORTD,DIO_u8PIN6,DIO_u8INPUT);
    3c38:	83 e0       	ldi	r24, 0x03	; 3
    3c3a:	66 e0       	ldi	r22, 0x06	; 6
    3c3c:	40 e0       	ldi	r20, 0x00	; 0
    3c3e:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
	TIMER1_voidInit();
    3c42:	0e 94 cf 2d 	call	0x5b9e	; 0x5b9e <TIMER1_voidInit>
	TIMER_voidICUEnableInterrupt();
    3c46:	0e 94 37 2e 	call	0x5c6e	; 0x5c6e <TIMER_voidICUEnableInterrupt>
	TIMER_u8SetCallBack(Func_ICU_HW,TIMER1_ICU_VECTOR_ID);
    3c4a:	88 e6       	ldi	r24, 0x68	; 104
    3c4c:	9e e1       	ldi	r25, 0x1E	; 30
    3c4e:	66 e0       	ldi	r22, 0x06	; 6
    3c50:	0e 94 8b 2e 	call	0x5d16	; 0x5d16 <TIMER_u8SetCallBack>
	TIMER_voidICUSetTriggerEdge(ICP_RAISING_EDGE);
    3c54:	81 e0       	ldi	r24, 0x01	; 1
    3c56:	0e 94 27 2e 	call	0x5c4e	; 0x5c4e <TIMER_voidICUSetTriggerEdge>
	TIMER1_voidSetPreload(0);
    3c5a:	80 e0       	ldi	r24, 0x00	; 0
    3c5c:	90 e0       	ldi	r25, 0x00	; 0
    3c5e:	0e 94 01 2e 	call	0x5c02	; 0x5c02 <TIMER1_voidSetPreload>
	while(period==0);
    3c62:	80 91 9c 01 	lds	r24, 0x019C
    3c66:	90 91 9d 01 	lds	r25, 0x019D
    3c6a:	89 2b       	or	r24, r25
    3c6c:	d1 f3       	breq	.-12     	; 0x3c62 <PWM_Measure_HW+0x3e>
	*Pfreq=(u32)(1000000UL/(u32)period);
    3c6e:	20 91 9c 01 	lds	r18, 0x019C
    3c72:	30 91 9d 01 	lds	r19, 0x019D
    3c76:	40 e0       	ldi	r20, 0x00	; 0
    3c78:	50 e0       	ldi	r21, 0x00	; 0
    3c7a:	60 e4       	ldi	r22, 0x40	; 64
    3c7c:	72 e4       	ldi	r23, 0x42	; 66
    3c7e:	8f e0       	ldi	r24, 0x0F	; 15
    3c80:	90 e0       	ldi	r25, 0x00	; 0
    3c82:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3c86:	28 83       	st	Y, r18
    3c88:	39 83       	std	Y+1, r19	; 0x01
    3c8a:	4a 83       	std	Y+2, r20	; 0x02
    3c8c:	5b 83       	std	Y+3, r21	; 0x03
	*Pduty=(u8)(((u32)t_on*100UL)/(u32)period);
    3c8e:	60 91 9e 01 	lds	r22, 0x019E
    3c92:	70 91 9f 01 	lds	r23, 0x019F
    3c96:	e0 90 9c 01 	lds	r14, 0x019C
    3c9a:	f0 90 9d 01 	lds	r15, 0x019D
    3c9e:	80 e0       	ldi	r24, 0x00	; 0
    3ca0:	90 e0       	ldi	r25, 0x00	; 0
    3ca2:	24 e6       	ldi	r18, 0x64	; 100
    3ca4:	30 e0       	ldi	r19, 0x00	; 0
    3ca6:	40 e0       	ldi	r20, 0x00	; 0
    3ca8:	50 e0       	ldi	r21, 0x00	; 0
    3caa:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3cae:	00 e0       	ldi	r16, 0x00	; 0
    3cb0:	10 e0       	ldi	r17, 0x00	; 0
    3cb2:	a8 01       	movw	r20, r16
    3cb4:	97 01       	movw	r18, r14
    3cb6:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3cba:	f6 01       	movw	r30, r12
    3cbc:	20 83       	st	Z, r18

}
    3cbe:	df 91       	pop	r29
    3cc0:	cf 91       	pop	r28
    3cc2:	1f 91       	pop	r17
    3cc4:	0f 91       	pop	r16
    3cc6:	ff 90       	pop	r15
    3cc8:	ef 90       	pop	r14
    3cca:	df 90       	pop	r13
    3ccc:	cf 90       	pop	r12
    3cce:	08 95       	ret

00003cd0 <Func_ICU_HW>:
	static u8 state = FASTICU_FIRST_RISING;
	static u16 point_1 = 0;
	static u16 point_2 = 0;
	static u16 point_3 = 0;

	switch(state)
    3cd0:	80 91 a6 01 	lds	r24, 0x01A6
    3cd4:	81 30       	cpi	r24, 0x01	; 1
    3cd6:	b1 f1       	breq	.+108    	; 0x3d44 <Func_ICU_HW+0x74>
    3cd8:	81 30       	cpi	r24, 0x01	; 1
    3cda:	68 f4       	brcc	.+26     	; 0x3cf6 <Func_ICU_HW+0x26>
	{
	case FASTICU_FIRST_RISING:
		point_1 = TIMER_u16GetICR();
    3cdc:	0e 94 77 2e 	call	0x5cee	; 0x5cee <TIMER_u16GetICR>
    3ce0:	90 93 a5 01 	sts	0x01A5, r25
    3ce4:	80 93 a4 01 	sts	0x01A4, r24
		TIMER_voidICUSetTriggerEdge(ICP_FALLING_EDGE);
    3ce8:	80 e0       	ldi	r24, 0x00	; 0
    3cea:	0e 94 27 2e 	call	0x5c4e	; 0x5c4e <TIMER_voidICUSetTriggerEdge>
		state = FASTICU_FALLING;
    3cee:	81 e0       	ldi	r24, 0x01	; 1
    3cf0:	80 93 a6 01 	sts	0x01A6, r24
    3cf4:	08 95       	ret
	static u8 state = FASTICU_FIRST_RISING;
	static u16 point_1 = 0;
	static u16 point_2 = 0;
	static u16 point_3 = 0;

	switch(state)
    3cf6:	82 30       	cpi	r24, 0x02	; 2
    3cf8:	09 f0       	breq	.+2      	; 0x3cfc <Func_ICU_HW+0x2c>
    3cfa:	08 95       	ret
		point_2 = TIMER_u16GetICR();
		TIMER_voidICUSetTriggerEdge(ICP_RAISING_EDGE);
		state = FASTICU_SECOND_RISING;
		break;
	case FASTICU_SECOND_RISING:
		point_3 = TIMER_u16GetICR();
    3cfc:	0e 94 77 2e 	call	0x5cee	; 0x5cee <TIMER_u16GetICR>
    3d00:	90 93 a1 01 	sts	0x01A1, r25
    3d04:	80 93 a0 01 	sts	0x01A0, r24
		TIMER_voidICUSetTriggerEdge(ICP_RAISING_EDGE);
    3d08:	81 e0       	ldi	r24, 0x01	; 1
    3d0a:	0e 94 27 2e 	call	0x5c4e	; 0x5c4e <TIMER_voidICUSetTriggerEdge>
		state = FASTICU_FIRST_RISING;
    3d0e:	10 92 a6 01 	sts	0x01A6, r1
		t_on =   point_2 - point_1;
    3d12:	80 91 a4 01 	lds	r24, 0x01A4
    3d16:	90 91 a5 01 	lds	r25, 0x01A5
    3d1a:	20 91 a2 01 	lds	r18, 0x01A2
    3d1e:	30 91 a3 01 	lds	r19, 0x01A3
    3d22:	28 1b       	sub	r18, r24
    3d24:	39 0b       	sbc	r19, r25
    3d26:	30 93 9f 01 	sts	0x019F, r19
    3d2a:	20 93 9e 01 	sts	0x019E, r18
		period = point_3 - point_1;
    3d2e:	20 91 a0 01 	lds	r18, 0x01A0
    3d32:	30 91 a1 01 	lds	r19, 0x01A1
    3d36:	28 1b       	sub	r18, r24
    3d38:	39 0b       	sbc	r19, r25
    3d3a:	30 93 9d 01 	sts	0x019D, r19
    3d3e:	20 93 9c 01 	sts	0x019C, r18
    3d42:	08 95       	ret
		point_1 = TIMER_u16GetICR();
		TIMER_voidICUSetTriggerEdge(ICP_FALLING_EDGE);
		state = FASTICU_FALLING;
		break;
	case FASTICU_FALLING:
		point_2 = TIMER_u16GetICR();
    3d44:	0e 94 77 2e 	call	0x5cee	; 0x5cee <TIMER_u16GetICR>
    3d48:	90 93 a3 01 	sts	0x01A3, r25
    3d4c:	80 93 a2 01 	sts	0x01A2, r24
		TIMER_voidICUSetTriggerEdge(ICP_RAISING_EDGE);
    3d50:	81 e0       	ldi	r24, 0x01	; 1
    3d52:	0e 94 27 2e 	call	0x5c4e	; 0x5c4e <TIMER_voidICUSetTriggerEdge>
		state = FASTICU_SECOND_RISING;
    3d56:	82 e0       	ldi	r24, 0x02	; 2
    3d58:	80 93 a6 01 	sts	0x01A6, r24
    3d5c:	08 95       	ret

00003d5e <PWM_Measure2>:
		break;
	}
}

void PWM_Measure2(u32* Pfreq,u8* Pduty)
{
    3d5e:	6f 92       	push	r6
    3d60:	7f 92       	push	r7
    3d62:	8f 92       	push	r8
    3d64:	9f 92       	push	r9
    3d66:	af 92       	push	r10
    3d68:	bf 92       	push	r11
    3d6a:	cf 92       	push	r12
    3d6c:	df 92       	push	r13
    3d6e:	ef 92       	push	r14
    3d70:	ff 92       	push	r15
    3d72:	0f 93       	push	r16
    3d74:	1f 93       	push	r17
    3d76:	df 93       	push	r29
    3d78:	cf 93       	push	r28
    3d7a:	0f 92       	push	r0
    3d7c:	cd b7       	in	r28, 0x3d	; 61
    3d7e:	de b7       	in	r29, 0x3e	; 62
    3d80:	3c 01       	movw	r6, r24
    3d82:	4b 01       	movw	r8, r22
	u8 signal;
	TIMER1_voidInit();
    3d84:	0e 94 cf 2d 	call	0x5b9e	; 0x5b9e <TIMER1_voidInit>
	TIMER1_voidSetPreload(0);
    3d88:	80 e0       	ldi	r24, 0x00	; 0
    3d8a:	90 e0       	ldi	r25, 0x00	; 0
    3d8c:	0e 94 01 2e 	call	0x5c02	; 0x5c02 <TIMER1_voidSetPreload>
    3d90:	8e 01       	movw	r16, r28
    3d92:	0f 5f       	subi	r16, 0xFF	; 255
    3d94:	1f 4f       	sbci	r17, 0xFF	; 255
	do{
	DIO_Enu_GetPinValue(SIGNAL_PORT,SIGNAL_PIN,&signal);
    3d96:	83 e0       	ldi	r24, 0x03	; 3
    3d98:	66 e0       	ldi	r22, 0x06	; 6
    3d9a:	a8 01       	movw	r20, r16
    3d9c:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DIO_Enu_GetPinValue>
	}while(signal!=0);
    3da0:	89 81       	ldd	r24, Y+1	; 0x01
    3da2:	88 23       	and	r24, r24
    3da4:	c1 f7       	brne	.-16     	; 0x3d96 <PWM_Measure2+0x38>
	do{
	DIO_Enu_GetPinValue(SIGNAL_PORT,SIGNAL_PIN,&signal);
    3da6:	83 e0       	ldi	r24, 0x03	; 3
    3da8:	66 e0       	ldi	r22, 0x06	; 6
    3daa:	a8 01       	movw	r20, r16
    3dac:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DIO_Enu_GetPinValue>
	}while(signal!=1);
    3db0:	89 81       	ldd	r24, Y+1	; 0x01
    3db2:	81 30       	cpi	r24, 0x01	; 1
    3db4:	c1 f7       	brne	.-16     	; 0x3da6 <PWM_Measure2+0x48>
	TIMER1_voidSetPreload(0);
    3db6:	80 e0       	ldi	r24, 0x00	; 0
    3db8:	90 e0       	ldi	r25, 0x00	; 0
    3dba:	0e 94 01 2e 	call	0x5c02	; 0x5c02 <TIMER1_voidSetPreload>
	do{
	DIO_Enu_GetPinValue(SIGNAL_PORT,SIGNAL_PIN,&signal);
    3dbe:	83 e0       	ldi	r24, 0x03	; 3
    3dc0:	66 e0       	ldi	r22, 0x06	; 6
    3dc2:	a8 01       	movw	r20, r16
    3dc4:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DIO_Enu_GetPinValue>
	}while(signal==1);
    3dc8:	89 81       	ldd	r24, Y+1	; 0x01
    3dca:	81 30       	cpi	r24, 0x01	; 1
    3dcc:	c1 f3       	breq	.-16     	; 0x3dbe <PWM_Measure2+0x60>
	Ton=TIMER1_u16GetTimerCounterValue();
    3dce:	0e 94 15 2e 	call	0x5c2a	; 0x5c2a <TIMER1_u16GetTimerCounterValue>
    3dd2:	90 93 a8 01 	sts	0x01A8, r25
    3dd6:	80 93 a7 01 	sts	0x01A7, r24
	TIMER1_voidSetPreload(0);
    3dda:	80 e0       	ldi	r24, 0x00	; 0
    3ddc:	90 e0       	ldi	r25, 0x00	; 0
    3dde:	0e 94 01 2e 	call	0x5c02	; 0x5c02 <TIMER1_voidSetPreload>
	do{
	DIO_Enu_GetPinValue(SIGNAL_PORT,SIGNAL_PIN,&signal);
    3de2:	83 e0       	ldi	r24, 0x03	; 3
    3de4:	66 e0       	ldi	r22, 0x06	; 6
    3de6:	a8 01       	movw	r20, r16
    3de8:	0e 94 e8 32 	call	0x65d0	; 0x65d0 <DIO_Enu_GetPinValue>
	}while(signal!=1);
    3dec:	89 81       	ldd	r24, Y+1	; 0x01
    3dee:	81 30       	cpi	r24, 0x01	; 1
    3df0:	c1 f7       	brne	.-16     	; 0x3de2 <PWM_Measure2+0x84>
	Toff=TIMER1_u16GetTimerCounterValue();
    3df2:	0e 94 15 2e 	call	0x5c2a	; 0x5c2a <TIMER1_u16GetTimerCounterValue>
    3df6:	90 93 aa 01 	sts	0x01AA, r25
    3dfa:	80 93 a9 01 	sts	0x01A9, r24
	*Pduty=(u8)(((u32)Ton*100UL)/((u32)Ton+Toff));
    3dfe:	60 91 a7 01 	lds	r22, 0x01A7
    3e02:	70 91 a8 01 	lds	r23, 0x01A8
    3e06:	a0 90 a7 01 	lds	r10, 0x01A7
    3e0a:	b0 90 a8 01 	lds	r11, 0x01A8
    3e0e:	e0 90 a9 01 	lds	r14, 0x01A9
    3e12:	f0 90 aa 01 	lds	r15, 0x01AA
    3e16:	80 e0       	ldi	r24, 0x00	; 0
    3e18:	90 e0       	ldi	r25, 0x00	; 0
    3e1a:	24 e6       	ldi	r18, 0x64	; 100
    3e1c:	30 e0       	ldi	r19, 0x00	; 0
    3e1e:	40 e0       	ldi	r20, 0x00	; 0
    3e20:	50 e0       	ldi	r21, 0x00	; 0
    3e22:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3e26:	00 e0       	ldi	r16, 0x00	; 0
    3e28:	10 e0       	ldi	r17, 0x00	; 0
    3e2a:	cc 24       	eor	r12, r12
    3e2c:	dd 24       	eor	r13, r13
    3e2e:	ea 0c       	add	r14, r10
    3e30:	fb 1c       	adc	r15, r11
    3e32:	0c 1d       	adc	r16, r12
    3e34:	1d 1d       	adc	r17, r13
    3e36:	a8 01       	movw	r20, r16
    3e38:	97 01       	movw	r18, r14
    3e3a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3e3e:	f4 01       	movw	r30, r8
    3e40:	20 83       	st	Z, r18
	*Pfreq=(u32)(1000000UL/((u32)Toff+Ton));
    3e42:	80 91 a9 01 	lds	r24, 0x01A9
    3e46:	90 91 aa 01 	lds	r25, 0x01AA
    3e4a:	20 91 a7 01 	lds	r18, 0x01A7
    3e4e:	30 91 a8 01 	lds	r19, 0x01A8
    3e52:	40 e0       	ldi	r20, 0x00	; 0
    3e54:	50 e0       	ldi	r21, 0x00	; 0
    3e56:	a0 e0       	ldi	r26, 0x00	; 0
    3e58:	b0 e0       	ldi	r27, 0x00	; 0
    3e5a:	28 0f       	add	r18, r24
    3e5c:	39 1f       	adc	r19, r25
    3e5e:	4a 1f       	adc	r20, r26
    3e60:	5b 1f       	adc	r21, r27
    3e62:	60 e4       	ldi	r22, 0x40	; 64
    3e64:	72 e4       	ldi	r23, 0x42	; 66
    3e66:	8f e0       	ldi	r24, 0x0F	; 15
    3e68:	90 e0       	ldi	r25, 0x00	; 0
    3e6a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3e6e:	f3 01       	movw	r30, r6
    3e70:	20 83       	st	Z, r18
    3e72:	31 83       	std	Z+1, r19	; 0x01
    3e74:	42 83       	std	Z+2, r20	; 0x02
    3e76:	53 83       	std	Z+3, r21	; 0x03
}
    3e78:	0f 90       	pop	r0
    3e7a:	cf 91       	pop	r28
    3e7c:	df 91       	pop	r29
    3e7e:	1f 91       	pop	r17
    3e80:	0f 91       	pop	r16
    3e82:	ff 90       	pop	r15
    3e84:	ef 90       	pop	r14
    3e86:	df 90       	pop	r13
    3e88:	cf 90       	pop	r12
    3e8a:	bf 90       	pop	r11
    3e8c:	af 90       	pop	r10
    3e8e:	9f 90       	pop	r9
    3e90:	8f 90       	pop	r8
    3e92:	7f 90       	pop	r7
    3e94:	6f 90       	pop	r6
    3e96:	08 95       	ret

00003e98 <EXTI_Callback>:
}
static void EXTI_Callback(void)
{
	static u8 state = ICU_STATE_WAIT_FOR_RISINGEDGE1;

	switch(state)
    3e98:	80 91 ab 01 	lds	r24, 0x01AB
    3e9c:	81 30       	cpi	r24, 0x01	; 1
    3e9e:	f1 f0       	breq	.+60     	; 0x3edc <EXTI_Callback+0x44>
    3ea0:	81 30       	cpi	r24, 0x01	; 1
    3ea2:	60 f4       	brcc	.+24     	; 0x3ebc <EXTI_Callback+0x24>
	{
	case ICU_STATE_WAIT_FOR_RISINGEDGE1:
		TIMER1_voidSetPreload(0);
    3ea4:	80 e0       	ldi	r24, 0x00	; 0
    3ea6:	90 e0       	ldi	r25, 0x00	; 0
    3ea8:	0e 94 01 2e 	call	0x5c02	; 0x5c02 <TIMER1_voidSetPreload>
		EXI_TriggerEdge(ICU_EXTI_CHANNEL,FALLING_EDGE);
    3eac:	80 e0       	ldi	r24, 0x00	; 0
    3eae:	62 e0       	ldi	r22, 0x02	; 2
    3eb0:	0e 94 78 30 	call	0x60f0	; 0x60f0 <EXI_TriggerEdge>
		state = ICU_STATE_WAIT_FOR_FALLINGEDGE;
    3eb4:	81 e0       	ldi	r24, 0x01	; 1
    3eb6:	80 93 ab 01 	sts	0x01AB, r24
    3eba:	08 95       	ret
}
static void EXTI_Callback(void)
{
	static u8 state = ICU_STATE_WAIT_FOR_RISINGEDGE1;

	switch(state)
    3ebc:	82 30       	cpi	r24, 0x02	; 2
    3ebe:	09 f0       	breq	.+2      	; 0x3ec2 <EXTI_Callback+0x2a>
    3ec0:	08 95       	ret
		EXI_TriggerEdge(ICU_EXTI_CHANNEL,RISING_EDGE);
		t_on = TIMER1_u16GetTimerCounterValue();
		state = ICU_STATE_WAIT_FOR_RISINGEDGE2;
		break;
	case ICU_STATE_WAIT_FOR_RISINGEDGE2:
		EXI_TriggerEdge(ICU_EXTI_CHANNEL,RISING_EDGE);
    3ec2:	80 e0       	ldi	r24, 0x00	; 0
    3ec4:	63 e0       	ldi	r22, 0x03	; 3
    3ec6:	0e 94 78 30 	call	0x60f0	; 0x60f0 <EXI_TriggerEdge>
		period = TIMER1_u16GetTimerCounterValue();
    3eca:	0e 94 15 2e 	call	0x5c2a	; 0x5c2a <TIMER1_u16GetTimerCounterValue>
    3ece:	90 93 9d 01 	sts	0x019D, r25
    3ed2:	80 93 9c 01 	sts	0x019C, r24
		state = ICU_STATE_WAIT_FOR_RISINGEDGE1;
    3ed6:	10 92 ab 01 	sts	0x01AB, r1
    3eda:	08 95       	ret
		TIMER1_voidSetPreload(0);
		EXI_TriggerEdge(ICU_EXTI_CHANNEL,FALLING_EDGE);
		state = ICU_STATE_WAIT_FOR_FALLINGEDGE;
		break;
	case ICU_STATE_WAIT_FOR_FALLINGEDGE:
		EXI_TriggerEdge(ICU_EXTI_CHANNEL,RISING_EDGE);
    3edc:	80 e0       	ldi	r24, 0x00	; 0
    3ede:	63 e0       	ldi	r22, 0x03	; 3
    3ee0:	0e 94 78 30 	call	0x60f0	; 0x60f0 <EXI_TriggerEdge>
		t_on = TIMER1_u16GetTimerCounterValue();
    3ee4:	0e 94 15 2e 	call	0x5c2a	; 0x5c2a <TIMER1_u16GetTimerCounterValue>
    3ee8:	90 93 9f 01 	sts	0x019F, r25
    3eec:	80 93 9e 01 	sts	0x019E, r24
		state = ICU_STATE_WAIT_FOR_RISINGEDGE2;
    3ef0:	82 e0       	ldi	r24, 0x02	; 2
    3ef2:	80 93 ab 01 	sts	0x01AB, r24
    3ef6:	08 95       	ret

00003ef8 <PWM_Measure_SW>:
	TIMER_u8SetCallBack(LocalFptr,TIMER1_CTCA_VECTOR_ID);
	Timer1_OCA_InterruptEnable();
}

/**********************************************Measure PWM SW*********************************************************/
void PWM_Measure_SW(u32* Pfreq,u8* Pduty){
    3ef8:	cf 92       	push	r12
    3efa:	df 92       	push	r13
    3efc:	ef 92       	push	r14
    3efe:	ff 92       	push	r15
    3f00:	0f 93       	push	r16
    3f02:	1f 93       	push	r17
    3f04:	cf 93       	push	r28
    3f06:	df 93       	push	r29
    3f08:	ec 01       	movw	r28, r24
    3f0a:	6b 01       	movw	r12, r22
}

static void ICU_Init(void)
{
#if ICU_EXTI_CHANNEL == EX_INT0
	DIO_Enu_SetPinDirection(DIO_u8PORTD,DIO_u8PIN2,DIO_u8INPUT);
    3f0c:	83 e0       	ldi	r24, 0x03	; 3
    3f0e:	62 e0       	ldi	r22, 0x02	; 2
    3f10:	40 e0       	ldi	r20, 0x00	; 0
    3f12:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
	DIO_Enu_SetPinDirection(DIO_u8PORTD,DIO_u8PIN3,DIO_u8INPUT);
#elif ICU_EXTI_CHANNEL == EX_INT2
	DIO_Enu_SetPinDirection(DIO_u8PORTB,DIO_u8PIN2,DIO_u8INPUT);
#endif

	EXI_TriggerEdge(ICU_EXTI_CHANNEL, RISING_EDGE);
    3f16:	80 e0       	ldi	r24, 0x00	; 0
    3f18:	63 e0       	ldi	r22, 0x03	; 3
    3f1a:	0e 94 78 30 	call	0x60f0	; 0x60f0 <EXI_TriggerEdge>
	EXI_SetCallBack(ICU_EXTI_CHANNEL, EXTI_Callback);
    3f1e:	80 e0       	ldi	r24, 0x00	; 0
    3f20:	6c e4       	ldi	r22, 0x4C	; 76
    3f22:	7f e1       	ldi	r23, 0x1F	; 31
    3f24:	0e 94 3c 30 	call	0x6078	; 0x6078 <EXI_SetCallBack>
	EXI_Enable(ICU_EXTI_CHANNEL);
    3f28:	80 e0       	ldi	r24, 0x00	; 0
    3f2a:	0e 94 52 30 	call	0x60a4	; 0x60a4 <EXI_Enable>
	TIMER1_voidInit();
    3f2e:	0e 94 cf 2d 	call	0x5b9e	; 0x5b9e <TIMER1_voidInit>
	TIMER1_voidSetPreload(0);
    3f32:	80 e0       	ldi	r24, 0x00	; 0
    3f34:	90 e0       	ldi	r25, 0x00	; 0
    3f36:	0e 94 01 2e 	call	0x5c02	; 0x5c02 <TIMER1_voidSetPreload>
}

/**********************************************Measure PWM SW*********************************************************/
void PWM_Measure_SW(u32* Pfreq,u8* Pduty){
	ICU_Init();
	while(period==0);
    3f3a:	80 91 9c 01 	lds	r24, 0x019C
    3f3e:	90 91 9d 01 	lds	r25, 0x019D
    3f42:	89 2b       	or	r24, r25
    3f44:	d1 f3       	breq	.-12     	; 0x3f3a <PWM_Measure_SW+0x42>
	*Pfreq=(u32)(1000000UL/(u32)period);
    3f46:	20 91 9c 01 	lds	r18, 0x019C
    3f4a:	30 91 9d 01 	lds	r19, 0x019D
    3f4e:	40 e0       	ldi	r20, 0x00	; 0
    3f50:	50 e0       	ldi	r21, 0x00	; 0
    3f52:	60 e4       	ldi	r22, 0x40	; 64
    3f54:	72 e4       	ldi	r23, 0x42	; 66
    3f56:	8f e0       	ldi	r24, 0x0F	; 15
    3f58:	90 e0       	ldi	r25, 0x00	; 0
    3f5a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3f5e:	28 83       	st	Y, r18
    3f60:	39 83       	std	Y+1, r19	; 0x01
    3f62:	4a 83       	std	Y+2, r20	; 0x02
    3f64:	5b 83       	std	Y+3, r21	; 0x03
	*Pduty=(u8)(((u32)t_on*100UL)/(u32)period);
    3f66:	60 91 9e 01 	lds	r22, 0x019E
    3f6a:	70 91 9f 01 	lds	r23, 0x019F
    3f6e:	e0 90 9c 01 	lds	r14, 0x019C
    3f72:	f0 90 9d 01 	lds	r15, 0x019D
    3f76:	80 e0       	ldi	r24, 0x00	; 0
    3f78:	90 e0       	ldi	r25, 0x00	; 0
    3f7a:	24 e6       	ldi	r18, 0x64	; 100
    3f7c:	30 e0       	ldi	r19, 0x00	; 0
    3f7e:	40 e0       	ldi	r20, 0x00	; 0
    3f80:	50 e0       	ldi	r21, 0x00	; 0
    3f82:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    3f86:	00 e0       	ldi	r16, 0x00	; 0
    3f88:	10 e0       	ldi	r17, 0x00	; 0
    3f8a:	a8 01       	movw	r20, r16
    3f8c:	97 01       	movw	r18, r14
    3f8e:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    3f92:	f6 01       	movw	r30, r12
    3f94:	20 83       	st	Z, r18
}
    3f96:	df 91       	pop	r29
    3f98:	cf 91       	pop	r28
    3f9a:	1f 91       	pop	r17
    3f9c:	0f 91       	pop	r16
    3f9e:	ff 90       	pop	r15
    3fa0:	ef 90       	pop	r14
    3fa2:	df 90       	pop	r13
    3fa4:	cf 90       	pop	r12
    3fa6:	08 95       	ret

00003fa8 <Timer1_SetInterruptTime_us>:
	TIMER_u8SetCallBack(LocalFptr,TIMER1_CTCA_VECTOR_ID);
	Timer1_OCA_InterruptEnable();	
}

void Timer1_SetInterruptTime_us (u16 time,void(*LocalFptr)(void))
{
    3fa8:	ef 92       	push	r14
    3faa:	ff 92       	push	r15
    3fac:	0f 93       	push	r16
    3fae:	1f 93       	push	r17
    3fb0:	8c 01       	movw	r16, r24
    3fb2:	7b 01       	movw	r14, r22
	TIMER1_voidInit();
    3fb4:	0e 94 cf 2d 	call	0x5b9e	; 0x5b9e <TIMER1_voidInit>
	TIMER1_voidSetCTCA((time)-1);
    3fb8:	c8 01       	movw	r24, r16
    3fba:	01 97       	sbiw	r24, 0x01	; 1
    3fbc:	0e 94 08 2e 	call	0x5c10	; 0x5c10 <TIMER1_voidSetCTCA>
	TIMER_u8SetCallBack(LocalFptr,TIMER1_CTCA_VECTOR_ID);
    3fc0:	c7 01       	movw	r24, r14
    3fc2:	67 e0       	ldi	r22, 0x07	; 7
    3fc4:	0e 94 8b 2e 	call	0x5d16	; 0x5d16 <TIMER_u8SetCallBack>
	Timer1_OCA_InterruptEnable();
    3fc8:	0e 94 57 2e 	call	0x5cae	; 0x5cae <Timer1_OCA_InterruptEnable>
}
    3fcc:	1f 91       	pop	r17
    3fce:	0f 91       	pop	r16
    3fd0:	ff 90       	pop	r15
    3fd2:	ef 90       	pop	r14
    3fd4:	08 95       	ret

00003fd6 <Timer1_SetInterruptTime_ms>:
static void Func_ICU_HW(void);
static void EXTI_Callback(void);
/******************************************Set Interrupt Time******************************************************/

void Timer1_SetInterruptTime_ms (u16 time,void(*LocalFptr)(void))
{
    3fd6:	ef 92       	push	r14
    3fd8:	ff 92       	push	r15
    3fda:	0f 93       	push	r16
    3fdc:	1f 93       	push	r17
    3fde:	8c 01       	movw	r16, r24
    3fe0:	7b 01       	movw	r14, r22
	TIMER1_voidInit();
    3fe2:	0e 94 cf 2d 	call	0x5b9e	; 0x5b9e <TIMER1_voidInit>
	TIMER1_voidSetCTCA((time*1000)-1);
    3fe6:	88 ee       	ldi	r24, 0xE8	; 232
    3fe8:	93 e0       	ldi	r25, 0x03	; 3
    3fea:	9c 01       	movw	r18, r24
    3fec:	02 9f       	mul	r16, r18
    3fee:	c0 01       	movw	r24, r0
    3ff0:	03 9f       	mul	r16, r19
    3ff2:	90 0d       	add	r25, r0
    3ff4:	12 9f       	mul	r17, r18
    3ff6:	90 0d       	add	r25, r0
    3ff8:	11 24       	eor	r1, r1
    3ffa:	01 97       	sbiw	r24, 0x01	; 1
    3ffc:	0e 94 08 2e 	call	0x5c10	; 0x5c10 <TIMER1_voidSetCTCA>
	TIMER_u8SetCallBack(LocalFptr,TIMER1_CTCA_VECTOR_ID);
    4000:	c7 01       	movw	r24, r14
    4002:	67 e0       	ldi	r22, 0x07	; 7
    4004:	0e 94 8b 2e 	call	0x5d16	; 0x5d16 <TIMER_u8SetCallBack>
	Timer1_OCA_InterruptEnable();	
    4008:	0e 94 57 2e 	call	0x5cae	; 0x5cae <Timer1_OCA_InterruptEnable>
}
    400c:	1f 91       	pop	r17
    400e:	0f 91       	pop	r16
    4010:	ff 90       	pop	r15
    4012:	ef 90       	pop	r14
    4014:	08 95       	ret

00004016 <main>:
#include"../../4_LIB/STD_TYPES.h"
#include"../../4_LIB/ERROR_STATES.h"
#include "../../2_HAL/LCD/LCD_INTERFACE.h"
#include"../../5_SERVICE/Timers_Services.h"
#include<util/delay.h>
int main(void) {
    4016:	af 92       	push	r10
    4018:	bf 92       	push	r11
    401a:	cf 92       	push	r12
    401c:	df 92       	push	r13
    401e:	ef 92       	push	r14
    4020:	ff 92       	push	r15
    4022:	0f 93       	push	r16
    4024:	1f 93       	push	r17
    4026:	df 93       	push	r29
    4028:	cf 93       	push	r28
    402a:	00 d0       	rcall	.+0      	; 0x402c <main+0x16>
    402c:	00 d0       	rcall	.+0      	; 0x402e <main+0x18>
    402e:	0f 92       	push	r0
    4030:	cd b7       	in	r28, 0x3d	; 61
    4032:	de b7       	in	r29, 0x3e	; 62
	u32 freq;
	u8 duty;
	LCD_enuInit();
    4034:	0e 94 7c 21 	call	0x42f8	; 0x42f8 <LCD_enuInit>
	LCD_enuClearScreen();
    4038:	0e 94 dd 20 	call	0x41ba	; 0x41ba <LCD_enuClearScreen>
	SGI();
    403c:	78 94       	sei
	PWM_Measure_HW(&freq,&duty);
    403e:	ce 01       	movw	r24, r28
    4040:	02 96       	adiw	r24, 0x02	; 2
    4042:	be 01       	movw	r22, r28
    4044:	6f 5f       	subi	r22, 0xFF	; 255
    4046:	7f 4f       	sbci	r23, 0xFF	; 255
    4048:	0e 94 12 1e 	call	0x3c24	; 0x3c24 <PWM_Measure_HW>
	LCD_enuSetPosition(1,1);
    404c:	81 e0       	ldi	r24, 0x01	; 1
    404e:	61 e0       	ldi	r22, 0x01	; 1
    4050:	0e 94 1e 21 	call	0x423c	; 0x423c <LCD_enuSetPosition>
	LCD_enuSendString("Frequency = ");
    4054:	80 e6       	ldi	r24, 0x60	; 96
    4056:	90 e0       	ldi	r25, 0x00	; 0
    4058:	0e 94 ce 22 	call	0x459c	; 0x459c <LCD_enuSendString>
	LCD_enuSendNumber(freq);
    405c:	aa 80       	ldd	r10, Y+2	; 0x02
    405e:	bb 80       	ldd	r11, Y+3	; 0x03
    4060:	cc 80       	ldd	r12, Y+4	; 0x04
    4062:	dd 80       	ldd	r13, Y+5	; 0x05
    4064:	95 01       	movw	r18, r10
    4066:	a6 01       	movw	r20, r12
    4068:	60 e0       	ldi	r22, 0x00	; 0
    406a:	70 e0       	ldi	r23, 0x00	; 0
    406c:	80 e0       	ldi	r24, 0x00	; 0
    406e:	90 e0       	ldi	r25, 0x00	; 0
    4070:	0e 94 0c 2b 	call	0x5618	; 0x5618 <LCD_enuSendNumber>
	LCD_enuSendString(" HZ");
    4074:	8d e6       	ldi	r24, 0x6D	; 109
    4076:	90 e0       	ldi	r25, 0x00	; 0
    4078:	0e 94 ce 22 	call	0x459c	; 0x459c <LCD_enuSendString>
	LCD_enuSetPosition(2,1);
    407c:	82 e0       	ldi	r24, 0x02	; 2
    407e:	61 e0       	ldi	r22, 0x01	; 1
    4080:	0e 94 1e 21 	call	0x423c	; 0x423c <LCD_enuSetPosition>
	LCD_enuSendString("Duty = ");
    4084:	81 e7       	ldi	r24, 0x71	; 113
    4086:	90 e0       	ldi	r25, 0x00	; 0
    4088:	0e 94 ce 22 	call	0x459c	; 0x459c <LCD_enuSendString>
	LCD_enuSendNumber(duty);
    408c:	29 81       	ldd	r18, Y+1	; 0x01
    408e:	30 e0       	ldi	r19, 0x00	; 0
    4090:	40 e0       	ldi	r20, 0x00	; 0
    4092:	50 e0       	ldi	r21, 0x00	; 0
    4094:	60 e0       	ldi	r22, 0x00	; 0
    4096:	70 e0       	ldi	r23, 0x00	; 0
    4098:	80 e0       	ldi	r24, 0x00	; 0
    409a:	90 e0       	ldi	r25, 0x00	; 0
    409c:	0e 94 0c 2b 	call	0x5618	; 0x5618 <LCD_enuSendNumber>
	LCD_enuSendString(" %");
    40a0:	89 e7       	ldi	r24, 0x79	; 121
    40a2:	90 e0       	ldi	r25, 0x00	; 0
    40a4:	0e 94 ce 22 	call	0x459c	; 0x459c <LCD_enuSendString>
    40a8:	ff cf       	rjmp	.-2      	; 0x40a8 <main+0x92>

000040aa <LCD_enuSendData>:
    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
ES_t LCD_enuSendData(u8 Copy_u8Data)
{
    40aa:	ef 92       	push	r14
    40ac:	ff 92       	push	r15
    40ae:	1f 93       	push	r17
    40b0:	18 2f       	mov	r17, r24
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    40b2:	81 e0       	ldi	r24, 0x01	; 1
    40b4:	60 e0       	ldi	r22, 0x00	; 0
    40b6:	41 e0       	ldi	r20, 0x01	; 1
    40b8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    40bc:	81 e0       	ldi	r24, 0x01	; 1
    40be:	61 e0       	ldi	r22, 0x01	; 1
    40c0:	40 e0       	ldi	r20, 0x00	; 0
    40c2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    40c6:	61 2f       	mov	r22, r17
    40c8:	62 95       	swap	r22
    40ca:	6f 70       	andi	r22, 0x0F	; 15
    40cc:	81 e0       	ldi	r24, 0x01	; 1
    40ce:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    40d2:	81 e0       	ldi	r24, 0x01	; 1
    40d4:	62 e0       	ldi	r22, 0x02	; 2
    40d6:	41 e0       	ldi	r20, 0x01	; 1
    40d8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    40dc:	80 ed       	ldi	r24, 0xD0	; 208
    40de:	e8 2e       	mov	r14, r24
    40e0:	87 e0       	ldi	r24, 0x07	; 7
    40e2:	f8 2e       	mov	r15, r24
    40e4:	c7 01       	movw	r24, r14
    40e6:	01 97       	sbiw	r24, 0x01	; 1
    40e8:	f1 f7       	brne	.-4      	; 0x40e6 <LCD_enuSendData+0x3c>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    40ea:	81 e0       	ldi	r24, 0x01	; 1
    40ec:	62 e0       	ldi	r22, 0x02	; 2
    40ee:	40 e0       	ldi	r20, 0x00	; 0
    40f0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    40f4:	c7 01       	movw	r24, r14
    40f6:	01 97       	sbiw	r24, 0x01	; 1
    40f8:	f1 f7       	brne	.-4      	; 0x40f6 <LCD_enuSendData+0x4c>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    40fa:	81 e0       	ldi	r24, 0x01	; 1
    40fc:	61 2f       	mov	r22, r17
    40fe:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4102:	81 e0       	ldi	r24, 0x01	; 1
    4104:	62 e0       	ldi	r22, 0x02	; 2
    4106:	41 e0       	ldi	r20, 0x01	; 1
    4108:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    410c:	c7 01       	movw	r24, r14
    410e:	01 97       	sbiw	r24, 0x01	; 1
    4110:	f1 f7       	brne	.-4      	; 0x410e <LCD_enuSendData+0x64>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4112:	81 e0       	ldi	r24, 0x01	; 1
    4114:	62 e0       	ldi	r22, 0x02	; 2
    4116:	40 e0       	ldi	r20, 0x00	; 0
    4118:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    411c:	c7 01       	movw	r24, r14
    411e:	01 97       	sbiw	r24, 0x01	; 1
    4120:	f1 f7       	brne	.-4      	; 0x411e <LCD_enuSendData+0x74>
    4122:	c7 01       	movw	r24, r14
    4124:	01 97       	sbiw	r24, 0x01	; 1
    4126:	f1 f7       	brne	.-4      	; 0x4124 <LCD_enuSendData+0x7a>
    _delay_ms(1);

    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    4128:	81 e0       	ldi	r24, 0x01	; 1
    412a:	1f 91       	pop	r17
    412c:	ff 90       	pop	r15
    412e:	ef 90       	pop	r14
    4130:	08 95       	ret

00004132 <LCD_enuSendCommand>:

    return Local_EnuErrorState;
}

ES_t LCD_enuSendCommand(u8 Copy_u8Command)
{
    4132:	ef 92       	push	r14
    4134:	ff 92       	push	r15
    4136:	1f 93       	push	r17
    4138:	18 2f       	mov	r17, r24
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    413a:	81 e0       	ldi	r24, 0x01	; 1
    413c:	60 e0       	ldi	r22, 0x00	; 0
    413e:	40 e0       	ldi	r20, 0x00	; 0
    4140:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4144:	81 e0       	ldi	r24, 0x01	; 1
    4146:	61 e0       	ldi	r22, 0x01	; 1
    4148:	40 e0       	ldi	r20, 0x00	; 0
    414a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    414e:	61 2f       	mov	r22, r17
    4150:	62 95       	swap	r22
    4152:	6f 70       	andi	r22, 0x0F	; 15
    4154:	81 e0       	ldi	r24, 0x01	; 1
    4156:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    415a:	81 e0       	ldi	r24, 0x01	; 1
    415c:	62 e0       	ldi	r22, 0x02	; 2
    415e:	41 e0       	ldi	r20, 0x01	; 1
    4160:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4164:	90 ed       	ldi	r25, 0xD0	; 208
    4166:	e9 2e       	mov	r14, r25
    4168:	97 e0       	ldi	r25, 0x07	; 7
    416a:	f9 2e       	mov	r15, r25
    416c:	c7 01       	movw	r24, r14
    416e:	01 97       	sbiw	r24, 0x01	; 1
    4170:	f1 f7       	brne	.-4      	; 0x416e <LCD_enuSendCommand+0x3c>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4172:	81 e0       	ldi	r24, 0x01	; 1
    4174:	62 e0       	ldi	r22, 0x02	; 2
    4176:	40 e0       	ldi	r20, 0x00	; 0
    4178:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    417c:	c7 01       	movw	r24, r14
    417e:	01 97       	sbiw	r24, 0x01	; 1
    4180:	f1 f7       	brne	.-4      	; 0x417e <LCD_enuSendCommand+0x4c>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    4182:	81 e0       	ldi	r24, 0x01	; 1
    4184:	61 2f       	mov	r22, r17
    4186:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    418a:	81 e0       	ldi	r24, 0x01	; 1
    418c:	62 e0       	ldi	r22, 0x02	; 2
    418e:	41 e0       	ldi	r20, 0x01	; 1
    4190:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4194:	c7 01       	movw	r24, r14
    4196:	01 97       	sbiw	r24, 0x01	; 1
    4198:	f1 f7       	brne	.-4      	; 0x4196 <LCD_enuSendCommand+0x64>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    419a:	81 e0       	ldi	r24, 0x01	; 1
    419c:	62 e0       	ldi	r22, 0x02	; 2
    419e:	40 e0       	ldi	r20, 0x00	; 0
    41a0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    41a4:	c7 01       	movw	r24, r14
    41a6:	01 97       	sbiw	r24, 0x01	; 1
    41a8:	f1 f7       	brne	.-4      	; 0x41a6 <LCD_enuSendCommand+0x74>
    41aa:	c7 01       	movw	r24, r14
    41ac:	01 97       	sbiw	r24, 0x01	; 1
    41ae:	f1 f7       	brne	.-4      	; 0x41ac <LCD_enuSendCommand+0x7a>
    _delay_ms(1);

    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    41b0:	81 e0       	ldi	r24, 0x01	; 1
    41b2:	1f 91       	pop	r17
    41b4:	ff 90       	pop	r15
    41b6:	ef 90       	pop	r14
    41b8:	08 95       	ret

000041ba <LCD_enuClearScreen>:

    return Local_EnuErrorState;
}

ES_t LCD_enuClearScreen(void)
{
    41ba:	0f 93       	push	r16
    41bc:	1f 93       	push	r17
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    41be:	81 e0       	ldi	r24, 0x01	; 1
    41c0:	60 e0       	ldi	r22, 0x00	; 0
    41c2:	40 e0       	ldi	r20, 0x00	; 0
    41c4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    41c8:	81 e0       	ldi	r24, 0x01	; 1
    41ca:	61 e0       	ldi	r22, 0x01	; 1
    41cc:	40 e0       	ldi	r20, 0x00	; 0
    41ce:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    41d2:	81 e0       	ldi	r24, 0x01	; 1
    41d4:	60 e0       	ldi	r22, 0x00	; 0
    41d6:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    41da:	81 e0       	ldi	r24, 0x01	; 1
    41dc:	62 e0       	ldi	r22, 0x02	; 2
    41de:	41 e0       	ldi	r20, 0x01	; 1
    41e0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    41e4:	00 ed       	ldi	r16, 0xD0	; 208
    41e6:	17 e0       	ldi	r17, 0x07	; 7
    41e8:	c8 01       	movw	r24, r16
    41ea:	01 97       	sbiw	r24, 0x01	; 1
    41ec:	f1 f7       	brne	.-4      	; 0x41ea <LCD_enuClearScreen+0x30>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    41ee:	81 e0       	ldi	r24, 0x01	; 1
    41f0:	62 e0       	ldi	r22, 0x02	; 2
    41f2:	40 e0       	ldi	r20, 0x00	; 0
    41f4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    41f8:	c8 01       	movw	r24, r16
    41fa:	01 97       	sbiw	r24, 0x01	; 1
    41fc:	f1 f7       	brne	.-4      	; 0x41fa <LCD_enuClearScreen+0x40>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    41fe:	81 e0       	ldi	r24, 0x01	; 1
    4200:	61 e0       	ldi	r22, 0x01	; 1
    4202:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4206:	81 e0       	ldi	r24, 0x01	; 1
    4208:	62 e0       	ldi	r22, 0x02	; 2
    420a:	41 e0       	ldi	r20, 0x01	; 1
    420c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4210:	c8 01       	movw	r24, r16
    4212:	01 97       	sbiw	r24, 0x01	; 1
    4214:	f1 f7       	brne	.-4      	; 0x4212 <LCD_enuClearScreen+0x58>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4216:	81 e0       	ldi	r24, 0x01	; 1
    4218:	62 e0       	ldi	r22, 0x02	; 2
    421a:	40 e0       	ldi	r20, 0x00	; 0
    421c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4220:	c8 01       	movw	r24, r16
    4222:	01 97       	sbiw	r24, 0x01	; 1
    4224:	f1 f7       	brne	.-4      	; 0x4222 <LCD_enuClearScreen+0x68>
    4226:	c8 01       	movw	r24, r16
    4228:	01 97       	sbiw	r24, 0x01	; 1
    422a:	f1 f7       	brne	.-4      	; 0x4228 <LCD_enuClearScreen+0x6e>
    422c:	80 e2       	ldi	r24, 0x20	; 32
    422e:	9e e4       	ldi	r25, 0x4E	; 78
    4230:	01 97       	sbiw	r24, 0x01	; 1
    4232:	f1 f7       	brne	.-4      	; 0x4230 <LCD_enuClearScreen+0x76>
    _delay_ms(10); // wait more than 1.53 ms

    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    4234:	81 e0       	ldi	r24, 0x01	; 1
    4236:	1f 91       	pop	r17
    4238:	0f 91       	pop	r16
    423a:	08 95       	ret

0000423c <LCD_enuSetPosition>:
	}
	
}

ES_t LCD_enuSetPosition(u8 Copy_u8Row, u8 Copy_u8Col)
{
    423c:	ff 92       	push	r15
    423e:	0f 93       	push	r16
    4240:	1f 93       	push	r17
    4242:	98 2f       	mov	r25, r24
    ES_t Local_EnuErrorState = ES_NOT_OK;

    u8 LOC_u8data;

    /* In These cases will set at (0,0) ==> if the user enter invalid location */
    if (Copy_u8Row > 2 || Copy_u8Row < 1 || Copy_u8Col > 16 || Copy_u8Col < 1) // check
    4244:	81 50       	subi	r24, 0x01	; 1
    4246:	82 30       	cpi	r24, 0x02	; 2
    4248:	08 f4       	brcc	.+2      	; 0x424c <LCD_enuSetPosition+0x10>
    424a:	43 c0       	rjmp	.+134    	; 0x42d2 <LCD_enuSetPosition+0x96>
    }

    else if (Copy_u8Row == LCD_ROW_2)
    {

        LOC_u8data = ((lcd_SetCursor) + (64) + (Copy_u8Col - 1)); // Row2 -> 0xc0+col-1
    424c:	20 e8       	ldi	r18, 0x80	; 128
    424e:	f2 2e       	mov	r15, r18
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    4250:	81 e0       	ldi	r24, 0x01	; 1
    4252:	60 e0       	ldi	r22, 0x00	; 0
    4254:	40 e0       	ldi	r20, 0x00	; 0
    4256:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    425a:	81 e0       	ldi	r24, 0x01	; 1
    425c:	61 e0       	ldi	r22, 0x01	; 1
    425e:	40 e0       	ldi	r20, 0x00	; 0
    4260:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    4264:	6f 2d       	mov	r22, r15
    4266:	62 95       	swap	r22
    4268:	6f 70       	andi	r22, 0x0F	; 15
    426a:	81 e0       	ldi	r24, 0x01	; 1
    426c:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4270:	81 e0       	ldi	r24, 0x01	; 1
    4272:	62 e0       	ldi	r22, 0x02	; 2
    4274:	41 e0       	ldi	r20, 0x01	; 1
    4276:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    427a:	00 ed       	ldi	r16, 0xD0	; 208
    427c:	17 e0       	ldi	r17, 0x07	; 7
    427e:	c8 01       	movw	r24, r16
    4280:	01 97       	sbiw	r24, 0x01	; 1
    4282:	f1 f7       	brne	.-4      	; 0x4280 <LCD_enuSetPosition+0x44>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4284:	81 e0       	ldi	r24, 0x01	; 1
    4286:	62 e0       	ldi	r22, 0x02	; 2
    4288:	40 e0       	ldi	r20, 0x00	; 0
    428a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    428e:	c8 01       	movw	r24, r16
    4290:	01 97       	sbiw	r24, 0x01	; 1
    4292:	f1 f7       	brne	.-4      	; 0x4290 <LCD_enuSetPosition+0x54>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    4294:	81 e0       	ldi	r24, 0x01	; 1
    4296:	6f 2d       	mov	r22, r15
    4298:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    429c:	81 e0       	ldi	r24, 0x01	; 1
    429e:	62 e0       	ldi	r22, 0x02	; 2
    42a0:	41 e0       	ldi	r20, 0x01	; 1
    42a2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    42a6:	c8 01       	movw	r24, r16
    42a8:	01 97       	sbiw	r24, 0x01	; 1
    42aa:	f1 f7       	brne	.-4      	; 0x42a8 <LCD_enuSetPosition+0x6c>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    42ac:	81 e0       	ldi	r24, 0x01	; 1
    42ae:	62 e0       	ldi	r22, 0x02	; 2
    42b0:	40 e0       	ldi	r20, 0x00	; 0
    42b2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    42b6:	c8 01       	movw	r24, r16
    42b8:	01 97       	sbiw	r24, 0x01	; 1
    42ba:	f1 f7       	brne	.-4      	; 0x42b8 <LCD_enuSetPosition+0x7c>
    42bc:	c8 01       	movw	r24, r16
    42be:	01 97       	sbiw	r24, 0x01	; 1
    42c0:	f1 f7       	brne	.-4      	; 0x42be <LCD_enuSetPosition+0x82>
    42c2:	c8 01       	movw	r24, r16
    42c4:	01 97       	sbiw	r24, 0x01	; 1
    42c6:	f1 f7       	brne	.-4      	; 0x42c4 <LCD_enuSetPosition+0x88>
    _delay_ms(1);

    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    42c8:	81 e0       	ldi	r24, 0x01	; 1
    42ca:	1f 91       	pop	r17
    42cc:	0f 91       	pop	r16
    42ce:	ff 90       	pop	r15
    42d0:	08 95       	ret
    ES_t Local_EnuErrorState = ES_NOT_OK;

    u8 LOC_u8data;

    /* In These cases will set at (0,0) ==> if the user enter invalid location */
    if (Copy_u8Row > 2 || Copy_u8Row < 1 || Copy_u8Col > 16 || Copy_u8Col < 1) // check
    42d2:	61 31       	cpi	r22, 0x11	; 17
    42d4:	08 f0       	brcs	.+2      	; 0x42d8 <LCD_enuSetPosition+0x9c>
    42d6:	ba cf       	rjmp	.-140    	; 0x424c <LCD_enuSetPosition+0x10>
    42d8:	66 23       	and	r22, r22
    42da:	09 f4       	brne	.+2      	; 0x42de <LCD_enuSetPosition+0xa2>
    42dc:	b7 cf       	rjmp	.-146    	; 0x424c <LCD_enuSetPosition+0x10>
    {
        LOC_u8data = lcd_SetCursor; // first location
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

    else if (Copy_u8Row == LCD_ROW_1)
    42de:	91 30       	cpi	r25, 0x01	; 1
    42e0:	39 f0       	breq	.+14     	; 0x42f0 <LCD_enuSetPosition+0xb4>
    {

        LOC_u8data = ((lcd_SetCursor) + (Copy_u8Col - 1)); // Row1 -> 0x80+col-1
    }

    else if (Copy_u8Row == LCD_ROW_2)
    42e2:	92 30       	cpi	r25, 0x02	; 2
    42e4:	09 f0       	breq	.+2      	; 0x42e8 <LCD_enuSetPosition+0xac>
    42e6:	b4 cf       	rjmp	.-152    	; 0x4250 <LCD_enuSetPosition+0x14>
    {

        LOC_u8data = ((lcd_SetCursor) + (64) + (Copy_u8Col - 1)); // Row2 -> 0xc0+col-1
    42e8:	3f eb       	ldi	r19, 0xBF	; 191
    42ea:	f3 2e       	mov	r15, r19
    42ec:	f6 0e       	add	r15, r22
    42ee:	b0 cf       	rjmp	.-160    	; 0x4250 <LCD_enuSetPosition+0x14>
    }

    else if (Copy_u8Row == LCD_ROW_1)
    {

        LOC_u8data = ((lcd_SetCursor) + (Copy_u8Col - 1)); // Row1 -> 0x80+col-1
    42f0:	4f e7       	ldi	r20, 0x7F	; 127
    42f2:	f4 2e       	mov	r15, r20
    42f4:	f6 0e       	add	r15, r22
    42f6:	ac cf       	rjmp	.-168    	; 0x4250 <LCD_enuSetPosition+0x14>

000042f8 <LCD_enuInit>:
#include "LCD_CONFIG.h"
#define F_CPU 8000000UL
#include <util/delay.h>

ES_t LCD_enuInit(void)
{
    42f8:	0f 93       	push	r16
    42fa:	1f 93       	push	r17
    42fc:	20 e0       	ldi	r18, 0x00	; 0
    42fe:	30 e0       	ldi	r19, 0x00	; 0
    4300:	48 ec       	ldi	r20, 0xC8	; 200
    4302:	50 e0       	ldi	r21, 0x00	; 0
    4304:	ca 01       	movw	r24, r20
    4306:	01 97       	sbiw	r24, 0x01	; 1
    4308:	f1 f7       	brne	.-4      	; 0x4306 <LCD_enuInit+0xe>
    430a:	2f 5f       	subi	r18, 0xFF	; 255
    430c:	3f 4f       	sbci	r19, 0xFF	; 255
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    430e:	81 e0       	ldi	r24, 0x01	; 1
    4310:	24 3f       	cpi	r18, 0xF4	; 244
    4312:	38 07       	cpc	r19, r24
    4314:	b9 f7       	brne	.-18     	; 0x4304 <LCD_enuInit+0xc>

#elif LCD_MODE == 4

    // 1- must wait more than 30 ms before any action (VDD rises to 4.5 v)
    _delay_ms(50);
    DIO_Enu_SetPinDirection(LCD_DATA_PORT, DIO_u8PIN4, DIO_u8OUTPUT);
    4316:	81 e0       	ldi	r24, 0x01	; 1
    4318:	64 e0       	ldi	r22, 0x04	; 4
    431a:	41 e0       	ldi	r20, 0x01	; 1
    431c:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
    DIO_Enu_SetPinDirection(LCD_DATA_PORT, DIO_u8PIN5, DIO_u8OUTPUT);
    4320:	81 e0       	ldi	r24, 0x01	; 1
    4322:	65 e0       	ldi	r22, 0x05	; 5
    4324:	41 e0       	ldi	r20, 0x01	; 1
    4326:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
    DIO_Enu_SetPinDirection(LCD_DATA_PORT, DIO_u8PIN6, DIO_u8OUTPUT);
    432a:	81 e0       	ldi	r24, 0x01	; 1
    432c:	66 e0       	ldi	r22, 0x06	; 6
    432e:	41 e0       	ldi	r20, 0x01	; 1
    4330:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
    DIO_Enu_SetPinDirection(LCD_DATA_PORT, DIO_u8PIN7, DIO_u8OUTPUT);
    4334:	81 e0       	ldi	r24, 0x01	; 1
    4336:	67 e0       	ldi	r22, 0x07	; 7
    4338:	41 e0       	ldi	r20, 0x01	; 1
    433a:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
    DIO_Enu_SetPinDirection(LCD_CONTROL_PORT, LCD_RS, DIO_u8OUTPUT);
    433e:	81 e0       	ldi	r24, 0x01	; 1
    4340:	60 e0       	ldi	r22, 0x00	; 0
    4342:	41 e0       	ldi	r20, 0x01	; 1
    4344:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
    DIO_Enu_SetPinDirection(LCD_CONTROL_PORT, LCD_RW, DIO_u8OUTPUT);
    4348:	81 e0       	ldi	r24, 0x01	; 1
    434a:	61 e0       	ldi	r22, 0x01	; 1
    434c:	41 e0       	ldi	r20, 0x01	; 1
    434e:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
    DIO_Enu_SetPinDirection(LCD_CONTROL_PORT, LCD_EN, DIO_u8OUTPUT);
    4352:	81 e0       	ldi	r24, 0x01	; 1
    4354:	62 e0       	ldi	r22, 0x02	; 2
    4356:	41 e0       	ldi	r20, 0x01	; 1
    4358:	0e 94 93 31 	call	0x6326	; 0x6326 <DIO_Enu_SetPinDirection>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    435c:	81 e0       	ldi	r24, 0x01	; 1
    435e:	60 e0       	ldi	r22, 0x00	; 0
    4360:	40 e0       	ldi	r20, 0x00	; 0
    4362:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4366:	81 e0       	ldi	r24, 0x01	; 1
    4368:	61 e0       	ldi	r22, 0x01	; 1
    436a:	40 e0       	ldi	r20, 0x00	; 0
    436c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    4370:	81 e0       	ldi	r24, 0x01	; 1
    4372:	60 e0       	ldi	r22, 0x00	; 0
    4374:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4378:	81 e0       	ldi	r24, 0x01	; 1
    437a:	62 e0       	ldi	r22, 0x02	; 2
    437c:	41 e0       	ldi	r20, 0x01	; 1
    437e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4382:	00 ed       	ldi	r16, 0xD0	; 208
    4384:	17 e0       	ldi	r17, 0x07	; 7
    4386:	c8 01       	movw	r24, r16
    4388:	01 97       	sbiw	r24, 0x01	; 1
    438a:	f1 f7       	brne	.-4      	; 0x4388 <LCD_enuInit+0x90>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    438c:	81 e0       	ldi	r24, 0x01	; 1
    438e:	62 e0       	ldi	r22, 0x02	; 2
    4390:	40 e0       	ldi	r20, 0x00	; 0
    4392:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4396:	c8 01       	movw	r24, r16
    4398:	01 97       	sbiw	r24, 0x01	; 1
    439a:	f1 f7       	brne	.-4      	; 0x4398 <LCD_enuInit+0xa0>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    439c:	81 e0       	ldi	r24, 0x01	; 1
    439e:	62 e0       	ldi	r22, 0x02	; 2
    43a0:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    43a4:	81 e0       	ldi	r24, 0x01	; 1
    43a6:	62 e0       	ldi	r22, 0x02	; 2
    43a8:	41 e0       	ldi	r20, 0x01	; 1
    43aa:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    43ae:	c8 01       	movw	r24, r16
    43b0:	01 97       	sbiw	r24, 0x01	; 1
    43b2:	f1 f7       	brne	.-4      	; 0x43b0 <LCD_enuInit+0xb8>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    43b4:	81 e0       	ldi	r24, 0x01	; 1
    43b6:	62 e0       	ldi	r22, 0x02	; 2
    43b8:	40 e0       	ldi	r20, 0x00	; 0
    43ba:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    43be:	c8 01       	movw	r24, r16
    43c0:	01 97       	sbiw	r24, 0x01	; 1
    43c2:	f1 f7       	brne	.-4      	; 0x43c0 <LCD_enuInit+0xc8>
    43c4:	c8 01       	movw	r24, r16
    43c6:	01 97       	sbiw	r24, 0x01	; 1
    43c8:	f1 f7       	brne	.-4      	; 0x43c6 <LCD_enuInit+0xce>
    43ca:	80 e6       	ldi	r24, 0x60	; 96
    43cc:	9a ee       	ldi	r25, 0xEA	; 234
    43ce:	01 97       	sbiw	r24, 0x01	; 1
    43d0:	f1 f7       	brne	.-4      	; 0x43ce <LCD_enuInit+0xd6>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    43d2:	81 e0       	ldi	r24, 0x01	; 1
    43d4:	60 e0       	ldi	r22, 0x00	; 0
    43d6:	40 e0       	ldi	r20, 0x00	; 0
    43d8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    43dc:	81 e0       	ldi	r24, 0x01	; 1
    43de:	61 e0       	ldi	r22, 0x01	; 1
    43e0:	40 e0       	ldi	r20, 0x00	; 0
    43e2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    43e6:	81 e0       	ldi	r24, 0x01	; 1
    43e8:	62 e0       	ldi	r22, 0x02	; 2
    43ea:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    43ee:	81 e0       	ldi	r24, 0x01	; 1
    43f0:	62 e0       	ldi	r22, 0x02	; 2
    43f2:	41 e0       	ldi	r20, 0x01	; 1
    43f4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    43f8:	c8 01       	movw	r24, r16
    43fa:	01 97       	sbiw	r24, 0x01	; 1
    43fc:	f1 f7       	brne	.-4      	; 0x43fa <LCD_enuInit+0x102>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    43fe:	81 e0       	ldi	r24, 0x01	; 1
    4400:	62 e0       	ldi	r22, 0x02	; 2
    4402:	40 e0       	ldi	r20, 0x00	; 0
    4404:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4408:	c8 01       	movw	r24, r16
    440a:	01 97       	sbiw	r24, 0x01	; 1
    440c:	f1 f7       	brne	.-4      	; 0x440a <LCD_enuInit+0x112>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    440e:	81 e0       	ldi	r24, 0x01	; 1
    4410:	68 e2       	ldi	r22, 0x28	; 40
    4412:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4416:	81 e0       	ldi	r24, 0x01	; 1
    4418:	62 e0       	ldi	r22, 0x02	; 2
    441a:	41 e0       	ldi	r20, 0x01	; 1
    441c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4420:	c8 01       	movw	r24, r16
    4422:	01 97       	sbiw	r24, 0x01	; 1
    4424:	f1 f7       	brne	.-4      	; 0x4422 <LCD_enuInit+0x12a>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4426:	81 e0       	ldi	r24, 0x01	; 1
    4428:	62 e0       	ldi	r22, 0x02	; 2
    442a:	40 e0       	ldi	r20, 0x00	; 0
    442c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4430:	c8 01       	movw	r24, r16
    4432:	01 97       	sbiw	r24, 0x01	; 1
    4434:	f1 f7       	brne	.-4      	; 0x4432 <LCD_enuInit+0x13a>
    4436:	c8 01       	movw	r24, r16
    4438:	01 97       	sbiw	r24, 0x01	; 1
    443a:	f1 f7       	brne	.-4      	; 0x4438 <LCD_enuInit+0x140>
    443c:	c8 01       	movw	r24, r16
    443e:	01 97       	sbiw	r24, 0x01	; 1
    4440:	f1 f7       	brne	.-4      	; 0x443e <LCD_enuInit+0x146>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    4442:	81 e0       	ldi	r24, 0x01	; 1
    4444:	60 e0       	ldi	r22, 0x00	; 0
    4446:	40 e0       	ldi	r20, 0x00	; 0
    4448:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    444c:	81 e0       	ldi	r24, 0x01	; 1
    444e:	61 e0       	ldi	r22, 0x01	; 1
    4450:	40 e0       	ldi	r20, 0x00	; 0
    4452:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    4456:	81 e0       	ldi	r24, 0x01	; 1
    4458:	60 e0       	ldi	r22, 0x00	; 0
    445a:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    445e:	81 e0       	ldi	r24, 0x01	; 1
    4460:	62 e0       	ldi	r22, 0x02	; 2
    4462:	41 e0       	ldi	r20, 0x01	; 1
    4464:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4468:	c8 01       	movw	r24, r16
    446a:	01 97       	sbiw	r24, 0x01	; 1
    446c:	f1 f7       	brne	.-4      	; 0x446a <LCD_enuInit+0x172>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    446e:	81 e0       	ldi	r24, 0x01	; 1
    4470:	62 e0       	ldi	r22, 0x02	; 2
    4472:	40 e0       	ldi	r20, 0x00	; 0
    4474:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4478:	c8 01       	movw	r24, r16
    447a:	01 97       	sbiw	r24, 0x01	; 1
    447c:	f1 f7       	brne	.-4      	; 0x447a <LCD_enuInit+0x182>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    447e:	81 e0       	ldi	r24, 0x01	; 1
    4480:	6c e0       	ldi	r22, 0x0C	; 12
    4482:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4486:	81 e0       	ldi	r24, 0x01	; 1
    4488:	62 e0       	ldi	r22, 0x02	; 2
    448a:	41 e0       	ldi	r20, 0x01	; 1
    448c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4490:	c8 01       	movw	r24, r16
    4492:	01 97       	sbiw	r24, 0x01	; 1
    4494:	f1 f7       	brne	.-4      	; 0x4492 <LCD_enuInit+0x19a>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4496:	81 e0       	ldi	r24, 0x01	; 1
    4498:	62 e0       	ldi	r22, 0x02	; 2
    449a:	40 e0       	ldi	r20, 0x00	; 0
    449c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    44a0:	c8 01       	movw	r24, r16
    44a2:	01 97       	sbiw	r24, 0x01	; 1
    44a4:	f1 f7       	brne	.-4      	; 0x44a2 <LCD_enuInit+0x1aa>
    44a6:	c8 01       	movw	r24, r16
    44a8:	01 97       	sbiw	r24, 0x01	; 1
    44aa:	f1 f7       	brne	.-4      	; 0x44a8 <LCD_enuInit+0x1b0>
    44ac:	c8 01       	movw	r24, r16
    44ae:	01 97       	sbiw	r24, 0x01	; 1
    44b0:	f1 f7       	brne	.-4      	; 0x44ae <LCD_enuInit+0x1b6>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    44b2:	81 e0       	ldi	r24, 0x01	; 1
    44b4:	60 e0       	ldi	r22, 0x00	; 0
    44b6:	40 e0       	ldi	r20, 0x00	; 0
    44b8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    44bc:	81 e0       	ldi	r24, 0x01	; 1
    44be:	61 e0       	ldi	r22, 0x01	; 1
    44c0:	40 e0       	ldi	r20, 0x00	; 0
    44c2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    44c6:	81 e0       	ldi	r24, 0x01	; 1
    44c8:	60 e0       	ldi	r22, 0x00	; 0
    44ca:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    44ce:	81 e0       	ldi	r24, 0x01	; 1
    44d0:	62 e0       	ldi	r22, 0x02	; 2
    44d2:	41 e0       	ldi	r20, 0x01	; 1
    44d4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    44d8:	c8 01       	movw	r24, r16
    44da:	01 97       	sbiw	r24, 0x01	; 1
    44dc:	f1 f7       	brne	.-4      	; 0x44da <LCD_enuInit+0x1e2>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    44de:	81 e0       	ldi	r24, 0x01	; 1
    44e0:	62 e0       	ldi	r22, 0x02	; 2
    44e2:	40 e0       	ldi	r20, 0x00	; 0
    44e4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    44e8:	c8 01       	movw	r24, r16
    44ea:	01 97       	sbiw	r24, 0x01	; 1
    44ec:	f1 f7       	brne	.-4      	; 0x44ea <LCD_enuInit+0x1f2>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    44ee:	81 e0       	ldi	r24, 0x01	; 1
    44f0:	61 e0       	ldi	r22, 0x01	; 1
    44f2:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    44f6:	81 e0       	ldi	r24, 0x01	; 1
    44f8:	62 e0       	ldi	r22, 0x02	; 2
    44fa:	41 e0       	ldi	r20, 0x01	; 1
    44fc:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4500:	c8 01       	movw	r24, r16
    4502:	01 97       	sbiw	r24, 0x01	; 1
    4504:	f1 f7       	brne	.-4      	; 0x4502 <LCD_enuInit+0x20a>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4506:	81 e0       	ldi	r24, 0x01	; 1
    4508:	62 e0       	ldi	r22, 0x02	; 2
    450a:	40 e0       	ldi	r20, 0x00	; 0
    450c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4510:	c8 01       	movw	r24, r16
    4512:	01 97       	sbiw	r24, 0x01	; 1
    4514:	f1 f7       	brne	.-4      	; 0x4512 <LCD_enuInit+0x21a>
    4516:	c8 01       	movw	r24, r16
    4518:	01 97       	sbiw	r24, 0x01	; 1
    451a:	f1 f7       	brne	.-4      	; 0x4518 <LCD_enuInit+0x220>
    451c:	80 e2       	ldi	r24, 0x20	; 32
    451e:	9e e4       	ldi	r25, 0x4E	; 78
    4520:	01 97       	sbiw	r24, 0x01	; 1
    4522:	f1 f7       	brne	.-4      	; 0x4520 <LCD_enuInit+0x228>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    4524:	81 e0       	ldi	r24, 0x01	; 1
    4526:	60 e0       	ldi	r22, 0x00	; 0
    4528:	40 e0       	ldi	r20, 0x00	; 0
    452a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    452e:	81 e0       	ldi	r24, 0x01	; 1
    4530:	61 e0       	ldi	r22, 0x01	; 1
    4532:	40 e0       	ldi	r20, 0x00	; 0
    4534:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    4538:	81 e0       	ldi	r24, 0x01	; 1
    453a:	60 e0       	ldi	r22, 0x00	; 0
    453c:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4540:	81 e0       	ldi	r24, 0x01	; 1
    4542:	62 e0       	ldi	r22, 0x02	; 2
    4544:	41 e0       	ldi	r20, 0x01	; 1
    4546:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    454a:	c8 01       	movw	r24, r16
    454c:	01 97       	sbiw	r24, 0x01	; 1
    454e:	f1 f7       	brne	.-4      	; 0x454c <LCD_enuInit+0x254>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4550:	81 e0       	ldi	r24, 0x01	; 1
    4552:	62 e0       	ldi	r22, 0x02	; 2
    4554:	40 e0       	ldi	r20, 0x00	; 0
    4556:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    455a:	c8 01       	movw	r24, r16
    455c:	01 97       	sbiw	r24, 0x01	; 1
    455e:	f1 f7       	brne	.-4      	; 0x455c <LCD_enuInit+0x264>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    4560:	81 e0       	ldi	r24, 0x01	; 1
    4562:	66 e0       	ldi	r22, 0x06	; 6
    4564:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4568:	81 e0       	ldi	r24, 0x01	; 1
    456a:	62 e0       	ldi	r22, 0x02	; 2
    456c:	41 e0       	ldi	r20, 0x01	; 1
    456e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4572:	c8 01       	movw	r24, r16
    4574:	01 97       	sbiw	r24, 0x01	; 1
    4576:	f1 f7       	brne	.-4      	; 0x4574 <LCD_enuInit+0x27c>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4578:	81 e0       	ldi	r24, 0x01	; 1
    457a:	62 e0       	ldi	r22, 0x02	; 2
    457c:	40 e0       	ldi	r20, 0x00	; 0
    457e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4582:	c8 01       	movw	r24, r16
    4584:	01 97       	sbiw	r24, 0x01	; 1
    4586:	f1 f7       	brne	.-4      	; 0x4584 <LCD_enuInit+0x28c>
    4588:	c8 01       	movw	r24, r16
    458a:	01 97       	sbiw	r24, 0x01	; 1
    458c:	f1 f7       	brne	.-4      	; 0x458a <LCD_enuInit+0x292>
    458e:	c8 01       	movw	r24, r16
    4590:	01 97       	sbiw	r24, 0x01	; 1
    4592:	f1 f7       	brne	.-4      	; 0x4590 <LCD_enuInit+0x298>
#endif

    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    4594:	81 e0       	ldi	r24, 0x01	; 1
    4596:	1f 91       	pop	r17
    4598:	0f 91       	pop	r16
    459a:	08 95       	ret

0000459c <LCD_enuSendString>:

    return Local_EnuErrorState;
}

ES_t LCD_enuSendString(const u8 *Copy_u8ptrString)
{
    459c:	ef 92       	push	r14
    459e:	ff 92       	push	r15
    45a0:	0f 93       	push	r16
    45a2:	1f 93       	push	r17
    45a4:	cf 93       	push	r28
    45a6:	df 93       	push	r29
    45a8:	7c 01       	movw	r14, r24
    ES_t Local_EnuErrorState = ES_NOT_OK;

    u8 LOC_u8Iterator = 0;

    while (Copy_u8ptrString[LOC_u8Iterator] != '\0')
    45aa:	fc 01       	movw	r30, r24
    45ac:	10 81       	ld	r17, Z
    45ae:	11 23       	and	r17, r17
    45b0:	09 f4       	brne	.+2      	; 0x45b4 <LCD_enuSendString+0x18>
    45b2:	42 c0       	rjmp	.+132    	; 0x4638 <LCD_enuSendString+0x9c>
    45b4:	00 e0       	ldi	r16, 0x00	; 0
    45b6:	c0 ed       	ldi	r28, 0xD0	; 208
    45b8:	d7 e0       	ldi	r29, 0x07	; 7
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    45ba:	81 e0       	ldi	r24, 0x01	; 1
    45bc:	60 e0       	ldi	r22, 0x00	; 0
    45be:	41 e0       	ldi	r20, 0x01	; 1
    45c0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    45c4:	81 e0       	ldi	r24, 0x01	; 1
    45c6:	61 e0       	ldi	r22, 0x01	; 1
    45c8:	40 e0       	ldi	r20, 0x00	; 0
    45ca:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    45ce:	61 2f       	mov	r22, r17
    45d0:	62 95       	swap	r22
    45d2:	6f 70       	andi	r22, 0x0F	; 15
    45d4:	81 e0       	ldi	r24, 0x01	; 1
    45d6:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    45da:	81 e0       	ldi	r24, 0x01	; 1
    45dc:	62 e0       	ldi	r22, 0x02	; 2
    45de:	41 e0       	ldi	r20, 0x01	; 1
    45e0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    45e4:	ce 01       	movw	r24, r28
    45e6:	01 97       	sbiw	r24, 0x01	; 1
    45e8:	f1 f7       	brne	.-4      	; 0x45e6 <LCD_enuSendString+0x4a>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    45ea:	81 e0       	ldi	r24, 0x01	; 1
    45ec:	62 e0       	ldi	r22, 0x02	; 2
    45ee:	40 e0       	ldi	r20, 0x00	; 0
    45f0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    45f4:	ce 01       	movw	r24, r28
    45f6:	01 97       	sbiw	r24, 0x01	; 1
    45f8:	f1 f7       	brne	.-4      	; 0x45f6 <LCD_enuSendString+0x5a>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    45fa:	81 e0       	ldi	r24, 0x01	; 1
    45fc:	61 2f       	mov	r22, r17
    45fe:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4602:	81 e0       	ldi	r24, 0x01	; 1
    4604:	62 e0       	ldi	r22, 0x02	; 2
    4606:	41 e0       	ldi	r20, 0x01	; 1
    4608:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    460c:	ce 01       	movw	r24, r28
    460e:	01 97       	sbiw	r24, 0x01	; 1
    4610:	f1 f7       	brne	.-4      	; 0x460e <LCD_enuSendString+0x72>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4612:	81 e0       	ldi	r24, 0x01	; 1
    4614:	62 e0       	ldi	r22, 0x02	; 2
    4616:	40 e0       	ldi	r20, 0x00	; 0
    4618:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    461c:	ce 01       	movw	r24, r28
    461e:	01 97       	sbiw	r24, 0x01	; 1
    4620:	f1 f7       	brne	.-4      	; 0x461e <LCD_enuSendString+0x82>
    4622:	ce 01       	movw	r24, r28
    4624:	01 97       	sbiw	r24, 0x01	; 1
    4626:	f1 f7       	brne	.-4      	; 0x4624 <LCD_enuSendString+0x88>

    while (Copy_u8ptrString[LOC_u8Iterator] != '\0')
    {

        LCD_enuSendData(Copy_u8ptrString[LOC_u8Iterator]);
        LOC_u8Iterator++;
    4628:	0f 5f       	subi	r16, 0xFF	; 255
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    u8 LOC_u8Iterator = 0;

    while (Copy_u8ptrString[LOC_u8Iterator] != '\0')
    462a:	f7 01       	movw	r30, r14
    462c:	e0 0f       	add	r30, r16
    462e:	f1 1d       	adc	r31, r1
    4630:	10 81       	ld	r17, Z
    4632:	11 23       	and	r17, r17
    4634:	09 f0       	breq	.+2      	; 0x4638 <LCD_enuSendString+0x9c>
    4636:	c1 cf       	rjmp	.-126    	; 0x45ba <LCD_enuSendString+0x1e>
        LOC_u8Iterator++;
    }
    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    4638:	81 e0       	ldi	r24, 0x01	; 1
    463a:	df 91       	pop	r29
    463c:	cf 91       	pop	r28
    463e:	1f 91       	pop	r17
    4640:	0f 91       	pop	r16
    4642:	ff 90       	pop	r15
    4644:	ef 90       	pop	r14
    4646:	08 95       	ret

00004648 <LCD_WriteNumberIn4Digits>:
	}
	
}

void LCD_WriteNumberIn4Digits(s64 number)
{
    4648:	2f 92       	push	r2
    464a:	3f 92       	push	r3
    464c:	4f 92       	push	r4
    464e:	5f 92       	push	r5
    4650:	6f 92       	push	r6
    4652:	7f 92       	push	r7
    4654:	8f 92       	push	r8
    4656:	9f 92       	push	r9
    4658:	af 92       	push	r10
    465a:	bf 92       	push	r11
    465c:	cf 92       	push	r12
    465e:	df 92       	push	r13
    4660:	ef 92       	push	r14
    4662:	ff 92       	push	r15
    4664:	0f 93       	push	r16
    4666:	1f 93       	push	r17
    4668:	df 93       	push	r29
    466a:	cf 93       	push	r28
    466c:	00 d0       	rcall	.+0      	; 0x466e <LCD_WriteNumberIn4Digits+0x26>
    466e:	00 d0       	rcall	.+0      	; 0x4670 <LCD_WriteNumberIn4Digits+0x28>
    4670:	cd b7       	in	r28, 0x3d	; 61
    4672:	de b7       	in	r29, 0x3e	; 62
    4674:	92 2e       	mov	r9, r18
    4676:	83 2e       	mov	r8, r19
    4678:	74 2e       	mov	r7, r20
    467a:	55 2e       	mov	r5, r21
    467c:	46 2e       	mov	r4, r22
    467e:	37 2e       	mov	r3, r23
    4680:	28 2e       	mov	r2, r24
    4682:	69 2e       	mov	r6, r25
	u8 digits[4] = {0} ;
	u8 i = 0  ;
	
	if(number == 0)
    4684:	82 2f       	mov	r24, r18
    4686:	83 2b       	or	r24, r19
    4688:	84 2b       	or	r24, r20
    468a:	85 2b       	or	r24, r21
    468c:	86 2b       	or	r24, r22
    468e:	87 2b       	or	r24, r23
    4690:	82 29       	or	r24, r2
    4692:	89 2b       	or	r24, r25
    4694:	09 f0       	breq	.+2      	; 0x4698 <LCD_WriteNumberIn4Digits+0x50>
    4696:	ed c0       	rjmp	.+474    	; 0x4872 <LCD_WriteNumberIn4Digits+0x22a>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4698:	81 e0       	ldi	r24, 0x01	; 1
    469a:	60 e0       	ldi	r22, 0x00	; 0
    469c:	41 e0       	ldi	r20, 0x01	; 1
    469e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    46a2:	81 e0       	ldi	r24, 0x01	; 1
    46a4:	61 e0       	ldi	r22, 0x01	; 1
    46a6:	40 e0       	ldi	r20, 0x00	; 0
    46a8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    46ac:	81 e0       	ldi	r24, 0x01	; 1
    46ae:	63 e0       	ldi	r22, 0x03	; 3
    46b0:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    46b4:	81 e0       	ldi	r24, 0x01	; 1
    46b6:	62 e0       	ldi	r22, 0x02	; 2
    46b8:	41 e0       	ldi	r20, 0x01	; 1
    46ba:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    46be:	00 ed       	ldi	r16, 0xD0	; 208
    46c0:	17 e0       	ldi	r17, 0x07	; 7
    46c2:	c8 01       	movw	r24, r16
    46c4:	01 97       	sbiw	r24, 0x01	; 1
    46c6:	f1 f7       	brne	.-4      	; 0x46c4 <LCD_WriteNumberIn4Digits+0x7c>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    46c8:	81 e0       	ldi	r24, 0x01	; 1
    46ca:	62 e0       	ldi	r22, 0x02	; 2
    46cc:	40 e0       	ldi	r20, 0x00	; 0
    46ce:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    46d2:	c8 01       	movw	r24, r16
    46d4:	01 97       	sbiw	r24, 0x01	; 1
    46d6:	f1 f7       	brne	.-4      	; 0x46d4 <LCD_WriteNumberIn4Digits+0x8c>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    46d8:	81 e0       	ldi	r24, 0x01	; 1
    46da:	60 e3       	ldi	r22, 0x30	; 48
    46dc:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    46e0:	81 e0       	ldi	r24, 0x01	; 1
    46e2:	62 e0       	ldi	r22, 0x02	; 2
    46e4:	41 e0       	ldi	r20, 0x01	; 1
    46e6:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    46ea:	c8 01       	movw	r24, r16
    46ec:	01 97       	sbiw	r24, 0x01	; 1
    46ee:	f1 f7       	brne	.-4      	; 0x46ec <LCD_WriteNumberIn4Digits+0xa4>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    46f0:	81 e0       	ldi	r24, 0x01	; 1
    46f2:	62 e0       	ldi	r22, 0x02	; 2
    46f4:	40 e0       	ldi	r20, 0x00	; 0
    46f6:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    46fa:	c8 01       	movw	r24, r16
    46fc:	01 97       	sbiw	r24, 0x01	; 1
    46fe:	f1 f7       	brne	.-4      	; 0x46fc <LCD_WriteNumberIn4Digits+0xb4>
    4700:	c8 01       	movw	r24, r16
    4702:	01 97       	sbiw	r24, 0x01	; 1
    4704:	f1 f7       	brne	.-4      	; 0x4702 <LCD_WriteNumberIn4Digits+0xba>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4706:	81 e0       	ldi	r24, 0x01	; 1
    4708:	60 e0       	ldi	r22, 0x00	; 0
    470a:	41 e0       	ldi	r20, 0x01	; 1
    470c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4710:	81 e0       	ldi	r24, 0x01	; 1
    4712:	61 e0       	ldi	r22, 0x01	; 1
    4714:	40 e0       	ldi	r20, 0x00	; 0
    4716:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    471a:	81 e0       	ldi	r24, 0x01	; 1
    471c:	63 e0       	ldi	r22, 0x03	; 3
    471e:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4722:	81 e0       	ldi	r24, 0x01	; 1
    4724:	62 e0       	ldi	r22, 0x02	; 2
    4726:	41 e0       	ldi	r20, 0x01	; 1
    4728:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    472c:	c8 01       	movw	r24, r16
    472e:	01 97       	sbiw	r24, 0x01	; 1
    4730:	f1 f7       	brne	.-4      	; 0x472e <LCD_WriteNumberIn4Digits+0xe6>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4732:	81 e0       	ldi	r24, 0x01	; 1
    4734:	62 e0       	ldi	r22, 0x02	; 2
    4736:	40 e0       	ldi	r20, 0x00	; 0
    4738:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    473c:	c8 01       	movw	r24, r16
    473e:	01 97       	sbiw	r24, 0x01	; 1
    4740:	f1 f7       	brne	.-4      	; 0x473e <LCD_WriteNumberIn4Digits+0xf6>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4742:	81 e0       	ldi	r24, 0x01	; 1
    4744:	60 e3       	ldi	r22, 0x30	; 48
    4746:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    474a:	81 e0       	ldi	r24, 0x01	; 1
    474c:	62 e0       	ldi	r22, 0x02	; 2
    474e:	41 e0       	ldi	r20, 0x01	; 1
    4750:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4754:	c8 01       	movw	r24, r16
    4756:	01 97       	sbiw	r24, 0x01	; 1
    4758:	f1 f7       	brne	.-4      	; 0x4756 <LCD_WriteNumberIn4Digits+0x10e>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    475a:	81 e0       	ldi	r24, 0x01	; 1
    475c:	62 e0       	ldi	r22, 0x02	; 2
    475e:	40 e0       	ldi	r20, 0x00	; 0
    4760:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4764:	c8 01       	movw	r24, r16
    4766:	01 97       	sbiw	r24, 0x01	; 1
    4768:	f1 f7       	brne	.-4      	; 0x4766 <LCD_WriteNumberIn4Digits+0x11e>
    476a:	c8 01       	movw	r24, r16
    476c:	01 97       	sbiw	r24, 0x01	; 1
    476e:	f1 f7       	brne	.-4      	; 0x476c <LCD_WriteNumberIn4Digits+0x124>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4770:	81 e0       	ldi	r24, 0x01	; 1
    4772:	60 e0       	ldi	r22, 0x00	; 0
    4774:	41 e0       	ldi	r20, 0x01	; 1
    4776:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    477a:	81 e0       	ldi	r24, 0x01	; 1
    477c:	61 e0       	ldi	r22, 0x01	; 1
    477e:	40 e0       	ldi	r20, 0x00	; 0
    4780:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4784:	81 e0       	ldi	r24, 0x01	; 1
    4786:	63 e0       	ldi	r22, 0x03	; 3
    4788:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    478c:	81 e0       	ldi	r24, 0x01	; 1
    478e:	62 e0       	ldi	r22, 0x02	; 2
    4790:	41 e0       	ldi	r20, 0x01	; 1
    4792:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4796:	c8 01       	movw	r24, r16
    4798:	01 97       	sbiw	r24, 0x01	; 1
    479a:	f1 f7       	brne	.-4      	; 0x4798 <LCD_WriteNumberIn4Digits+0x150>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    479c:	81 e0       	ldi	r24, 0x01	; 1
    479e:	62 e0       	ldi	r22, 0x02	; 2
    47a0:	40 e0       	ldi	r20, 0x00	; 0
    47a2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    47a6:	c8 01       	movw	r24, r16
    47a8:	01 97       	sbiw	r24, 0x01	; 1
    47aa:	f1 f7       	brne	.-4      	; 0x47a8 <LCD_WriteNumberIn4Digits+0x160>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    47ac:	81 e0       	ldi	r24, 0x01	; 1
    47ae:	60 e3       	ldi	r22, 0x30	; 48
    47b0:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    47b4:	81 e0       	ldi	r24, 0x01	; 1
    47b6:	62 e0       	ldi	r22, 0x02	; 2
    47b8:	41 e0       	ldi	r20, 0x01	; 1
    47ba:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    47be:	c8 01       	movw	r24, r16
    47c0:	01 97       	sbiw	r24, 0x01	; 1
    47c2:	f1 f7       	brne	.-4      	; 0x47c0 <LCD_WriteNumberIn4Digits+0x178>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    47c4:	81 e0       	ldi	r24, 0x01	; 1
    47c6:	62 e0       	ldi	r22, 0x02	; 2
    47c8:	40 e0       	ldi	r20, 0x00	; 0
    47ca:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    47ce:	c8 01       	movw	r24, r16
    47d0:	01 97       	sbiw	r24, 0x01	; 1
    47d2:	f1 f7       	brne	.-4      	; 0x47d0 <LCD_WriteNumberIn4Digits+0x188>
    47d4:	c8 01       	movw	r24, r16
    47d6:	01 97       	sbiw	r24, 0x01	; 1
    47d8:	f1 f7       	brne	.-4      	; 0x47d6 <LCD_WriteNumberIn4Digits+0x18e>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    47da:	81 e0       	ldi	r24, 0x01	; 1
    47dc:	60 e0       	ldi	r22, 0x00	; 0
    47de:	41 e0       	ldi	r20, 0x01	; 1
    47e0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    47e4:	81 e0       	ldi	r24, 0x01	; 1
    47e6:	61 e0       	ldi	r22, 0x01	; 1
    47e8:	40 e0       	ldi	r20, 0x00	; 0
    47ea:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    47ee:	81 e0       	ldi	r24, 0x01	; 1
    47f0:	63 e0       	ldi	r22, 0x03	; 3
    47f2:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    47f6:	81 e0       	ldi	r24, 0x01	; 1
    47f8:	62 e0       	ldi	r22, 0x02	; 2
    47fa:	41 e0       	ldi	r20, 0x01	; 1
    47fc:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4800:	c8 01       	movw	r24, r16
    4802:	01 97       	sbiw	r24, 0x01	; 1
    4804:	f1 f7       	brne	.-4      	; 0x4802 <LCD_WriteNumberIn4Digits+0x1ba>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4806:	81 e0       	ldi	r24, 0x01	; 1
    4808:	62 e0       	ldi	r22, 0x02	; 2
    480a:	40 e0       	ldi	r20, 0x00	; 0
    480c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4810:	c8 01       	movw	r24, r16
    4812:	01 97       	sbiw	r24, 0x01	; 1
    4814:	f1 f7       	brne	.-4      	; 0x4812 <LCD_WriteNumberIn4Digits+0x1ca>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4816:	81 e0       	ldi	r24, 0x01	; 1
    4818:	60 e3       	ldi	r22, 0x30	; 48
    481a:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    481e:	81 e0       	ldi	r24, 0x01	; 1
    4820:	62 e0       	ldi	r22, 0x02	; 2
    4822:	41 e0       	ldi	r20, 0x01	; 1
    4824:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4828:	c8 01       	movw	r24, r16
    482a:	01 97       	sbiw	r24, 0x01	; 1
    482c:	f1 f7       	brne	.-4      	; 0x482a <LCD_WriteNumberIn4Digits+0x1e2>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    482e:	81 e0       	ldi	r24, 0x01	; 1
    4830:	62 e0       	ldi	r22, 0x02	; 2
    4832:	40 e0       	ldi	r20, 0x00	; 0
    4834:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4838:	c8 01       	movw	r24, r16
    483a:	01 97       	sbiw	r24, 0x01	; 1
    483c:	f1 f7       	brne	.-4      	; 0x483a <LCD_WriteNumberIn4Digits+0x1f2>
    483e:	c8 01       	movw	r24, r16
    4840:	01 97       	sbiw	r24, 0x01	; 1
    4842:	f1 f7       	brne	.-4      	; 0x4840 <LCD_WriteNumberIn4Digits+0x1f8>
		LCD_enuSendData(digits[i] + '0') ;
		if(i == 0)
		break ;
	}
	
}
    4844:	0f 90       	pop	r0
    4846:	0f 90       	pop	r0
    4848:	0f 90       	pop	r0
    484a:	0f 90       	pop	r0
    484c:	cf 91       	pop	r28
    484e:	df 91       	pop	r29
    4850:	1f 91       	pop	r17
    4852:	0f 91       	pop	r16
    4854:	ff 90       	pop	r15
    4856:	ef 90       	pop	r14
    4858:	df 90       	pop	r13
    485a:	cf 90       	pop	r12
    485c:	bf 90       	pop	r11
    485e:	af 90       	pop	r10
    4860:	9f 90       	pop	r9
    4862:	8f 90       	pop	r8
    4864:	7f 90       	pop	r7
    4866:	6f 90       	pop	r6
    4868:	5f 90       	pop	r5
    486a:	4f 90       	pop	r4
    486c:	3f 90       	pop	r3
    486e:	2f 90       	pop	r2
    4870:	08 95       	ret
			if(i == 0)
			break ;
		}
		return ;
	}
	if(number < 0)
    4872:	97 fd       	sbrc	r25, 7
    4874:	6b c1       	rjmp	.+726    	; 0x4b4c <LCD_WriteNumberIn4Digits+0x504>
	
}

void LCD_WriteNumberIn4Digits(s64 number)
{
	u8 digits[4] = {0} ;
    4876:	19 82       	std	Y+1, r1	; 0x01
    4878:	1a 82       	std	Y+2, r1	; 0x02
    487a:	1b 82       	std	Y+3, r1	; 0x03
    487c:	1c 82       	std	Y+4, r1	; 0x04
		number *= (-1) ;
		LCD_enuSendData('-') ;
	}
	while(number && i < 4 )
	{
		digits[i] =  number % 10 ;
    487e:	29 2d       	mov	r18, r9
    4880:	38 2d       	mov	r19, r8
    4882:	47 2d       	mov	r20, r7
    4884:	55 2d       	mov	r21, r5
    4886:	64 2d       	mov	r22, r4
    4888:	73 2d       	mov	r23, r3
    488a:	82 2d       	mov	r24, r2
    488c:	96 2d       	mov	r25, r6
    488e:	ea e0       	ldi	r30, 0x0A	; 10
    4890:	ae 2e       	mov	r10, r30
    4892:	bb 24       	eor	r11, r11
    4894:	cc 24       	eor	r12, r12
    4896:	dd 24       	eor	r13, r13
    4898:	ee 24       	eor	r14, r14
    489a:	ff 24       	eor	r15, r15
    489c:	00 e0       	ldi	r16, 0x00	; 0
    489e:	10 e0       	ldi	r17, 0x00	; 0
    48a0:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__moddi3>
    48a4:	29 83       	std	Y+1, r18	; 0x01
		number /= 10 ;
    48a6:	29 2d       	mov	r18, r9
    48a8:	38 2d       	mov	r19, r8
    48aa:	47 2d       	mov	r20, r7
    48ac:	55 2d       	mov	r21, r5
    48ae:	64 2d       	mov	r22, r4
    48b0:	73 2d       	mov	r23, r3
    48b2:	82 2d       	mov	r24, r2
    48b4:	96 2d       	mov	r25, r6
    48b6:	0e 94 c8 00 	call	0x190	; 0x190 <__divdi3>
    48ba:	92 2e       	mov	r9, r18
    48bc:	83 2e       	mov	r8, r19
    48be:	74 2e       	mov	r7, r20
    48c0:	65 2e       	mov	r6, r21
    48c2:	56 2e       	mov	r5, r22
    48c4:	47 2e       	mov	r4, r23
    48c6:	38 2e       	mov	r3, r24
    48c8:	29 2e       	mov	r2, r25
	if(number < 0)
	{
		number *= (-1) ;
		LCD_enuSendData('-') ;
	}
	while(number && i < 4 )
    48ca:	82 2f       	mov	r24, r18
    48cc:	88 29       	or	r24, r8
    48ce:	87 29       	or	r24, r7
    48d0:	86 29       	or	r24, r6
    48d2:	85 29       	or	r24, r5
    48d4:	84 29       	or	r24, r4
    48d6:	83 29       	or	r24, r3
    48d8:	82 29       	or	r24, r2
    48da:	09 f4       	brne	.+2      	; 0x48de <LCD_WriteNumberIn4Digits+0x296>
    48dc:	61 c0       	rjmp	.+194    	; 0x49a0 <LCD_WriteNumberIn4Digits+0x358>
	{
		digits[i] =  number % 10 ;
    48de:	29 2d       	mov	r18, r9
    48e0:	38 2d       	mov	r19, r8
    48e2:	47 2d       	mov	r20, r7
    48e4:	56 2d       	mov	r21, r6
    48e6:	65 2d       	mov	r22, r5
    48e8:	74 2d       	mov	r23, r4
    48ea:	83 2d       	mov	r24, r3
    48ec:	92 2d       	mov	r25, r2
    48ee:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__moddi3>
    48f2:	2a 83       	std	Y+2, r18	; 0x02
		number /= 10 ;
    48f4:	29 2d       	mov	r18, r9
    48f6:	38 2d       	mov	r19, r8
    48f8:	47 2d       	mov	r20, r7
    48fa:	56 2d       	mov	r21, r6
    48fc:	65 2d       	mov	r22, r5
    48fe:	74 2d       	mov	r23, r4
    4900:	83 2d       	mov	r24, r3
    4902:	92 2d       	mov	r25, r2
    4904:	0e 94 c8 00 	call	0x190	; 0x190 <__divdi3>
    4908:	92 2e       	mov	r9, r18
    490a:	83 2e       	mov	r8, r19
    490c:	74 2e       	mov	r7, r20
    490e:	65 2e       	mov	r6, r21
    4910:	56 2e       	mov	r5, r22
    4912:	47 2e       	mov	r4, r23
    4914:	38 2e       	mov	r3, r24
    4916:	29 2e       	mov	r2, r25
	if(number < 0)
	{
		number *= (-1) ;
		LCD_enuSendData('-') ;
	}
	while(number && i < 4 )
    4918:	82 2f       	mov	r24, r18
    491a:	88 29       	or	r24, r8
    491c:	87 29       	or	r24, r7
    491e:	86 29       	or	r24, r6
    4920:	85 29       	or	r24, r5
    4922:	84 29       	or	r24, r4
    4924:	83 29       	or	r24, r3
    4926:	82 29       	or	r24, r2
    4928:	d9 f1       	breq	.+118    	; 0x49a0 <LCD_WriteNumberIn4Digits+0x358>
	{
		digits[i] =  number % 10 ;
    492a:	29 2d       	mov	r18, r9
    492c:	38 2d       	mov	r19, r8
    492e:	47 2d       	mov	r20, r7
    4930:	56 2d       	mov	r21, r6
    4932:	65 2d       	mov	r22, r5
    4934:	74 2d       	mov	r23, r4
    4936:	83 2d       	mov	r24, r3
    4938:	92 2d       	mov	r25, r2
    493a:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__moddi3>
    493e:	2b 83       	std	Y+3, r18	; 0x03
		number /= 10 ;
    4940:	29 2d       	mov	r18, r9
    4942:	38 2d       	mov	r19, r8
    4944:	47 2d       	mov	r20, r7
    4946:	56 2d       	mov	r21, r6
    4948:	65 2d       	mov	r22, r5
    494a:	74 2d       	mov	r23, r4
    494c:	83 2d       	mov	r24, r3
    494e:	92 2d       	mov	r25, r2
    4950:	0e 94 c8 00 	call	0x190	; 0x190 <__divdi3>
    4954:	92 2e       	mov	r9, r18
    4956:	83 2e       	mov	r8, r19
    4958:	74 2e       	mov	r7, r20
    495a:	65 2e       	mov	r6, r21
    495c:	56 2e       	mov	r5, r22
    495e:	47 2e       	mov	r4, r23
    4960:	38 2e       	mov	r3, r24
    4962:	29 2e       	mov	r2, r25
	if(number < 0)
	{
		number *= (-1) ;
		LCD_enuSendData('-') ;
	}
	while(number && i < 4 )
    4964:	82 2f       	mov	r24, r18
    4966:	88 29       	or	r24, r8
    4968:	87 29       	or	r24, r7
    496a:	86 29       	or	r24, r6
    496c:	85 29       	or	r24, r5
    496e:	84 29       	or	r24, r4
    4970:	83 29       	or	r24, r3
    4972:	82 29       	or	r24, r2
    4974:	a9 f0       	breq	.+42     	; 0x49a0 <LCD_WriteNumberIn4Digits+0x358>
	{
		digits[i] =  number % 10 ;
    4976:	29 2d       	mov	r18, r9
    4978:	38 2d       	mov	r19, r8
    497a:	47 2d       	mov	r20, r7
    497c:	56 2d       	mov	r21, r6
    497e:	65 2d       	mov	r22, r5
    4980:	74 2d       	mov	r23, r4
    4982:	83 2d       	mov	r24, r3
    4984:	92 2d       	mov	r25, r2
    4986:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__moddi3>
    498a:	2c 83       	std	Y+4, r18	; 0x04
		number /= 10 ;
    498c:	29 2d       	mov	r18, r9
    498e:	38 2d       	mov	r19, r8
    4990:	47 2d       	mov	r20, r7
    4992:	56 2d       	mov	r21, r6
    4994:	65 2d       	mov	r22, r5
    4996:	74 2d       	mov	r23, r4
    4998:	83 2d       	mov	r24, r3
    499a:	92 2d       	mov	r25, r2
    499c:	0e 94 c8 00 	call	0x190	; 0x190 <__divdi3>
		i++ ;
	}
	for(i = 3 ; i >= 0 ; i--)
	{
		LCD_enuSendData(digits[i] + '0') ;
    49a0:	fc 80       	ldd	r15, Y+4	; 0x04
    49a2:	80 e3       	ldi	r24, 0x30	; 48
    49a4:	f8 0e       	add	r15, r24
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    49a6:	81 e0       	ldi	r24, 0x01	; 1
    49a8:	60 e0       	ldi	r22, 0x00	; 0
    49aa:	41 e0       	ldi	r20, 0x01	; 1
    49ac:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    49b0:	81 e0       	ldi	r24, 0x01	; 1
    49b2:	61 e0       	ldi	r22, 0x01	; 1
    49b4:	40 e0       	ldi	r20, 0x00	; 0
    49b6:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    49ba:	6f 2d       	mov	r22, r15
    49bc:	62 95       	swap	r22
    49be:	6f 70       	andi	r22, 0x0F	; 15
    49c0:	81 e0       	ldi	r24, 0x01	; 1
    49c2:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    49c6:	81 e0       	ldi	r24, 0x01	; 1
    49c8:	62 e0       	ldi	r22, 0x02	; 2
    49ca:	41 e0       	ldi	r20, 0x01	; 1
    49cc:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    49d0:	00 ed       	ldi	r16, 0xD0	; 208
    49d2:	17 e0       	ldi	r17, 0x07	; 7
    49d4:	c8 01       	movw	r24, r16
    49d6:	01 97       	sbiw	r24, 0x01	; 1
    49d8:	f1 f7       	brne	.-4      	; 0x49d6 <LCD_WriteNumberIn4Digits+0x38e>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    49da:	81 e0       	ldi	r24, 0x01	; 1
    49dc:	62 e0       	ldi	r22, 0x02	; 2
    49de:	40 e0       	ldi	r20, 0x00	; 0
    49e0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    49e4:	c8 01       	movw	r24, r16
    49e6:	01 97       	sbiw	r24, 0x01	; 1
    49e8:	f1 f7       	brne	.-4      	; 0x49e6 <LCD_WriteNumberIn4Digits+0x39e>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    49ea:	81 e0       	ldi	r24, 0x01	; 1
    49ec:	6f 2d       	mov	r22, r15
    49ee:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    49f2:	81 e0       	ldi	r24, 0x01	; 1
    49f4:	62 e0       	ldi	r22, 0x02	; 2
    49f6:	41 e0       	ldi	r20, 0x01	; 1
    49f8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    49fc:	c8 01       	movw	r24, r16
    49fe:	01 97       	sbiw	r24, 0x01	; 1
    4a00:	f1 f7       	brne	.-4      	; 0x49fe <LCD_WriteNumberIn4Digits+0x3b6>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4a02:	81 e0       	ldi	r24, 0x01	; 1
    4a04:	62 e0       	ldi	r22, 0x02	; 2
    4a06:	40 e0       	ldi	r20, 0x00	; 0
    4a08:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4a0c:	c8 01       	movw	r24, r16
    4a0e:	01 97       	sbiw	r24, 0x01	; 1
    4a10:	f1 f7       	brne	.-4      	; 0x4a0e <LCD_WriteNumberIn4Digits+0x3c6>
    4a12:	c8 01       	movw	r24, r16
    4a14:	01 97       	sbiw	r24, 0x01	; 1
    4a16:	f1 f7       	brne	.-4      	; 0x4a14 <LCD_WriteNumberIn4Digits+0x3cc>
		number /= 10 ;
		i++ ;
	}
	for(i = 3 ; i >= 0 ; i--)
	{
		LCD_enuSendData(digits[i] + '0') ;
    4a18:	fb 80       	ldd	r15, Y+3	; 0x03
    4a1a:	80 e3       	ldi	r24, 0x30	; 48
    4a1c:	f8 0e       	add	r15, r24
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4a1e:	81 e0       	ldi	r24, 0x01	; 1
    4a20:	60 e0       	ldi	r22, 0x00	; 0
    4a22:	41 e0       	ldi	r20, 0x01	; 1
    4a24:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4a28:	81 e0       	ldi	r24, 0x01	; 1
    4a2a:	61 e0       	ldi	r22, 0x01	; 1
    4a2c:	40 e0       	ldi	r20, 0x00	; 0
    4a2e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4a32:	6f 2d       	mov	r22, r15
    4a34:	62 95       	swap	r22
    4a36:	6f 70       	andi	r22, 0x0F	; 15
    4a38:	81 e0       	ldi	r24, 0x01	; 1
    4a3a:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4a3e:	81 e0       	ldi	r24, 0x01	; 1
    4a40:	62 e0       	ldi	r22, 0x02	; 2
    4a42:	41 e0       	ldi	r20, 0x01	; 1
    4a44:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4a48:	c8 01       	movw	r24, r16
    4a4a:	01 97       	sbiw	r24, 0x01	; 1
    4a4c:	f1 f7       	brne	.-4      	; 0x4a4a <LCD_WriteNumberIn4Digits+0x402>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4a4e:	81 e0       	ldi	r24, 0x01	; 1
    4a50:	62 e0       	ldi	r22, 0x02	; 2
    4a52:	40 e0       	ldi	r20, 0x00	; 0
    4a54:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4a58:	c8 01       	movw	r24, r16
    4a5a:	01 97       	sbiw	r24, 0x01	; 1
    4a5c:	f1 f7       	brne	.-4      	; 0x4a5a <LCD_WriteNumberIn4Digits+0x412>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4a5e:	81 e0       	ldi	r24, 0x01	; 1
    4a60:	6f 2d       	mov	r22, r15
    4a62:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4a66:	81 e0       	ldi	r24, 0x01	; 1
    4a68:	62 e0       	ldi	r22, 0x02	; 2
    4a6a:	41 e0       	ldi	r20, 0x01	; 1
    4a6c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4a70:	c8 01       	movw	r24, r16
    4a72:	01 97       	sbiw	r24, 0x01	; 1
    4a74:	f1 f7       	brne	.-4      	; 0x4a72 <LCD_WriteNumberIn4Digits+0x42a>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4a76:	81 e0       	ldi	r24, 0x01	; 1
    4a78:	62 e0       	ldi	r22, 0x02	; 2
    4a7a:	40 e0       	ldi	r20, 0x00	; 0
    4a7c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4a80:	c8 01       	movw	r24, r16
    4a82:	01 97       	sbiw	r24, 0x01	; 1
    4a84:	f1 f7       	brne	.-4      	; 0x4a82 <LCD_WriteNumberIn4Digits+0x43a>
    4a86:	c8 01       	movw	r24, r16
    4a88:	01 97       	sbiw	r24, 0x01	; 1
    4a8a:	f1 f7       	brne	.-4      	; 0x4a88 <LCD_WriteNumberIn4Digits+0x440>
		number /= 10 ;
		i++ ;
	}
	for(i = 3 ; i >= 0 ; i--)
	{
		LCD_enuSendData(digits[i] + '0') ;
    4a8c:	fa 80       	ldd	r15, Y+2	; 0x02
    4a8e:	80 e3       	ldi	r24, 0x30	; 48
    4a90:	f8 0e       	add	r15, r24
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4a92:	81 e0       	ldi	r24, 0x01	; 1
    4a94:	60 e0       	ldi	r22, 0x00	; 0
    4a96:	41 e0       	ldi	r20, 0x01	; 1
    4a98:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4a9c:	81 e0       	ldi	r24, 0x01	; 1
    4a9e:	61 e0       	ldi	r22, 0x01	; 1
    4aa0:	40 e0       	ldi	r20, 0x00	; 0
    4aa2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4aa6:	6f 2d       	mov	r22, r15
    4aa8:	62 95       	swap	r22
    4aaa:	6f 70       	andi	r22, 0x0F	; 15
    4aac:	81 e0       	ldi	r24, 0x01	; 1
    4aae:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4ab2:	81 e0       	ldi	r24, 0x01	; 1
    4ab4:	62 e0       	ldi	r22, 0x02	; 2
    4ab6:	41 e0       	ldi	r20, 0x01	; 1
    4ab8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4abc:	c8 01       	movw	r24, r16
    4abe:	01 97       	sbiw	r24, 0x01	; 1
    4ac0:	f1 f7       	brne	.-4      	; 0x4abe <LCD_WriteNumberIn4Digits+0x476>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4ac2:	81 e0       	ldi	r24, 0x01	; 1
    4ac4:	62 e0       	ldi	r22, 0x02	; 2
    4ac6:	40 e0       	ldi	r20, 0x00	; 0
    4ac8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4acc:	c8 01       	movw	r24, r16
    4ace:	01 97       	sbiw	r24, 0x01	; 1
    4ad0:	f1 f7       	brne	.-4      	; 0x4ace <LCD_WriteNumberIn4Digits+0x486>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4ad2:	81 e0       	ldi	r24, 0x01	; 1
    4ad4:	6f 2d       	mov	r22, r15
    4ad6:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4ada:	81 e0       	ldi	r24, 0x01	; 1
    4adc:	62 e0       	ldi	r22, 0x02	; 2
    4ade:	41 e0       	ldi	r20, 0x01	; 1
    4ae0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4ae4:	c8 01       	movw	r24, r16
    4ae6:	01 97       	sbiw	r24, 0x01	; 1
    4ae8:	f1 f7       	brne	.-4      	; 0x4ae6 <LCD_WriteNumberIn4Digits+0x49e>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4aea:	81 e0       	ldi	r24, 0x01	; 1
    4aec:	62 e0       	ldi	r22, 0x02	; 2
    4aee:	40 e0       	ldi	r20, 0x00	; 0
    4af0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4af4:	c8 01       	movw	r24, r16
    4af6:	01 97       	sbiw	r24, 0x01	; 1
    4af8:	f1 f7       	brne	.-4      	; 0x4af6 <LCD_WriteNumberIn4Digits+0x4ae>
    4afa:	c8 01       	movw	r24, r16
    4afc:	01 97       	sbiw	r24, 0x01	; 1
    4afe:	f1 f7       	brne	.-4      	; 0x4afc <LCD_WriteNumberIn4Digits+0x4b4>
		number /= 10 ;
		i++ ;
	}
	for(i = 3 ; i >= 0 ; i--)
	{
		LCD_enuSendData(digits[i] + '0') ;
    4b00:	f9 80       	ldd	r15, Y+1	; 0x01
    4b02:	80 e3       	ldi	r24, 0x30	; 48
    4b04:	f8 0e       	add	r15, r24
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4b06:	81 e0       	ldi	r24, 0x01	; 1
    4b08:	60 e0       	ldi	r22, 0x00	; 0
    4b0a:	41 e0       	ldi	r20, 0x01	; 1
    4b0c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4b10:	81 e0       	ldi	r24, 0x01	; 1
    4b12:	61 e0       	ldi	r22, 0x01	; 1
    4b14:	40 e0       	ldi	r20, 0x00	; 0
    4b16:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4b1a:	6f 2d       	mov	r22, r15
    4b1c:	62 95       	swap	r22
    4b1e:	6f 70       	andi	r22, 0x0F	; 15
    4b20:	81 e0       	ldi	r24, 0x01	; 1
    4b22:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4b26:	81 e0       	ldi	r24, 0x01	; 1
    4b28:	62 e0       	ldi	r22, 0x02	; 2
    4b2a:	41 e0       	ldi	r20, 0x01	; 1
    4b2c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4b30:	c8 01       	movw	r24, r16
    4b32:	01 97       	sbiw	r24, 0x01	; 1
    4b34:	f1 f7       	brne	.-4      	; 0x4b32 <LCD_WriteNumberIn4Digits+0x4ea>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4b36:	81 e0       	ldi	r24, 0x01	; 1
    4b38:	62 e0       	ldi	r22, 0x02	; 2
    4b3a:	40 e0       	ldi	r20, 0x00	; 0
    4b3c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4b40:	c8 01       	movw	r24, r16
    4b42:	01 97       	sbiw	r24, 0x01	; 1
    4b44:	f1 f7       	brne	.-4      	; 0x4b42 <LCD_WriteNumberIn4Digits+0x4fa>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4b46:	81 e0       	ldi	r24, 0x01	; 1
    4b48:	6f 2d       	mov	r22, r15
    4b4a:	67 ce       	rjmp	.-818    	; 0x481a <LCD_WriteNumberIn4Digits+0x1d2>
		}
		return ;
	}
	if(number < 0)
	{
		number *= (-1) ;
    4b4c:	21 95       	neg	r18
    4b4e:	41 e0       	ldi	r20, 0x01	; 1
    4b50:	12 16       	cp	r1, r18
    4b52:	08 f0       	brcs	.+2      	; 0x4b56 <LCD_WriteNumberIn4Digits+0x50e>
    4b54:	6c c0       	rjmp	.+216    	; 0x4c2e <LCD_WriteNumberIn4Digits+0x5e6>
    4b56:	38 2d       	mov	r19, r8
    4b58:	31 95       	neg	r19
    4b5a:	91 e0       	ldi	r25, 0x01	; 1
    4b5c:	13 16       	cp	r1, r19
    4b5e:	08 f0       	brcs	.+2      	; 0x4b62 <LCD_WriteNumberIn4Digits+0x51a>
    4b60:	64 c0       	rjmp	.+200    	; 0x4c2a <LCD_WriteNumberIn4Digits+0x5e2>
    4b62:	f3 2e       	mov	r15, r19
    4b64:	f4 1a       	sub	r15, r20
    4b66:	41 e0       	ldi	r20, 0x01	; 1
    4b68:	3f 15       	cp	r19, r15
    4b6a:	08 f0       	brcs	.+2      	; 0x4b6e <LCD_WriteNumberIn4Digits+0x526>
    4b6c:	5c c0       	rjmp	.+184    	; 0x4c26 <LCD_WriteNumberIn4Digits+0x5de>
    4b6e:	94 2b       	or	r25, r20
    4b70:	47 2d       	mov	r20, r7
    4b72:	41 95       	neg	r20
    4b74:	61 e0       	ldi	r22, 0x01	; 1
    4b76:	14 16       	cp	r1, r20
    4b78:	08 f0       	brcs	.+2      	; 0x4b7c <LCD_WriteNumberIn4Digits+0x534>
    4b7a:	53 c0       	rjmp	.+166    	; 0x4c22 <LCD_WriteNumberIn4Digits+0x5da>
    4b7c:	04 2f       	mov	r16, r20
    4b7e:	09 1b       	sub	r16, r25
    4b80:	91 e0       	ldi	r25, 0x01	; 1
    4b82:	40 17       	cp	r20, r16
    4b84:	08 f0       	brcs	.+2      	; 0x4b88 <LCD_WriteNumberIn4Digits+0x540>
    4b86:	4b c0       	rjmp	.+150    	; 0x4c1e <LCD_WriteNumberIn4Digits+0x5d6>
    4b88:	69 2b       	or	r22, r25
    4b8a:	55 2d       	mov	r21, r5
    4b8c:	51 95       	neg	r21
    4b8e:	91 e0       	ldi	r25, 0x01	; 1
    4b90:	15 16       	cp	r1, r21
    4b92:	08 f0       	brcs	.+2      	; 0x4b96 <LCD_WriteNumberIn4Digits+0x54e>
    4b94:	42 c0       	rjmp	.+132    	; 0x4c1a <LCD_WriteNumberIn4Digits+0x5d2>
    4b96:	15 2f       	mov	r17, r21
    4b98:	16 1b       	sub	r17, r22
    4b9a:	61 e0       	ldi	r22, 0x01	; 1
    4b9c:	51 17       	cp	r21, r17
    4b9e:	d8 f5       	brcc	.+118    	; 0x4c16 <LCD_WriteNumberIn4Digits+0x5ce>
    4ba0:	96 2b       	or	r25, r22
    4ba2:	64 2d       	mov	r22, r4
    4ba4:	61 95       	neg	r22
    4ba6:	e1 e0       	ldi	r30, 0x01	; 1
    4ba8:	16 16       	cp	r1, r22
    4baa:	98 f5       	brcc	.+102    	; 0x4c12 <LCD_WriteNumberIn4Digits+0x5ca>
    4bac:	b6 2f       	mov	r27, r22
    4bae:	b9 1b       	sub	r27, r25
    4bb0:	91 e0       	ldi	r25, 0x01	; 1
    4bb2:	6b 17       	cp	r22, r27
    4bb4:	60 f5       	brcc	.+88     	; 0x4c0e <LCD_WriteNumberIn4Digits+0x5c6>
    4bb6:	e9 2b       	or	r30, r25
    4bb8:	73 2d       	mov	r23, r3
    4bba:	71 95       	neg	r23
    4bbc:	91 e0       	ldi	r25, 0x01	; 1
    4bbe:	17 16       	cp	r1, r23
    4bc0:	20 f5       	brcc	.+72     	; 0x4c0a <LCD_WriteNumberIn4Digits+0x5c2>
    4bc2:	a7 2f       	mov	r26, r23
    4bc4:	ae 1b       	sub	r26, r30
    4bc6:	e1 e0       	ldi	r30, 0x01	; 1
    4bc8:	7a 17       	cp	r23, r26
    4bca:	e8 f4       	brcc	.+58     	; 0x4c06 <LCD_WriteNumberIn4Digits+0x5be>
    4bcc:	9e 2b       	or	r25, r30
    4bce:	82 2d       	mov	r24, r2
    4bd0:	81 95       	neg	r24
    4bd2:	e1 e0       	ldi	r30, 0x01	; 1
    4bd4:	18 16       	cp	r1, r24
    4bd6:	a8 f4       	brcc	.+42     	; 0x4c02 <LCD_WriteNumberIn4Digits+0x5ba>
    4bd8:	f8 2f       	mov	r31, r24
    4bda:	f9 1b       	sub	r31, r25
    4bdc:	91 e0       	ldi	r25, 0x01	; 1
    4bde:	8f 17       	cp	r24, r31
    4be0:	70 f4       	brcc	.+28     	; 0x4bfe <LCD_WriteNumberIn4Digits+0x5b6>
    4be2:	e9 2b       	or	r30, r25
    4be4:	61 94       	neg	r6
    4be6:	92 2e       	mov	r9, r18
    4be8:	8f 2c       	mov	r8, r15
    4bea:	70 2e       	mov	r7, r16
    4bec:	51 2e       	mov	r5, r17
    4bee:	4b 2e       	mov	r4, r27
    4bf0:	3a 2e       	mov	r3, r26
    4bf2:	2f 2e       	mov	r2, r31
    4bf4:	6e 1a       	sub	r6, r30
		LCD_enuSendData('-') ;
    4bf6:	8d e2       	ldi	r24, 0x2D	; 45
    4bf8:	0e 94 55 20 	call	0x40aa	; 0x40aa <LCD_enuSendData>
    4bfc:	3c ce       	rjmp	.-904    	; 0x4876 <LCD_WriteNumberIn4Digits+0x22e>
		}
		return ;
	}
	if(number < 0)
	{
		number *= (-1) ;
    4bfe:	90 e0       	ldi	r25, 0x00	; 0
    4c00:	f0 cf       	rjmp	.-32     	; 0x4be2 <LCD_WriteNumberIn4Digits+0x59a>
    4c02:	e0 e0       	ldi	r30, 0x00	; 0
    4c04:	e9 cf       	rjmp	.-46     	; 0x4bd8 <LCD_WriteNumberIn4Digits+0x590>
    4c06:	e0 e0       	ldi	r30, 0x00	; 0
    4c08:	e1 cf       	rjmp	.-62     	; 0x4bcc <LCD_WriteNumberIn4Digits+0x584>
    4c0a:	90 e0       	ldi	r25, 0x00	; 0
    4c0c:	da cf       	rjmp	.-76     	; 0x4bc2 <LCD_WriteNumberIn4Digits+0x57a>
    4c0e:	90 e0       	ldi	r25, 0x00	; 0
    4c10:	d2 cf       	rjmp	.-92     	; 0x4bb6 <LCD_WriteNumberIn4Digits+0x56e>
    4c12:	e0 e0       	ldi	r30, 0x00	; 0
    4c14:	cb cf       	rjmp	.-106    	; 0x4bac <LCD_WriteNumberIn4Digits+0x564>
    4c16:	60 e0       	ldi	r22, 0x00	; 0
    4c18:	c3 cf       	rjmp	.-122    	; 0x4ba0 <LCD_WriteNumberIn4Digits+0x558>
    4c1a:	90 e0       	ldi	r25, 0x00	; 0
    4c1c:	bc cf       	rjmp	.-136    	; 0x4b96 <LCD_WriteNumberIn4Digits+0x54e>
    4c1e:	90 e0       	ldi	r25, 0x00	; 0
    4c20:	b3 cf       	rjmp	.-154    	; 0x4b88 <LCD_WriteNumberIn4Digits+0x540>
    4c22:	60 e0       	ldi	r22, 0x00	; 0
    4c24:	ab cf       	rjmp	.-170    	; 0x4b7c <LCD_WriteNumberIn4Digits+0x534>
    4c26:	40 e0       	ldi	r20, 0x00	; 0
    4c28:	a2 cf       	rjmp	.-188    	; 0x4b6e <LCD_WriteNumberIn4Digits+0x526>
    4c2a:	90 e0       	ldi	r25, 0x00	; 0
    4c2c:	9a cf       	rjmp	.-204    	; 0x4b62 <LCD_WriteNumberIn4Digits+0x51a>
    4c2e:	40 e0       	ldi	r20, 0x00	; 0
    4c30:	92 cf       	rjmp	.-220    	; 0x4b56 <LCD_WriteNumberIn4Digits+0x50e>

00004c32 <LCD_WriteNumberIn3Digits>:

    return Local_EnuErrorState;
}

void LCD_WriteNumberIn3Digits(s64 number)
{
    4c32:	2f 92       	push	r2
    4c34:	3f 92       	push	r3
    4c36:	4f 92       	push	r4
    4c38:	5f 92       	push	r5
    4c3a:	6f 92       	push	r6
    4c3c:	7f 92       	push	r7
    4c3e:	8f 92       	push	r8
    4c40:	9f 92       	push	r9
    4c42:	af 92       	push	r10
    4c44:	bf 92       	push	r11
    4c46:	cf 92       	push	r12
    4c48:	df 92       	push	r13
    4c4a:	ef 92       	push	r14
    4c4c:	ff 92       	push	r15
    4c4e:	0f 93       	push	r16
    4c50:	1f 93       	push	r17
    4c52:	df 93       	push	r29
    4c54:	cf 93       	push	r28
    4c56:	00 d0       	rcall	.+0      	; 0x4c58 <LCD_WriteNumberIn3Digits+0x26>
    4c58:	0f 92       	push	r0
    4c5a:	cd b7       	in	r28, 0x3d	; 61
    4c5c:	de b7       	in	r29, 0x3e	; 62
    4c5e:	92 2e       	mov	r9, r18
    4c60:	83 2e       	mov	r8, r19
    4c62:	74 2e       	mov	r7, r20
    4c64:	55 2e       	mov	r5, r21
    4c66:	46 2e       	mov	r4, r22
    4c68:	37 2e       	mov	r3, r23
    4c6a:	28 2e       	mov	r2, r24
    4c6c:	69 2e       	mov	r6, r25
	u8 digits[3] = {0} ;
	u8 i = 0  ;
	
	if(number == 0)
    4c6e:	82 2f       	mov	r24, r18
    4c70:	83 2b       	or	r24, r19
    4c72:	84 2b       	or	r24, r20
    4c74:	85 2b       	or	r24, r21
    4c76:	86 2b       	or	r24, r22
    4c78:	87 2b       	or	r24, r23
    4c7a:	82 29       	or	r24, r2
    4c7c:	89 2b       	or	r24, r25
    4c7e:	09 f0       	breq	.+2      	; 0x4c82 <LCD_WriteNumberIn3Digits+0x50>
    4c80:	b7 c0       	rjmp	.+366    	; 0x4df0 <LCD_WriteNumberIn3Digits+0x1be>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4c82:	81 e0       	ldi	r24, 0x01	; 1
    4c84:	60 e0       	ldi	r22, 0x00	; 0
    4c86:	41 e0       	ldi	r20, 0x01	; 1
    4c88:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4c8c:	81 e0       	ldi	r24, 0x01	; 1
    4c8e:	61 e0       	ldi	r22, 0x01	; 1
    4c90:	40 e0       	ldi	r20, 0x00	; 0
    4c92:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4c96:	81 e0       	ldi	r24, 0x01	; 1
    4c98:	63 e0       	ldi	r22, 0x03	; 3
    4c9a:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4c9e:	81 e0       	ldi	r24, 0x01	; 1
    4ca0:	62 e0       	ldi	r22, 0x02	; 2
    4ca2:	41 e0       	ldi	r20, 0x01	; 1
    4ca4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4ca8:	00 ed       	ldi	r16, 0xD0	; 208
    4caa:	17 e0       	ldi	r17, 0x07	; 7
    4cac:	c8 01       	movw	r24, r16
    4cae:	01 97       	sbiw	r24, 0x01	; 1
    4cb0:	f1 f7       	brne	.-4      	; 0x4cae <LCD_WriteNumberIn3Digits+0x7c>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4cb2:	81 e0       	ldi	r24, 0x01	; 1
    4cb4:	62 e0       	ldi	r22, 0x02	; 2
    4cb6:	40 e0       	ldi	r20, 0x00	; 0
    4cb8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4cbc:	c8 01       	movw	r24, r16
    4cbe:	01 97       	sbiw	r24, 0x01	; 1
    4cc0:	f1 f7       	brne	.-4      	; 0x4cbe <LCD_WriteNumberIn3Digits+0x8c>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4cc2:	81 e0       	ldi	r24, 0x01	; 1
    4cc4:	60 e3       	ldi	r22, 0x30	; 48
    4cc6:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4cca:	81 e0       	ldi	r24, 0x01	; 1
    4ccc:	62 e0       	ldi	r22, 0x02	; 2
    4cce:	41 e0       	ldi	r20, 0x01	; 1
    4cd0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4cd4:	c8 01       	movw	r24, r16
    4cd6:	01 97       	sbiw	r24, 0x01	; 1
    4cd8:	f1 f7       	brne	.-4      	; 0x4cd6 <LCD_WriteNumberIn3Digits+0xa4>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4cda:	81 e0       	ldi	r24, 0x01	; 1
    4cdc:	62 e0       	ldi	r22, 0x02	; 2
    4cde:	40 e0       	ldi	r20, 0x00	; 0
    4ce0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4ce4:	c8 01       	movw	r24, r16
    4ce6:	01 97       	sbiw	r24, 0x01	; 1
    4ce8:	f1 f7       	brne	.-4      	; 0x4ce6 <LCD_WriteNumberIn3Digits+0xb4>
    4cea:	c8 01       	movw	r24, r16
    4cec:	01 97       	sbiw	r24, 0x01	; 1
    4cee:	f1 f7       	brne	.-4      	; 0x4cec <LCD_WriteNumberIn3Digits+0xba>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4cf0:	81 e0       	ldi	r24, 0x01	; 1
    4cf2:	60 e0       	ldi	r22, 0x00	; 0
    4cf4:	41 e0       	ldi	r20, 0x01	; 1
    4cf6:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4cfa:	81 e0       	ldi	r24, 0x01	; 1
    4cfc:	61 e0       	ldi	r22, 0x01	; 1
    4cfe:	40 e0       	ldi	r20, 0x00	; 0
    4d00:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4d04:	81 e0       	ldi	r24, 0x01	; 1
    4d06:	63 e0       	ldi	r22, 0x03	; 3
    4d08:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4d0c:	81 e0       	ldi	r24, 0x01	; 1
    4d0e:	62 e0       	ldi	r22, 0x02	; 2
    4d10:	41 e0       	ldi	r20, 0x01	; 1
    4d12:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4d16:	c8 01       	movw	r24, r16
    4d18:	01 97       	sbiw	r24, 0x01	; 1
    4d1a:	f1 f7       	brne	.-4      	; 0x4d18 <LCD_WriteNumberIn3Digits+0xe6>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4d1c:	81 e0       	ldi	r24, 0x01	; 1
    4d1e:	62 e0       	ldi	r22, 0x02	; 2
    4d20:	40 e0       	ldi	r20, 0x00	; 0
    4d22:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4d26:	c8 01       	movw	r24, r16
    4d28:	01 97       	sbiw	r24, 0x01	; 1
    4d2a:	f1 f7       	brne	.-4      	; 0x4d28 <LCD_WriteNumberIn3Digits+0xf6>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4d2c:	81 e0       	ldi	r24, 0x01	; 1
    4d2e:	60 e3       	ldi	r22, 0x30	; 48
    4d30:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4d34:	81 e0       	ldi	r24, 0x01	; 1
    4d36:	62 e0       	ldi	r22, 0x02	; 2
    4d38:	41 e0       	ldi	r20, 0x01	; 1
    4d3a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4d3e:	c8 01       	movw	r24, r16
    4d40:	01 97       	sbiw	r24, 0x01	; 1
    4d42:	f1 f7       	brne	.-4      	; 0x4d40 <LCD_WriteNumberIn3Digits+0x10e>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4d44:	81 e0       	ldi	r24, 0x01	; 1
    4d46:	62 e0       	ldi	r22, 0x02	; 2
    4d48:	40 e0       	ldi	r20, 0x00	; 0
    4d4a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4d4e:	c8 01       	movw	r24, r16
    4d50:	01 97       	sbiw	r24, 0x01	; 1
    4d52:	f1 f7       	brne	.-4      	; 0x4d50 <LCD_WriteNumberIn3Digits+0x11e>
    4d54:	c8 01       	movw	r24, r16
    4d56:	01 97       	sbiw	r24, 0x01	; 1
    4d58:	f1 f7       	brne	.-4      	; 0x4d56 <LCD_WriteNumberIn3Digits+0x124>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4d5a:	81 e0       	ldi	r24, 0x01	; 1
    4d5c:	60 e0       	ldi	r22, 0x00	; 0
    4d5e:	41 e0       	ldi	r20, 0x01	; 1
    4d60:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4d64:	81 e0       	ldi	r24, 0x01	; 1
    4d66:	61 e0       	ldi	r22, 0x01	; 1
    4d68:	40 e0       	ldi	r20, 0x00	; 0
    4d6a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4d6e:	81 e0       	ldi	r24, 0x01	; 1
    4d70:	63 e0       	ldi	r22, 0x03	; 3
    4d72:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4d76:	81 e0       	ldi	r24, 0x01	; 1
    4d78:	62 e0       	ldi	r22, 0x02	; 2
    4d7a:	41 e0       	ldi	r20, 0x01	; 1
    4d7c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4d80:	c8 01       	movw	r24, r16
    4d82:	01 97       	sbiw	r24, 0x01	; 1
    4d84:	f1 f7       	brne	.-4      	; 0x4d82 <LCD_WriteNumberIn3Digits+0x150>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4d86:	81 e0       	ldi	r24, 0x01	; 1
    4d88:	62 e0       	ldi	r22, 0x02	; 2
    4d8a:	40 e0       	ldi	r20, 0x00	; 0
    4d8c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4d90:	c8 01       	movw	r24, r16
    4d92:	01 97       	sbiw	r24, 0x01	; 1
    4d94:	f1 f7       	brne	.-4      	; 0x4d92 <LCD_WriteNumberIn3Digits+0x160>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4d96:	81 e0       	ldi	r24, 0x01	; 1
    4d98:	60 e3       	ldi	r22, 0x30	; 48
    4d9a:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4d9e:	81 e0       	ldi	r24, 0x01	; 1
    4da0:	62 e0       	ldi	r22, 0x02	; 2
    4da2:	41 e0       	ldi	r20, 0x01	; 1
    4da4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4da8:	c8 01       	movw	r24, r16
    4daa:	01 97       	sbiw	r24, 0x01	; 1
    4dac:	f1 f7       	brne	.-4      	; 0x4daa <LCD_WriteNumberIn3Digits+0x178>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4dae:	81 e0       	ldi	r24, 0x01	; 1
    4db0:	62 e0       	ldi	r22, 0x02	; 2
    4db2:	40 e0       	ldi	r20, 0x00	; 0
    4db4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4db8:	c8 01       	movw	r24, r16
    4dba:	01 97       	sbiw	r24, 0x01	; 1
    4dbc:	f1 f7       	brne	.-4      	; 0x4dba <LCD_WriteNumberIn3Digits+0x188>
    4dbe:	c8 01       	movw	r24, r16
    4dc0:	01 97       	sbiw	r24, 0x01	; 1
    4dc2:	f1 f7       	brne	.-4      	; 0x4dc0 <LCD_WriteNumberIn3Digits+0x18e>
		LCD_enuSendData(digits[i] + '0') ;
		if(i == 0)
		break ;
	}
	
}
    4dc4:	0f 90       	pop	r0
    4dc6:	0f 90       	pop	r0
    4dc8:	0f 90       	pop	r0
    4dca:	cf 91       	pop	r28
    4dcc:	df 91       	pop	r29
    4dce:	1f 91       	pop	r17
    4dd0:	0f 91       	pop	r16
    4dd2:	ff 90       	pop	r15
    4dd4:	ef 90       	pop	r14
    4dd6:	df 90       	pop	r13
    4dd8:	cf 90       	pop	r12
    4dda:	bf 90       	pop	r11
    4ddc:	af 90       	pop	r10
    4dde:	9f 90       	pop	r9
    4de0:	8f 90       	pop	r8
    4de2:	7f 90       	pop	r7
    4de4:	6f 90       	pop	r6
    4de6:	5f 90       	pop	r5
    4de8:	4f 90       	pop	r4
    4dea:	3f 90       	pop	r3
    4dec:	2f 90       	pop	r2
    4dee:	08 95       	ret
			if(i == 0)
			break ;
		}
		return ;
	}
	if(number < 0)
    4df0:	97 fd       	sbrc	r25, 7
    4df2:	0d c1       	rjmp	.+538    	; 0x500e <LCD_WriteNumberIn3Digits+0x3dc>
    return Local_EnuErrorState;
}

void LCD_WriteNumberIn3Digits(s64 number)
{
	u8 digits[3] = {0} ;
    4df4:	fe 01       	movw	r30, r28
    4df6:	31 96       	adiw	r30, 0x01	; 1
    4df8:	83 e0       	ldi	r24, 0x03	; 3
    4dfa:	df 01       	movw	r26, r30
    4dfc:	1d 92       	st	X+, r1
    4dfe:	8a 95       	dec	r24
    4e00:	e9 f7       	brne	.-6      	; 0x4dfc <LCD_WriteNumberIn3Digits+0x1ca>
		number *= (-1) ;
		LCD_enuSendData('-') ;
	}
	while(number && i < 3 )
	{
		digits[i] =  number % 10 ;
    4e02:	29 2d       	mov	r18, r9
    4e04:	38 2d       	mov	r19, r8
    4e06:	47 2d       	mov	r20, r7
    4e08:	55 2d       	mov	r21, r5
    4e0a:	64 2d       	mov	r22, r4
    4e0c:	73 2d       	mov	r23, r3
    4e0e:	82 2d       	mov	r24, r2
    4e10:	96 2d       	mov	r25, r6
    4e12:	fa e0       	ldi	r31, 0x0A	; 10
    4e14:	af 2e       	mov	r10, r31
    4e16:	bb 24       	eor	r11, r11
    4e18:	cc 24       	eor	r12, r12
    4e1a:	dd 24       	eor	r13, r13
    4e1c:	ee 24       	eor	r14, r14
    4e1e:	ff 24       	eor	r15, r15
    4e20:	00 e0       	ldi	r16, 0x00	; 0
    4e22:	10 e0       	ldi	r17, 0x00	; 0
    4e24:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__moddi3>
    4e28:	29 83       	std	Y+1, r18	; 0x01
		number /= 10 ;
    4e2a:	29 2d       	mov	r18, r9
    4e2c:	38 2d       	mov	r19, r8
    4e2e:	47 2d       	mov	r20, r7
    4e30:	55 2d       	mov	r21, r5
    4e32:	64 2d       	mov	r22, r4
    4e34:	73 2d       	mov	r23, r3
    4e36:	82 2d       	mov	r24, r2
    4e38:	96 2d       	mov	r25, r6
    4e3a:	0e 94 c8 00 	call	0x190	; 0x190 <__divdi3>
    4e3e:	92 2e       	mov	r9, r18
    4e40:	83 2e       	mov	r8, r19
    4e42:	74 2e       	mov	r7, r20
    4e44:	65 2e       	mov	r6, r21
    4e46:	56 2e       	mov	r5, r22
    4e48:	47 2e       	mov	r4, r23
    4e4a:	38 2e       	mov	r3, r24
    4e4c:	29 2e       	mov	r2, r25
	if(number < 0)
	{
		number *= (-1) ;
		LCD_enuSendData('-') ;
	}
	while(number && i < 3 )
    4e4e:	82 2f       	mov	r24, r18
    4e50:	88 29       	or	r24, r8
    4e52:	87 29       	or	r24, r7
    4e54:	86 29       	or	r24, r6
    4e56:	85 29       	or	r24, r5
    4e58:	84 29       	or	r24, r4
    4e5a:	83 29       	or	r24, r3
    4e5c:	82 29       	or	r24, r2
    4e5e:	d9 f1       	breq	.+118    	; 0x4ed6 <LCD_WriteNumberIn3Digits+0x2a4>
	{
		digits[i] =  number % 10 ;
    4e60:	29 2d       	mov	r18, r9
    4e62:	38 2d       	mov	r19, r8
    4e64:	47 2d       	mov	r20, r7
    4e66:	56 2d       	mov	r21, r6
    4e68:	65 2d       	mov	r22, r5
    4e6a:	74 2d       	mov	r23, r4
    4e6c:	83 2d       	mov	r24, r3
    4e6e:	92 2d       	mov	r25, r2
    4e70:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__moddi3>
    4e74:	2a 83       	std	Y+2, r18	; 0x02
		number /= 10 ;
    4e76:	29 2d       	mov	r18, r9
    4e78:	38 2d       	mov	r19, r8
    4e7a:	47 2d       	mov	r20, r7
    4e7c:	56 2d       	mov	r21, r6
    4e7e:	65 2d       	mov	r22, r5
    4e80:	74 2d       	mov	r23, r4
    4e82:	83 2d       	mov	r24, r3
    4e84:	92 2d       	mov	r25, r2
    4e86:	0e 94 c8 00 	call	0x190	; 0x190 <__divdi3>
    4e8a:	92 2e       	mov	r9, r18
    4e8c:	83 2e       	mov	r8, r19
    4e8e:	74 2e       	mov	r7, r20
    4e90:	65 2e       	mov	r6, r21
    4e92:	56 2e       	mov	r5, r22
    4e94:	47 2e       	mov	r4, r23
    4e96:	38 2e       	mov	r3, r24
    4e98:	29 2e       	mov	r2, r25
	if(number < 0)
	{
		number *= (-1) ;
		LCD_enuSendData('-') ;
	}
	while(number && i < 3 )
    4e9a:	82 2f       	mov	r24, r18
    4e9c:	88 29       	or	r24, r8
    4e9e:	87 29       	or	r24, r7
    4ea0:	86 29       	or	r24, r6
    4ea2:	85 29       	or	r24, r5
    4ea4:	84 29       	or	r24, r4
    4ea6:	83 29       	or	r24, r3
    4ea8:	82 29       	or	r24, r2
    4eaa:	a9 f0       	breq	.+42     	; 0x4ed6 <LCD_WriteNumberIn3Digits+0x2a4>
	{
		digits[i] =  number % 10 ;
    4eac:	29 2d       	mov	r18, r9
    4eae:	38 2d       	mov	r19, r8
    4eb0:	47 2d       	mov	r20, r7
    4eb2:	56 2d       	mov	r21, r6
    4eb4:	65 2d       	mov	r22, r5
    4eb6:	74 2d       	mov	r23, r4
    4eb8:	83 2d       	mov	r24, r3
    4eba:	92 2d       	mov	r25, r2
    4ebc:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__moddi3>
    4ec0:	2b 83       	std	Y+3, r18	; 0x03
		number /= 10 ;
    4ec2:	29 2d       	mov	r18, r9
    4ec4:	38 2d       	mov	r19, r8
    4ec6:	47 2d       	mov	r20, r7
    4ec8:	56 2d       	mov	r21, r6
    4eca:	65 2d       	mov	r22, r5
    4ecc:	74 2d       	mov	r23, r4
    4ece:	83 2d       	mov	r24, r3
    4ed0:	92 2d       	mov	r25, r2
    4ed2:	0e 94 c8 00 	call	0x190	; 0x190 <__divdi3>
		i++ ;
	}
	for(i = 2 ; i >= 0 ; i--)
	{
		LCD_enuSendData(digits[i] + '0') ;
    4ed6:	fb 80       	ldd	r15, Y+3	; 0x03
    4ed8:	b0 e3       	ldi	r27, 0x30	; 48
    4eda:	fb 0e       	add	r15, r27
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4edc:	81 e0       	ldi	r24, 0x01	; 1
    4ede:	60 e0       	ldi	r22, 0x00	; 0
    4ee0:	41 e0       	ldi	r20, 0x01	; 1
    4ee2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4ee6:	81 e0       	ldi	r24, 0x01	; 1
    4ee8:	61 e0       	ldi	r22, 0x01	; 1
    4eea:	40 e0       	ldi	r20, 0x00	; 0
    4eec:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4ef0:	6f 2d       	mov	r22, r15
    4ef2:	62 95       	swap	r22
    4ef4:	6f 70       	andi	r22, 0x0F	; 15
    4ef6:	81 e0       	ldi	r24, 0x01	; 1
    4ef8:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4efc:	81 e0       	ldi	r24, 0x01	; 1
    4efe:	62 e0       	ldi	r22, 0x02	; 2
    4f00:	41 e0       	ldi	r20, 0x01	; 1
    4f02:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4f06:	00 ed       	ldi	r16, 0xD0	; 208
    4f08:	17 e0       	ldi	r17, 0x07	; 7
    4f0a:	c8 01       	movw	r24, r16
    4f0c:	01 97       	sbiw	r24, 0x01	; 1
    4f0e:	f1 f7       	brne	.-4      	; 0x4f0c <LCD_WriteNumberIn3Digits+0x2da>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4f10:	81 e0       	ldi	r24, 0x01	; 1
    4f12:	62 e0       	ldi	r22, 0x02	; 2
    4f14:	40 e0       	ldi	r20, 0x00	; 0
    4f16:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4f1a:	c8 01       	movw	r24, r16
    4f1c:	01 97       	sbiw	r24, 0x01	; 1
    4f1e:	f1 f7       	brne	.-4      	; 0x4f1c <LCD_WriteNumberIn3Digits+0x2ea>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4f20:	81 e0       	ldi	r24, 0x01	; 1
    4f22:	6f 2d       	mov	r22, r15
    4f24:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4f28:	81 e0       	ldi	r24, 0x01	; 1
    4f2a:	62 e0       	ldi	r22, 0x02	; 2
    4f2c:	41 e0       	ldi	r20, 0x01	; 1
    4f2e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4f32:	c8 01       	movw	r24, r16
    4f34:	01 97       	sbiw	r24, 0x01	; 1
    4f36:	f1 f7       	brne	.-4      	; 0x4f34 <LCD_WriteNumberIn3Digits+0x302>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4f38:	81 e0       	ldi	r24, 0x01	; 1
    4f3a:	62 e0       	ldi	r22, 0x02	; 2
    4f3c:	40 e0       	ldi	r20, 0x00	; 0
    4f3e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4f42:	c8 01       	movw	r24, r16
    4f44:	01 97       	sbiw	r24, 0x01	; 1
    4f46:	f1 f7       	brne	.-4      	; 0x4f44 <LCD_WriteNumberIn3Digits+0x312>
    4f48:	c8 01       	movw	r24, r16
    4f4a:	01 97       	sbiw	r24, 0x01	; 1
    4f4c:	f1 f7       	brne	.-4      	; 0x4f4a <LCD_WriteNumberIn3Digits+0x318>
		number /= 10 ;
		i++ ;
	}
	for(i = 2 ; i >= 0 ; i--)
	{
		LCD_enuSendData(digits[i] + '0') ;
    4f4e:	fa 80       	ldd	r15, Y+2	; 0x02
    4f50:	80 e3       	ldi	r24, 0x30	; 48
    4f52:	f8 0e       	add	r15, r24
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4f54:	81 e0       	ldi	r24, 0x01	; 1
    4f56:	60 e0       	ldi	r22, 0x00	; 0
    4f58:	41 e0       	ldi	r20, 0x01	; 1
    4f5a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4f5e:	81 e0       	ldi	r24, 0x01	; 1
    4f60:	61 e0       	ldi	r22, 0x01	; 1
    4f62:	40 e0       	ldi	r20, 0x00	; 0
    4f64:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4f68:	6f 2d       	mov	r22, r15
    4f6a:	62 95       	swap	r22
    4f6c:	6f 70       	andi	r22, 0x0F	; 15
    4f6e:	81 e0       	ldi	r24, 0x01	; 1
    4f70:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4f74:	81 e0       	ldi	r24, 0x01	; 1
    4f76:	62 e0       	ldi	r22, 0x02	; 2
    4f78:	41 e0       	ldi	r20, 0x01	; 1
    4f7a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4f7e:	c8 01       	movw	r24, r16
    4f80:	01 97       	sbiw	r24, 0x01	; 1
    4f82:	f1 f7       	brne	.-4      	; 0x4f80 <LCD_WriteNumberIn3Digits+0x34e>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4f84:	81 e0       	ldi	r24, 0x01	; 1
    4f86:	62 e0       	ldi	r22, 0x02	; 2
    4f88:	40 e0       	ldi	r20, 0x00	; 0
    4f8a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4f8e:	c8 01       	movw	r24, r16
    4f90:	01 97       	sbiw	r24, 0x01	; 1
    4f92:	f1 f7       	brne	.-4      	; 0x4f90 <LCD_WriteNumberIn3Digits+0x35e>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    4f94:	81 e0       	ldi	r24, 0x01	; 1
    4f96:	6f 2d       	mov	r22, r15
    4f98:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4f9c:	81 e0       	ldi	r24, 0x01	; 1
    4f9e:	62 e0       	ldi	r22, 0x02	; 2
    4fa0:	41 e0       	ldi	r20, 0x01	; 1
    4fa2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4fa6:	c8 01       	movw	r24, r16
    4fa8:	01 97       	sbiw	r24, 0x01	; 1
    4faa:	f1 f7       	brne	.-4      	; 0x4fa8 <LCD_WriteNumberIn3Digits+0x376>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4fac:	81 e0       	ldi	r24, 0x01	; 1
    4fae:	62 e0       	ldi	r22, 0x02	; 2
    4fb0:	40 e0       	ldi	r20, 0x00	; 0
    4fb2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4fb6:	c8 01       	movw	r24, r16
    4fb8:	01 97       	sbiw	r24, 0x01	; 1
    4fba:	f1 f7       	brne	.-4      	; 0x4fb8 <LCD_WriteNumberIn3Digits+0x386>
    4fbc:	c8 01       	movw	r24, r16
    4fbe:	01 97       	sbiw	r24, 0x01	; 1
    4fc0:	f1 f7       	brne	.-4      	; 0x4fbe <LCD_WriteNumberIn3Digits+0x38c>
		number /= 10 ;
		i++ ;
	}
	for(i = 2 ; i >= 0 ; i--)
	{
		LCD_enuSendData(digits[i] + '0') ;
    4fc2:	f9 80       	ldd	r15, Y+1	; 0x01
    4fc4:	a0 e3       	ldi	r26, 0x30	; 48
    4fc6:	fa 0e       	add	r15, r26
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    4fc8:	81 e0       	ldi	r24, 0x01	; 1
    4fca:	60 e0       	ldi	r22, 0x00	; 0
    4fcc:	41 e0       	ldi	r20, 0x01	; 1
    4fce:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    4fd2:	81 e0       	ldi	r24, 0x01	; 1
    4fd4:	61 e0       	ldi	r22, 0x01	; 1
    4fd6:	40 e0       	ldi	r20, 0x00	; 0
    4fd8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    4fdc:	6f 2d       	mov	r22, r15
    4fde:	62 95       	swap	r22
    4fe0:	6f 70       	andi	r22, 0x0F	; 15
    4fe2:	81 e0       	ldi	r24, 0x01	; 1
    4fe4:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    4fe8:	81 e0       	ldi	r24, 0x01	; 1
    4fea:	62 e0       	ldi	r22, 0x02	; 2
    4fec:	41 e0       	ldi	r20, 0x01	; 1
    4fee:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    4ff2:	c8 01       	movw	r24, r16
    4ff4:	01 97       	sbiw	r24, 0x01	; 1
    4ff6:	f1 f7       	brne	.-4      	; 0x4ff4 <LCD_WriteNumberIn3Digits+0x3c2>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    4ff8:	81 e0       	ldi	r24, 0x01	; 1
    4ffa:	62 e0       	ldi	r22, 0x02	; 2
    4ffc:	40 e0       	ldi	r20, 0x00	; 0
    4ffe:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5002:	c8 01       	movw	r24, r16
    5004:	01 97       	sbiw	r24, 0x01	; 1
    5006:	f1 f7       	brne	.-4      	; 0x5004 <LCD_WriteNumberIn3Digits+0x3d2>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    5008:	81 e0       	ldi	r24, 0x01	; 1
    500a:	6f 2d       	mov	r22, r15
    500c:	c6 ce       	rjmp	.-628    	; 0x4d9a <LCD_WriteNumberIn3Digits+0x168>
		}
		return ;
	}
	if(number < 0)
	{
		number *= (-1) ;
    500e:	21 95       	neg	r18
    5010:	41 e0       	ldi	r20, 0x01	; 1
    5012:	12 16       	cp	r1, r18
    5014:	08 f0       	brcs	.+2      	; 0x5018 <LCD_WriteNumberIn3Digits+0x3e6>
    5016:	6c c0       	rjmp	.+216    	; 0x50f0 <LCD_WriteNumberIn3Digits+0x4be>
    5018:	38 2d       	mov	r19, r8
    501a:	31 95       	neg	r19
    501c:	91 e0       	ldi	r25, 0x01	; 1
    501e:	13 16       	cp	r1, r19
    5020:	08 f0       	brcs	.+2      	; 0x5024 <LCD_WriteNumberIn3Digits+0x3f2>
    5022:	64 c0       	rjmp	.+200    	; 0x50ec <LCD_WriteNumberIn3Digits+0x4ba>
    5024:	f3 2e       	mov	r15, r19
    5026:	f4 1a       	sub	r15, r20
    5028:	41 e0       	ldi	r20, 0x01	; 1
    502a:	3f 15       	cp	r19, r15
    502c:	08 f0       	brcs	.+2      	; 0x5030 <LCD_WriteNumberIn3Digits+0x3fe>
    502e:	5c c0       	rjmp	.+184    	; 0x50e8 <LCD_WriteNumberIn3Digits+0x4b6>
    5030:	94 2b       	or	r25, r20
    5032:	47 2d       	mov	r20, r7
    5034:	41 95       	neg	r20
    5036:	61 e0       	ldi	r22, 0x01	; 1
    5038:	14 16       	cp	r1, r20
    503a:	08 f0       	brcs	.+2      	; 0x503e <LCD_WriteNumberIn3Digits+0x40c>
    503c:	53 c0       	rjmp	.+166    	; 0x50e4 <LCD_WriteNumberIn3Digits+0x4b2>
    503e:	04 2f       	mov	r16, r20
    5040:	09 1b       	sub	r16, r25
    5042:	91 e0       	ldi	r25, 0x01	; 1
    5044:	40 17       	cp	r20, r16
    5046:	08 f0       	brcs	.+2      	; 0x504a <LCD_WriteNumberIn3Digits+0x418>
    5048:	4b c0       	rjmp	.+150    	; 0x50e0 <LCD_WriteNumberIn3Digits+0x4ae>
    504a:	69 2b       	or	r22, r25
    504c:	55 2d       	mov	r21, r5
    504e:	51 95       	neg	r21
    5050:	91 e0       	ldi	r25, 0x01	; 1
    5052:	15 16       	cp	r1, r21
    5054:	08 f0       	brcs	.+2      	; 0x5058 <LCD_WriteNumberIn3Digits+0x426>
    5056:	42 c0       	rjmp	.+132    	; 0x50dc <LCD_WriteNumberIn3Digits+0x4aa>
    5058:	15 2f       	mov	r17, r21
    505a:	16 1b       	sub	r17, r22
    505c:	61 e0       	ldi	r22, 0x01	; 1
    505e:	51 17       	cp	r21, r17
    5060:	d8 f5       	brcc	.+118    	; 0x50d8 <LCD_WriteNumberIn3Digits+0x4a6>
    5062:	96 2b       	or	r25, r22
    5064:	64 2d       	mov	r22, r4
    5066:	61 95       	neg	r22
    5068:	e1 e0       	ldi	r30, 0x01	; 1
    506a:	16 16       	cp	r1, r22
    506c:	98 f5       	brcc	.+102    	; 0x50d4 <LCD_WriteNumberIn3Digits+0x4a2>
    506e:	b6 2f       	mov	r27, r22
    5070:	b9 1b       	sub	r27, r25
    5072:	91 e0       	ldi	r25, 0x01	; 1
    5074:	6b 17       	cp	r22, r27
    5076:	60 f5       	brcc	.+88     	; 0x50d0 <LCD_WriteNumberIn3Digits+0x49e>
    5078:	e9 2b       	or	r30, r25
    507a:	73 2d       	mov	r23, r3
    507c:	71 95       	neg	r23
    507e:	91 e0       	ldi	r25, 0x01	; 1
    5080:	17 16       	cp	r1, r23
    5082:	20 f5       	brcc	.+72     	; 0x50cc <LCD_WriteNumberIn3Digits+0x49a>
    5084:	a7 2f       	mov	r26, r23
    5086:	ae 1b       	sub	r26, r30
    5088:	e1 e0       	ldi	r30, 0x01	; 1
    508a:	7a 17       	cp	r23, r26
    508c:	e8 f4       	brcc	.+58     	; 0x50c8 <LCD_WriteNumberIn3Digits+0x496>
    508e:	9e 2b       	or	r25, r30
    5090:	82 2d       	mov	r24, r2
    5092:	81 95       	neg	r24
    5094:	e1 e0       	ldi	r30, 0x01	; 1
    5096:	18 16       	cp	r1, r24
    5098:	a8 f4       	brcc	.+42     	; 0x50c4 <LCD_WriteNumberIn3Digits+0x492>
    509a:	f8 2f       	mov	r31, r24
    509c:	f9 1b       	sub	r31, r25
    509e:	91 e0       	ldi	r25, 0x01	; 1
    50a0:	8f 17       	cp	r24, r31
    50a2:	70 f4       	brcc	.+28     	; 0x50c0 <LCD_WriteNumberIn3Digits+0x48e>
    50a4:	e9 2b       	or	r30, r25
    50a6:	61 94       	neg	r6
    50a8:	92 2e       	mov	r9, r18
    50aa:	8f 2c       	mov	r8, r15
    50ac:	70 2e       	mov	r7, r16
    50ae:	51 2e       	mov	r5, r17
    50b0:	4b 2e       	mov	r4, r27
    50b2:	3a 2e       	mov	r3, r26
    50b4:	2f 2e       	mov	r2, r31
    50b6:	6e 1a       	sub	r6, r30
		LCD_enuSendData('-') ;
    50b8:	8d e2       	ldi	r24, 0x2D	; 45
    50ba:	0e 94 55 20 	call	0x40aa	; 0x40aa <LCD_enuSendData>
    50be:	9a ce       	rjmp	.-716    	; 0x4df4 <LCD_WriteNumberIn3Digits+0x1c2>
		}
		return ;
	}
	if(number < 0)
	{
		number *= (-1) ;
    50c0:	90 e0       	ldi	r25, 0x00	; 0
    50c2:	f0 cf       	rjmp	.-32     	; 0x50a4 <LCD_WriteNumberIn3Digits+0x472>
    50c4:	e0 e0       	ldi	r30, 0x00	; 0
    50c6:	e9 cf       	rjmp	.-46     	; 0x509a <LCD_WriteNumberIn3Digits+0x468>
    50c8:	e0 e0       	ldi	r30, 0x00	; 0
    50ca:	e1 cf       	rjmp	.-62     	; 0x508e <LCD_WriteNumberIn3Digits+0x45c>
    50cc:	90 e0       	ldi	r25, 0x00	; 0
    50ce:	da cf       	rjmp	.-76     	; 0x5084 <LCD_WriteNumberIn3Digits+0x452>
    50d0:	90 e0       	ldi	r25, 0x00	; 0
    50d2:	d2 cf       	rjmp	.-92     	; 0x5078 <LCD_WriteNumberIn3Digits+0x446>
    50d4:	e0 e0       	ldi	r30, 0x00	; 0
    50d6:	cb cf       	rjmp	.-106    	; 0x506e <LCD_WriteNumberIn3Digits+0x43c>
    50d8:	60 e0       	ldi	r22, 0x00	; 0
    50da:	c3 cf       	rjmp	.-122    	; 0x5062 <LCD_WriteNumberIn3Digits+0x430>
    50dc:	90 e0       	ldi	r25, 0x00	; 0
    50de:	bc cf       	rjmp	.-136    	; 0x5058 <LCD_WriteNumberIn3Digits+0x426>
    50e0:	90 e0       	ldi	r25, 0x00	; 0
    50e2:	b3 cf       	rjmp	.-154    	; 0x504a <LCD_WriteNumberIn3Digits+0x418>
    50e4:	60 e0       	ldi	r22, 0x00	; 0
    50e6:	ab cf       	rjmp	.-170    	; 0x503e <LCD_WriteNumberIn3Digits+0x40c>
    50e8:	40 e0       	ldi	r20, 0x00	; 0
    50ea:	a2 cf       	rjmp	.-188    	; 0x5030 <LCD_WriteNumberIn3Digits+0x3fe>
    50ec:	90 e0       	ldi	r25, 0x00	; 0
    50ee:	9a cf       	rjmp	.-204    	; 0x5024 <LCD_WriteNumberIn3Digits+0x3f2>
    50f0:	40 e0       	ldi	r20, 0x00	; 0
    50f2:	92 cf       	rjmp	.-220    	; 0x5018 <LCD_WriteNumberIn3Digits+0x3e6>

000050f4 <LCD_enuSendExtraChar>:

    return Local_EnuErrorState;
}

ES_t LCD_enuSendExtraChar(u8 Copy_u8Row, u8 Copy_u8Col)
{
    50f4:	cf 92       	push	r12
    50f6:	df 92       	push	r13
    50f8:	ef 92       	push	r14
    50fa:	ff 92       	push	r15
    50fc:	0f 93       	push	r16
    50fe:	1f 93       	push	r17
    5100:	cf 93       	push	r28
    5102:	df 93       	push	r29
    5104:	d8 2e       	mov	r13, r24
    5106:	c6 2e       	mov	r12, r22
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    5108:	81 e0       	ldi	r24, 0x01	; 1
    510a:	60 e0       	ldi	r22, 0x00	; 0
    510c:	40 e0       	ldi	r20, 0x00	; 0
    510e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    5112:	81 e0       	ldi	r24, 0x01	; 1
    5114:	61 e0       	ldi	r22, 0x01	; 1
    5116:	40 e0       	ldi	r20, 0x00	; 0
    5118:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    511c:	81 e0       	ldi	r24, 0x01	; 1
    511e:	64 e0       	ldi	r22, 0x04	; 4
    5120:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5124:	81 e0       	ldi	r24, 0x01	; 1
    5126:	62 e0       	ldi	r22, 0x02	; 2
    5128:	41 e0       	ldi	r20, 0x01	; 1
    512a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    512e:	00 ed       	ldi	r16, 0xD0	; 208
    5130:	17 e0       	ldi	r17, 0x07	; 7
    5132:	c8 01       	movw	r24, r16
    5134:	01 97       	sbiw	r24, 0x01	; 1
    5136:	f1 f7       	brne	.-4      	; 0x5134 <LCD_enuSendExtraChar+0x40>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5138:	81 e0       	ldi	r24, 0x01	; 1
    513a:	62 e0       	ldi	r22, 0x02	; 2
    513c:	40 e0       	ldi	r20, 0x00	; 0
    513e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5142:	c8 01       	movw	r24, r16
    5144:	01 97       	sbiw	r24, 0x01	; 1
    5146:	f1 f7       	brne	.-4      	; 0x5144 <LCD_enuSendExtraChar+0x50>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    5148:	81 e0       	ldi	r24, 0x01	; 1
    514a:	60 e4       	ldi	r22, 0x40	; 64
    514c:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5150:	81 e0       	ldi	r24, 0x01	; 1
    5152:	62 e0       	ldi	r22, 0x02	; 2
    5154:	41 e0       	ldi	r20, 0x01	; 1
    5156:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    515a:	c8 01       	movw	r24, r16
    515c:	01 97       	sbiw	r24, 0x01	; 1
    515e:	f1 f7       	brne	.-4      	; 0x515c <LCD_enuSendExtraChar+0x68>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5160:	81 e0       	ldi	r24, 0x01	; 1
    5162:	62 e0       	ldi	r22, 0x02	; 2
    5164:	40 e0       	ldi	r20, 0x00	; 0
    5166:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    516a:	c8 01       	movw	r24, r16
    516c:	01 97       	sbiw	r24, 0x01	; 1
    516e:	f1 f7       	brne	.-4      	; 0x516c <LCD_enuSendExtraChar+0x78>
    5170:	c8 01       	movw	r24, r16
    5172:	01 97       	sbiw	r24, 0x01	; 1
    5174:	f1 f7       	brne	.-4      	; 0x5172 <LCD_enuSendExtraChar+0x7e>
    5176:	cc e7       	ldi	r28, 0x7C	; 124
    5178:	d1 e0       	ldi	r29, 0x01	; 1
    517a:	00 ed       	ldi	r16, 0xD0	; 208
    517c:	e0 2e       	mov	r14, r16
    517e:	07 e0       	ldi	r16, 0x07	; 7
    5180:	f0 2e       	mov	r15, r16
    /* 2- Draw Character in CGRAM        */
    /* Hint : it will be copied to DDRAM automatically */
    for (LOC_u8Iterator = 0; LOC_u8Iterator < sizeof(LCD_u8ExtraChar) / sizeof(LCD_u8ExtraChar[0]); LOC_u8Iterator++)
    {

        LCD_enuSendData(LCD_u8ExtraChar[LOC_u8Iterator]);
    5182:	19 91       	ld	r17, Y+
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    5184:	81 e0       	ldi	r24, 0x01	; 1
    5186:	60 e0       	ldi	r22, 0x00	; 0
    5188:	41 e0       	ldi	r20, 0x01	; 1
    518a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    518e:	81 e0       	ldi	r24, 0x01	; 1
    5190:	61 e0       	ldi	r22, 0x01	; 1
    5192:	40 e0       	ldi	r20, 0x00	; 0
    5194:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    5198:	61 2f       	mov	r22, r17
    519a:	62 95       	swap	r22
    519c:	6f 70       	andi	r22, 0x0F	; 15
    519e:	81 e0       	ldi	r24, 0x01	; 1
    51a0:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    51a4:	81 e0       	ldi	r24, 0x01	; 1
    51a6:	62 e0       	ldi	r22, 0x02	; 2
    51a8:	41 e0       	ldi	r20, 0x01	; 1
    51aa:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    51ae:	c7 01       	movw	r24, r14
    51b0:	01 97       	sbiw	r24, 0x01	; 1
    51b2:	f1 f7       	brne	.-4      	; 0x51b0 <LCD_enuSendExtraChar+0xbc>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    51b4:	81 e0       	ldi	r24, 0x01	; 1
    51b6:	62 e0       	ldi	r22, 0x02	; 2
    51b8:	40 e0       	ldi	r20, 0x00	; 0
    51ba:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    51be:	c7 01       	movw	r24, r14
    51c0:	01 97       	sbiw	r24, 0x01	; 1
    51c2:	f1 f7       	brne	.-4      	; 0x51c0 <LCD_enuSendExtraChar+0xcc>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    51c4:	81 e0       	ldi	r24, 0x01	; 1
    51c6:	61 2f       	mov	r22, r17
    51c8:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    51cc:	81 e0       	ldi	r24, 0x01	; 1
    51ce:	62 e0       	ldi	r22, 0x02	; 2
    51d0:	41 e0       	ldi	r20, 0x01	; 1
    51d2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    51d6:	c7 01       	movw	r24, r14
    51d8:	01 97       	sbiw	r24, 0x01	; 1
    51da:	f1 f7       	brne	.-4      	; 0x51d8 <LCD_enuSendExtraChar+0xe4>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    51dc:	81 e0       	ldi	r24, 0x01	; 1
    51de:	62 e0       	ldi	r22, 0x02	; 2
    51e0:	40 e0       	ldi	r20, 0x00	; 0
    51e2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    51e6:	c7 01       	movw	r24, r14
    51e8:	01 97       	sbiw	r24, 0x01	; 1
    51ea:	f1 f7       	brne	.-4      	; 0x51e8 <LCD_enuSendExtraChar+0xf4>
    51ec:	c7 01       	movw	r24, r14
    51ee:	01 97       	sbiw	r24, 0x01	; 1
    51f0:	f1 f7       	brne	.-4      	; 0x51ee <LCD_enuSendExtraChar+0xfa>
    /* 1- Go To CGRAM            */
    LCD_enuSendCommand(lcd_CGRAM); // Make AC refers to the first Place/Address at CGRAM

    /* 2- Draw Character in CGRAM        */
    /* Hint : it will be copied to DDRAM automatically */
    for (LOC_u8Iterator = 0; LOC_u8Iterator < sizeof(LCD_u8ExtraChar) / sizeof(LCD_u8ExtraChar[0]); LOC_u8Iterator++)
    51f2:	81 e0       	ldi	r24, 0x01	; 1
    51f4:	cc 39       	cpi	r28, 0x9C	; 156
    51f6:	d8 07       	cpc	r29, r24
    51f8:	09 f0       	breq	.+2      	; 0x51fc <LCD_enuSendExtraChar+0x108>
    51fa:	c3 cf       	rjmp	.-122    	; 0x5182 <LCD_enuSendExtraChar+0x8e>
    ES_t Local_EnuErrorState = ES_NOT_OK;

    u8 LOC_u8data;

    /* In These cases will set at (0,0) ==> if the user enter invalid location */
    if (Copy_u8Row > 2 || Copy_u8Row < 1 || Copy_u8Col > 16 || Copy_u8Col < 1) // check
    51fc:	8d 2d       	mov	r24, r13
    51fe:	81 50       	subi	r24, 0x01	; 1
    5200:	82 30       	cpi	r24, 0x02	; 2
    5202:	08 f4       	brcc	.+2      	; 0x5206 <LCD_enuSendExtraChar+0x112>
    5204:	ef c1       	rjmp	.+990    	; 0x55e4 <LCD_enuSendExtraChar+0x4f0>
    }

    else if (Copy_u8Row == LCD_ROW_2)
    {

        LOC_u8data = ((lcd_SetCursor) + (64) + (Copy_u8Col - 1)); // Row2 -> 0xc0+col-1
    5206:	a0 e8       	ldi	r26, 0x80	; 128
    5208:	fa 2e       	mov	r15, r26
    520a:	18 e0       	ldi	r17, 0x08	; 8
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    520c:	81 e0       	ldi	r24, 0x01	; 1
    520e:	60 e0       	ldi	r22, 0x00	; 0
    5210:	40 e0       	ldi	r20, 0x00	; 0
    5212:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    5216:	81 e0       	ldi	r24, 0x01	; 1
    5218:	61 e0       	ldi	r22, 0x01	; 1
    521a:	40 e0       	ldi	r20, 0x00	; 0
    521c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    5220:	81 e0       	ldi	r24, 0x01	; 1
    5222:	61 2f       	mov	r22, r17
    5224:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5228:	81 e0       	ldi	r24, 0x01	; 1
    522a:	62 e0       	ldi	r22, 0x02	; 2
    522c:	41 e0       	ldi	r20, 0x01	; 1
    522e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5232:	00 ed       	ldi	r16, 0xD0	; 208
    5234:	17 e0       	ldi	r17, 0x07	; 7
    5236:	c8 01       	movw	r24, r16
    5238:	01 97       	sbiw	r24, 0x01	; 1
    523a:	f1 f7       	brne	.-4      	; 0x5238 <LCD_enuSendExtraChar+0x144>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    523c:	81 e0       	ldi	r24, 0x01	; 1
    523e:	62 e0       	ldi	r22, 0x02	; 2
    5240:	40 e0       	ldi	r20, 0x00	; 0
    5242:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5246:	c8 01       	movw	r24, r16
    5248:	01 97       	sbiw	r24, 0x01	; 1
    524a:	f1 f7       	brne	.-4      	; 0x5248 <LCD_enuSendExtraChar+0x154>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8LOW);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Command); // send the least 4 bits of data to high nibbles
    524c:	81 e0       	ldi	r24, 0x01	; 1
    524e:	6f 2d       	mov	r22, r15
    5250:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5254:	81 e0       	ldi	r24, 0x01	; 1
    5256:	62 e0       	ldi	r22, 0x02	; 2
    5258:	41 e0       	ldi	r20, 0x01	; 1
    525a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    525e:	c8 01       	movw	r24, r16
    5260:	01 97       	sbiw	r24, 0x01	; 1
    5262:	f1 f7       	brne	.-4      	; 0x5260 <LCD_enuSendExtraChar+0x16c>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5264:	81 e0       	ldi	r24, 0x01	; 1
    5266:	62 e0       	ldi	r22, 0x02	; 2
    5268:	40 e0       	ldi	r20, 0x00	; 0
    526a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    526e:	c8 01       	movw	r24, r16
    5270:	01 97       	sbiw	r24, 0x01	; 1
    5272:	f1 f7       	brne	.-4      	; 0x5270 <LCD_enuSendExtraChar+0x17c>
    5274:	c8 01       	movw	r24, r16
    5276:	01 97       	sbiw	r24, 0x01	; 1
    5278:	f1 f7       	brne	.-4      	; 0x5276 <LCD_enuSendExtraChar+0x182>
    527a:	c8 01       	movw	r24, r16
    527c:	01 97       	sbiw	r24, 0x01	; 1
    527e:	f1 f7       	brne	.-4      	; 0x527c <LCD_enuSendExtraChar+0x188>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    5280:	81 e0       	ldi	r24, 0x01	; 1
    5282:	60 e0       	ldi	r22, 0x00	; 0
    5284:	41 e0       	ldi	r20, 0x01	; 1
    5286:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    528a:	81 e0       	ldi	r24, 0x01	; 1
    528c:	61 e0       	ldi	r22, 0x01	; 1
    528e:	40 e0       	ldi	r20, 0x00	; 0
    5290:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    5294:	81 e0       	ldi	r24, 0x01	; 1
    5296:	60 e0       	ldi	r22, 0x00	; 0
    5298:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    529c:	81 e0       	ldi	r24, 0x01	; 1
    529e:	62 e0       	ldi	r22, 0x02	; 2
    52a0:	41 e0       	ldi	r20, 0x01	; 1
    52a2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    52a6:	c8 01       	movw	r24, r16
    52a8:	01 97       	sbiw	r24, 0x01	; 1
    52aa:	f1 f7       	brne	.-4      	; 0x52a8 <LCD_enuSendExtraChar+0x1b4>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    52ac:	81 e0       	ldi	r24, 0x01	; 1
    52ae:	62 e0       	ldi	r22, 0x02	; 2
    52b0:	40 e0       	ldi	r20, 0x00	; 0
    52b2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    52b6:	c8 01       	movw	r24, r16
    52b8:	01 97       	sbiw	r24, 0x01	; 1
    52ba:	f1 f7       	brne	.-4      	; 0x52b8 <LCD_enuSendExtraChar+0x1c4>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    52bc:	81 e0       	ldi	r24, 0x01	; 1
    52be:	60 e0       	ldi	r22, 0x00	; 0
    52c0:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    52c4:	81 e0       	ldi	r24, 0x01	; 1
    52c6:	62 e0       	ldi	r22, 0x02	; 2
    52c8:	41 e0       	ldi	r20, 0x01	; 1
    52ca:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    52ce:	c8 01       	movw	r24, r16
    52d0:	01 97       	sbiw	r24, 0x01	; 1
    52d2:	f1 f7       	brne	.-4      	; 0x52d0 <LCD_enuSendExtraChar+0x1dc>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    52d4:	81 e0       	ldi	r24, 0x01	; 1
    52d6:	62 e0       	ldi	r22, 0x02	; 2
    52d8:	40 e0       	ldi	r20, 0x00	; 0
    52da:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    52de:	c8 01       	movw	r24, r16
    52e0:	01 97       	sbiw	r24, 0x01	; 1
    52e2:	f1 f7       	brne	.-4      	; 0x52e0 <LCD_enuSendExtraChar+0x1ec>
    52e4:	c8 01       	movw	r24, r16
    52e6:	01 97       	sbiw	r24, 0x01	; 1
    52e8:	f1 f7       	brne	.-4      	; 0x52e6 <LCD_enuSendExtraChar+0x1f2>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    52ea:	81 e0       	ldi	r24, 0x01	; 1
    52ec:	60 e0       	ldi	r22, 0x00	; 0
    52ee:	41 e0       	ldi	r20, 0x01	; 1
    52f0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    52f4:	81 e0       	ldi	r24, 0x01	; 1
    52f6:	61 e0       	ldi	r22, 0x01	; 1
    52f8:	40 e0       	ldi	r20, 0x00	; 0
    52fa:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    52fe:	81 e0       	ldi	r24, 0x01	; 1
    5300:	60 e0       	ldi	r22, 0x00	; 0
    5302:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5306:	81 e0       	ldi	r24, 0x01	; 1
    5308:	62 e0       	ldi	r22, 0x02	; 2
    530a:	41 e0       	ldi	r20, 0x01	; 1
    530c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5310:	c8 01       	movw	r24, r16
    5312:	01 97       	sbiw	r24, 0x01	; 1
    5314:	f1 f7       	brne	.-4      	; 0x5312 <LCD_enuSendExtraChar+0x21e>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5316:	81 e0       	ldi	r24, 0x01	; 1
    5318:	62 e0       	ldi	r22, 0x02	; 2
    531a:	40 e0       	ldi	r20, 0x00	; 0
    531c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5320:	c8 01       	movw	r24, r16
    5322:	01 97       	sbiw	r24, 0x01	; 1
    5324:	f1 f7       	brne	.-4      	; 0x5322 <LCD_enuSendExtraChar+0x22e>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    5326:	81 e0       	ldi	r24, 0x01	; 1
    5328:	61 e0       	ldi	r22, 0x01	; 1
    532a:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    532e:	81 e0       	ldi	r24, 0x01	; 1
    5330:	62 e0       	ldi	r22, 0x02	; 2
    5332:	41 e0       	ldi	r20, 0x01	; 1
    5334:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5338:	c8 01       	movw	r24, r16
    533a:	01 97       	sbiw	r24, 0x01	; 1
    533c:	f1 f7       	brne	.-4      	; 0x533a <LCD_enuSendExtraChar+0x246>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    533e:	81 e0       	ldi	r24, 0x01	; 1
    5340:	62 e0       	ldi	r22, 0x02	; 2
    5342:	40 e0       	ldi	r20, 0x00	; 0
    5344:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5348:	c8 01       	movw	r24, r16
    534a:	01 97       	sbiw	r24, 0x01	; 1
    534c:	f1 f7       	brne	.-4      	; 0x534a <LCD_enuSendExtraChar+0x256>
    534e:	c8 01       	movw	r24, r16
    5350:	01 97       	sbiw	r24, 0x01	; 1
    5352:	f1 f7       	brne	.-4      	; 0x5350 <LCD_enuSendExtraChar+0x25c>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    5354:	81 e0       	ldi	r24, 0x01	; 1
    5356:	60 e0       	ldi	r22, 0x00	; 0
    5358:	41 e0       	ldi	r20, 0x01	; 1
    535a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    535e:	81 e0       	ldi	r24, 0x01	; 1
    5360:	61 e0       	ldi	r22, 0x01	; 1
    5362:	40 e0       	ldi	r20, 0x00	; 0
    5364:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    5368:	81 e0       	ldi	r24, 0x01	; 1
    536a:	60 e0       	ldi	r22, 0x00	; 0
    536c:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5370:	81 e0       	ldi	r24, 0x01	; 1
    5372:	62 e0       	ldi	r22, 0x02	; 2
    5374:	41 e0       	ldi	r20, 0x01	; 1
    5376:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    537a:	c8 01       	movw	r24, r16
    537c:	01 97       	sbiw	r24, 0x01	; 1
    537e:	f1 f7       	brne	.-4      	; 0x537c <LCD_enuSendExtraChar+0x288>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5380:	81 e0       	ldi	r24, 0x01	; 1
    5382:	62 e0       	ldi	r22, 0x02	; 2
    5384:	40 e0       	ldi	r20, 0x00	; 0
    5386:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    538a:	c8 01       	movw	r24, r16
    538c:	01 97       	sbiw	r24, 0x01	; 1
    538e:	f1 f7       	brne	.-4      	; 0x538c <LCD_enuSendExtraChar+0x298>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    5390:	81 e0       	ldi	r24, 0x01	; 1
    5392:	62 e0       	ldi	r22, 0x02	; 2
    5394:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5398:	81 e0       	ldi	r24, 0x01	; 1
    539a:	62 e0       	ldi	r22, 0x02	; 2
    539c:	41 e0       	ldi	r20, 0x01	; 1
    539e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    53a2:	c8 01       	movw	r24, r16
    53a4:	01 97       	sbiw	r24, 0x01	; 1
    53a6:	f1 f7       	brne	.-4      	; 0x53a4 <LCD_enuSendExtraChar+0x2b0>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    53a8:	81 e0       	ldi	r24, 0x01	; 1
    53aa:	62 e0       	ldi	r22, 0x02	; 2
    53ac:	40 e0       	ldi	r20, 0x00	; 0
    53ae:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    53b2:	c8 01       	movw	r24, r16
    53b4:	01 97       	sbiw	r24, 0x01	; 1
    53b6:	f1 f7       	brne	.-4      	; 0x53b4 <LCD_enuSendExtraChar+0x2c0>
    53b8:	c8 01       	movw	r24, r16
    53ba:	01 97       	sbiw	r24, 0x01	; 1
    53bc:	f1 f7       	brne	.-4      	; 0x53ba <LCD_enuSendExtraChar+0x2c6>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    53be:	81 e0       	ldi	r24, 0x01	; 1
    53c0:	60 e0       	ldi	r22, 0x00	; 0
    53c2:	41 e0       	ldi	r20, 0x01	; 1
    53c4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    53c8:	81 e0       	ldi	r24, 0x01	; 1
    53ca:	61 e0       	ldi	r22, 0x01	; 1
    53cc:	40 e0       	ldi	r20, 0x00	; 0
    53ce:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    53d2:	81 e0       	ldi	r24, 0x01	; 1
    53d4:	60 e0       	ldi	r22, 0x00	; 0
    53d6:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    53da:	81 e0       	ldi	r24, 0x01	; 1
    53dc:	62 e0       	ldi	r22, 0x02	; 2
    53de:	41 e0       	ldi	r20, 0x01	; 1
    53e0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    53e4:	c8 01       	movw	r24, r16
    53e6:	01 97       	sbiw	r24, 0x01	; 1
    53e8:	f1 f7       	brne	.-4      	; 0x53e6 <LCD_enuSendExtraChar+0x2f2>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    53ea:	81 e0       	ldi	r24, 0x01	; 1
    53ec:	62 e0       	ldi	r22, 0x02	; 2
    53ee:	40 e0       	ldi	r20, 0x00	; 0
    53f0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    53f4:	c8 01       	movw	r24, r16
    53f6:	01 97       	sbiw	r24, 0x01	; 1
    53f8:	f1 f7       	brne	.-4      	; 0x53f6 <LCD_enuSendExtraChar+0x302>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    53fa:	81 e0       	ldi	r24, 0x01	; 1
    53fc:	63 e0       	ldi	r22, 0x03	; 3
    53fe:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5402:	81 e0       	ldi	r24, 0x01	; 1
    5404:	62 e0       	ldi	r22, 0x02	; 2
    5406:	41 e0       	ldi	r20, 0x01	; 1
    5408:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    540c:	c8 01       	movw	r24, r16
    540e:	01 97       	sbiw	r24, 0x01	; 1
    5410:	f1 f7       	brne	.-4      	; 0x540e <LCD_enuSendExtraChar+0x31a>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5412:	81 e0       	ldi	r24, 0x01	; 1
    5414:	62 e0       	ldi	r22, 0x02	; 2
    5416:	40 e0       	ldi	r20, 0x00	; 0
    5418:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    541c:	c8 01       	movw	r24, r16
    541e:	01 97       	sbiw	r24, 0x01	; 1
    5420:	f1 f7       	brne	.-4      	; 0x541e <LCD_enuSendExtraChar+0x32a>
    5422:	c8 01       	movw	r24, r16
    5424:	01 97       	sbiw	r24, 0x01	; 1
    5426:	f1 f7       	brne	.-4      	; 0x5424 <LCD_enuSendExtraChar+0x330>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    5428:	81 e0       	ldi	r24, 0x01	; 1
    542a:	60 e0       	ldi	r22, 0x00	; 0
    542c:	41 e0       	ldi	r20, 0x01	; 1
    542e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    5432:	81 e0       	ldi	r24, 0x01	; 1
    5434:	61 e0       	ldi	r22, 0x01	; 1
    5436:	40 e0       	ldi	r20, 0x00	; 0
    5438:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    543c:	81 e0       	ldi	r24, 0x01	; 1
    543e:	60 e0       	ldi	r22, 0x00	; 0
    5440:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5444:	81 e0       	ldi	r24, 0x01	; 1
    5446:	62 e0       	ldi	r22, 0x02	; 2
    5448:	41 e0       	ldi	r20, 0x01	; 1
    544a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    544e:	c8 01       	movw	r24, r16
    5450:	01 97       	sbiw	r24, 0x01	; 1
    5452:	f1 f7       	brne	.-4      	; 0x5450 <LCD_enuSendExtraChar+0x35c>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5454:	81 e0       	ldi	r24, 0x01	; 1
    5456:	62 e0       	ldi	r22, 0x02	; 2
    5458:	40 e0       	ldi	r20, 0x00	; 0
    545a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    545e:	c8 01       	movw	r24, r16
    5460:	01 97       	sbiw	r24, 0x01	; 1
    5462:	f1 f7       	brne	.-4      	; 0x5460 <LCD_enuSendExtraChar+0x36c>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    5464:	81 e0       	ldi	r24, 0x01	; 1
    5466:	64 e0       	ldi	r22, 0x04	; 4
    5468:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    546c:	81 e0       	ldi	r24, 0x01	; 1
    546e:	62 e0       	ldi	r22, 0x02	; 2
    5470:	41 e0       	ldi	r20, 0x01	; 1
    5472:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5476:	c8 01       	movw	r24, r16
    5478:	01 97       	sbiw	r24, 0x01	; 1
    547a:	f1 f7       	brne	.-4      	; 0x5478 <LCD_enuSendExtraChar+0x384>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    547c:	81 e0       	ldi	r24, 0x01	; 1
    547e:	62 e0       	ldi	r22, 0x02	; 2
    5480:	40 e0       	ldi	r20, 0x00	; 0
    5482:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5486:	c8 01       	movw	r24, r16
    5488:	01 97       	sbiw	r24, 0x01	; 1
    548a:	f1 f7       	brne	.-4      	; 0x5488 <LCD_enuSendExtraChar+0x394>
    548c:	c8 01       	movw	r24, r16
    548e:	01 97       	sbiw	r24, 0x01	; 1
    5490:	f1 f7       	brne	.-4      	; 0x548e <LCD_enuSendExtraChar+0x39a>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    5492:	81 e0       	ldi	r24, 0x01	; 1
    5494:	60 e0       	ldi	r22, 0x00	; 0
    5496:	41 e0       	ldi	r20, 0x01	; 1
    5498:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    549c:	81 e0       	ldi	r24, 0x01	; 1
    549e:	61 e0       	ldi	r22, 0x01	; 1
    54a0:	40 e0       	ldi	r20, 0x00	; 0
    54a2:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    54a6:	81 e0       	ldi	r24, 0x01	; 1
    54a8:	60 e0       	ldi	r22, 0x00	; 0
    54aa:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    54ae:	81 e0       	ldi	r24, 0x01	; 1
    54b0:	62 e0       	ldi	r22, 0x02	; 2
    54b2:	41 e0       	ldi	r20, 0x01	; 1
    54b4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    54b8:	c8 01       	movw	r24, r16
    54ba:	01 97       	sbiw	r24, 0x01	; 1
    54bc:	f1 f7       	brne	.-4      	; 0x54ba <LCD_enuSendExtraChar+0x3c6>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    54be:	81 e0       	ldi	r24, 0x01	; 1
    54c0:	62 e0       	ldi	r22, 0x02	; 2
    54c2:	40 e0       	ldi	r20, 0x00	; 0
    54c4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    54c8:	c8 01       	movw	r24, r16
    54ca:	01 97       	sbiw	r24, 0x01	; 1
    54cc:	f1 f7       	brne	.-4      	; 0x54ca <LCD_enuSendExtraChar+0x3d6>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    54ce:	81 e0       	ldi	r24, 0x01	; 1
    54d0:	65 e0       	ldi	r22, 0x05	; 5
    54d2:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    54d6:	81 e0       	ldi	r24, 0x01	; 1
    54d8:	62 e0       	ldi	r22, 0x02	; 2
    54da:	41 e0       	ldi	r20, 0x01	; 1
    54dc:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    54e0:	c8 01       	movw	r24, r16
    54e2:	01 97       	sbiw	r24, 0x01	; 1
    54e4:	f1 f7       	brne	.-4      	; 0x54e2 <LCD_enuSendExtraChar+0x3ee>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    54e6:	81 e0       	ldi	r24, 0x01	; 1
    54e8:	62 e0       	ldi	r22, 0x02	; 2
    54ea:	40 e0       	ldi	r20, 0x00	; 0
    54ec:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    54f0:	c8 01       	movw	r24, r16
    54f2:	01 97       	sbiw	r24, 0x01	; 1
    54f4:	f1 f7       	brne	.-4      	; 0x54f2 <LCD_enuSendExtraChar+0x3fe>
    54f6:	c8 01       	movw	r24, r16
    54f8:	01 97       	sbiw	r24, 0x01	; 1
    54fa:	f1 f7       	brne	.-4      	; 0x54f8 <LCD_enuSendExtraChar+0x404>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    54fc:	81 e0       	ldi	r24, 0x01	; 1
    54fe:	60 e0       	ldi	r22, 0x00	; 0
    5500:	41 e0       	ldi	r20, 0x01	; 1
    5502:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    5506:	81 e0       	ldi	r24, 0x01	; 1
    5508:	61 e0       	ldi	r22, 0x01	; 1
    550a:	40 e0       	ldi	r20, 0x00	; 0
    550c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    5510:	81 e0       	ldi	r24, 0x01	; 1
    5512:	60 e0       	ldi	r22, 0x00	; 0
    5514:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5518:	81 e0       	ldi	r24, 0x01	; 1
    551a:	62 e0       	ldi	r22, 0x02	; 2
    551c:	41 e0       	ldi	r20, 0x01	; 1
    551e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5522:	c8 01       	movw	r24, r16
    5524:	01 97       	sbiw	r24, 0x01	; 1
    5526:	f1 f7       	brne	.-4      	; 0x5524 <LCD_enuSendExtraChar+0x430>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5528:	81 e0       	ldi	r24, 0x01	; 1
    552a:	62 e0       	ldi	r22, 0x02	; 2
    552c:	40 e0       	ldi	r20, 0x00	; 0
    552e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5532:	c8 01       	movw	r24, r16
    5534:	01 97       	sbiw	r24, 0x01	; 1
    5536:	f1 f7       	brne	.-4      	; 0x5534 <LCD_enuSendExtraChar+0x440>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    5538:	81 e0       	ldi	r24, 0x01	; 1
    553a:	66 e0       	ldi	r22, 0x06	; 6
    553c:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5540:	81 e0       	ldi	r24, 0x01	; 1
    5542:	62 e0       	ldi	r22, 0x02	; 2
    5544:	41 e0       	ldi	r20, 0x01	; 1
    5546:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    554a:	c8 01       	movw	r24, r16
    554c:	01 97       	sbiw	r24, 0x01	; 1
    554e:	f1 f7       	brne	.-4      	; 0x554c <LCD_enuSendExtraChar+0x458>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5550:	81 e0       	ldi	r24, 0x01	; 1
    5552:	62 e0       	ldi	r22, 0x02	; 2
    5554:	40 e0       	ldi	r20, 0x00	; 0
    5556:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    555a:	c8 01       	movw	r24, r16
    555c:	01 97       	sbiw	r24, 0x01	; 1
    555e:	f1 f7       	brne	.-4      	; 0x555c <LCD_enuSendExtraChar+0x468>
    5560:	c8 01       	movw	r24, r16
    5562:	01 97       	sbiw	r24, 0x01	; 1
    5564:	f1 f7       	brne	.-4      	; 0x5562 <LCD_enuSendExtraChar+0x46e>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    5566:	81 e0       	ldi	r24, 0x01	; 1
    5568:	60 e0       	ldi	r22, 0x00	; 0
    556a:	41 e0       	ldi	r20, 0x01	; 1
    556c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    5570:	81 e0       	ldi	r24, 0x01	; 1
    5572:	61 e0       	ldi	r22, 0x01	; 1
    5574:	40 e0       	ldi	r20, 0x00	; 0
    5576:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    557a:	81 e0       	ldi	r24, 0x01	; 1
    557c:	60 e0       	ldi	r22, 0x00	; 0
    557e:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5582:	81 e0       	ldi	r24, 0x01	; 1
    5584:	62 e0       	ldi	r22, 0x02	; 2
    5586:	41 e0       	ldi	r20, 0x01	; 1
    5588:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    558c:	c8 01       	movw	r24, r16
    558e:	01 97       	sbiw	r24, 0x01	; 1
    5590:	f1 f7       	brne	.-4      	; 0x558e <LCD_enuSendExtraChar+0x49a>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5592:	81 e0       	ldi	r24, 0x01	; 1
    5594:	62 e0       	ldi	r22, 0x02	; 2
    5596:	40 e0       	ldi	r20, 0x00	; 0
    5598:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    559c:	c8 01       	movw	r24, r16
    559e:	01 97       	sbiw	r24, 0x01	; 1
    55a0:	f1 f7       	brne	.-4      	; 0x559e <LCD_enuSendExtraChar+0x4aa>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    55a2:	81 e0       	ldi	r24, 0x01	; 1
    55a4:	67 e0       	ldi	r22, 0x07	; 7
    55a6:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    55aa:	81 e0       	ldi	r24, 0x01	; 1
    55ac:	62 e0       	ldi	r22, 0x02	; 2
    55ae:	41 e0       	ldi	r20, 0x01	; 1
    55b0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    55b4:	c8 01       	movw	r24, r16
    55b6:	01 97       	sbiw	r24, 0x01	; 1
    55b8:	f1 f7       	brne	.-4      	; 0x55b6 <LCD_enuSendExtraChar+0x4c2>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    55ba:	81 e0       	ldi	r24, 0x01	; 1
    55bc:	62 e0       	ldi	r22, 0x02	; 2
    55be:	40 e0       	ldi	r20, 0x00	; 0
    55c0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    55c4:	c8 01       	movw	r24, r16
    55c6:	01 97       	sbiw	r24, 0x01	; 1
    55c8:	f1 f7       	brne	.-4      	; 0x55c6 <LCD_enuSendExtraChar+0x4d2>
    55ca:	c8 01       	movw	r24, r16
    55cc:	01 97       	sbiw	r24, 0x01	; 1
    55ce:	f1 f7       	brne	.-4      	; 0x55cc <LCD_enuSendExtraChar+0x4d8>
        LCD_enuSendData(LOC_u8Iterator);
    }
    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    55d0:	81 e0       	ldi	r24, 0x01	; 1
    55d2:	df 91       	pop	r29
    55d4:	cf 91       	pop	r28
    55d6:	1f 91       	pop	r17
    55d8:	0f 91       	pop	r16
    55da:	ff 90       	pop	r15
    55dc:	ef 90       	pop	r14
    55de:	df 90       	pop	r13
    55e0:	cf 90       	pop	r12
    55e2:	08 95       	ret
    ES_t Local_EnuErrorState = ES_NOT_OK;

    u8 LOC_u8data;

    /* In These cases will set at (0,0) ==> if the user enter invalid location */
    if (Copy_u8Row > 2 || Copy_u8Row < 1 || Copy_u8Col > 16 || Copy_u8Col < 1) // check
    55e4:	80 e1       	ldi	r24, 0x10	; 16
    55e6:	8c 15       	cp	r24, r12
    55e8:	08 f4       	brcc	.+2      	; 0x55ec <LCD_enuSendExtraChar+0x4f8>
    55ea:	0d ce       	rjmp	.-998    	; 0x5206 <LCD_enuSendExtraChar+0x112>
    55ec:	cc 20       	and	r12, r12
    55ee:	09 f4       	brne	.+2      	; 0x55f2 <LCD_enuSendExtraChar+0x4fe>
    55f0:	0a ce       	rjmp	.-1004   	; 0x5206 <LCD_enuSendExtraChar+0x112>
    {
        LOC_u8data = lcd_SetCursor; // first location
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

    else if (Copy_u8Row == LCD_ROW_1)
    55f2:	81 e0       	ldi	r24, 0x01	; 1
    55f4:	d8 16       	cp	r13, r24
    55f6:	59 f0       	breq	.+22     	; 0x560e <LCD_enuSendExtraChar+0x51a>
    {

        LOC_u8data = ((lcd_SetCursor) + (Copy_u8Col - 1)); // Row1 -> 0x80+col-1
    }

    else if (Copy_u8Row == LCD_ROW_2)
    55f8:	82 e0       	ldi	r24, 0x02	; 2
    55fa:	d8 16       	cp	r13, r24
    55fc:	19 f0       	breq	.+6      	; 0x5604 <LCD_enuSendExtraChar+0x510>
    55fe:	ff 24       	eor	r15, r15
    5600:	10 e0       	ldi	r17, 0x00	; 0
    5602:	04 ce       	rjmp	.-1016   	; 0x520c <LCD_enuSendExtraChar+0x118>
    {

        LOC_u8data = ((lcd_SetCursor) + (64) + (Copy_u8Col - 1)); // Row2 -> 0xc0+col-1
    5604:	bf eb       	ldi	r27, 0xBF	; 191
    5606:	fb 2e       	mov	r15, r27
    5608:	fc 0c       	add	r15, r12
    560a:	1c e0       	ldi	r17, 0x0C	; 12
    560c:	ff cd       	rjmp	.-1026   	; 0x520c <LCD_enuSendExtraChar+0x118>
    }

    else if (Copy_u8Row == LCD_ROW_1)
    {

        LOC_u8data = ((lcd_SetCursor) + (Copy_u8Col - 1)); // Row1 -> 0x80+col-1
    560e:	1f e7       	ldi	r17, 0x7F	; 127
    5610:	f1 2e       	mov	r15, r17
    5612:	fc 0c       	add	r15, r12
    5614:	18 e0       	ldi	r17, 0x08	; 8
    5616:	fa cd       	rjmp	.-1036   	; 0x520c <LCD_enuSendExtraChar+0x118>

00005618 <LCD_enuSendNumber>:

    return Local_EnuErrorState;
}

ES_t LCD_enuSendNumber(s64 Copy_s64Number)
{
    5618:	2f 92       	push	r2
    561a:	3f 92       	push	r3
    561c:	4f 92       	push	r4
    561e:	5f 92       	push	r5
    5620:	6f 92       	push	r6
    5622:	7f 92       	push	r7
    5624:	8f 92       	push	r8
    5626:	9f 92       	push	r9
    5628:	af 92       	push	r10
    562a:	bf 92       	push	r11
    562c:	cf 92       	push	r12
    562e:	df 92       	push	r13
    5630:	ef 92       	push	r14
    5632:	ff 92       	push	r15
    5634:	0f 93       	push	r16
    5636:	1f 93       	push	r17
    5638:	df 93       	push	r29
    563a:	cf 93       	push	r28
    563c:	cd b7       	in	r28, 0x3d	; 61
    563e:	de b7       	in	r29, 0x3e	; 62
    5640:	2a 97       	sbiw	r28, 0x0a	; 10
    5642:	0f b6       	in	r0, 0x3f	; 63
    5644:	f8 94       	cli
    5646:	de bf       	out	0x3e, r29	; 62
    5648:	0f be       	out	0x3f, r0	; 63
    564a:	cd bf       	out	0x3d, r28	; 61
    564c:	2b 83       	std	Y+3, r18	; 0x03
    564e:	3c 83       	std	Y+4, r19	; 0x04
    5650:	4d 83       	std	Y+5, r20	; 0x05
    5652:	5e 83       	std	Y+6, r21	; 0x06
    5654:	6f 83       	std	Y+7, r22	; 0x07
    5656:	78 87       	std	Y+8, r23	; 0x08
    5658:	89 87       	std	Y+9, r24	; 0x09
    565a:	9a 87       	std	Y+10, r25	; 0x0a
    ES_t Local_EnuErrorState = ES_NOT_OK;
    u64 LOC_s64Reversed = 1;

    if (Copy_s64Number == 0)
    565c:	82 2f       	mov	r24, r18
    565e:	83 2b       	or	r24, r19
    5660:	84 2b       	or	r24, r20
    5662:	85 2b       	or	r24, r21
    5664:	86 2b       	or	r24, r22
    5666:	87 2b       	or	r24, r23
    5668:	49 85       	ldd	r20, Y+9	; 0x09
    566a:	84 2b       	or	r24, r20
    566c:	89 2b       	or	r24, r25
    566e:	09 f4       	brne	.+2      	; 0x5672 <LCD_enuSendNumber+0x5a>
    5670:	88 c1       	rjmp	.+784    	; 0x5982 <LCD_enuSendNumber+0x36a>
        LCD_enuSendData('0');
    }

    else
    {
        if(Copy_s64Number<0){
    5672:	97 fd       	sbrc	r25, 7
    5674:	ec c1       	rjmp	.+984    	; 0x5a4e <LCD_enuSendNumber+0x436>
    5676:	99 24       	eor	r9, r9
    5678:	93 94       	inc	r9
    567a:	88 24       	eor	r8, r8
    567c:	55 24       	eor	r5, r5
    567e:	22 24       	eor	r2, r2
    5680:	33 24       	eor	r3, r3
    5682:	44 24       	eor	r4, r4
    5684:	66 24       	eor	r6, r6
    5686:	77 24       	eor	r7, r7
        }

        while (Copy_s64Number != 0)
        {

            LOC_s64Reversed = (LOC_s64Reversed * 10) + (Copy_s64Number % 10);
    5688:	29 2d       	mov	r18, r9
    568a:	38 2d       	mov	r19, r8
    568c:	45 2d       	mov	r20, r5
    568e:	52 2d       	mov	r21, r2
    5690:	63 2d       	mov	r22, r3
    5692:	74 2d       	mov	r23, r4
    5694:	c3 01       	movw	r24, r6
    5696:	01 e0       	ldi	r16, 0x01	; 1
    5698:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    569c:	12 2f       	mov	r17, r18
    569e:	f3 2e       	mov	r15, r19
    56a0:	e4 2e       	mov	r14, r20
    56a2:	d5 2e       	mov	r13, r21
    56a4:	c6 2e       	mov	r12, r22
    56a6:	b7 2e       	mov	r11, r23
    56a8:	a8 2e       	mov	r10, r24
    56aa:	79 2e       	mov	r7, r25
    56ac:	02 e0       	ldi	r16, 0x02	; 2
    56ae:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    56b2:	82 2e       	mov	r8, r18
    56b4:	81 0e       	add	r8, r17
    56b6:	e1 e0       	ldi	r30, 0x01	; 1
    56b8:	81 16       	cp	r8, r17
    56ba:	08 f0       	brcs	.+2      	; 0x56be <LCD_enuSendNumber+0xa6>
    56bc:	e0 e0       	ldi	r30, 0x00	; 0
    56be:	3f 0d       	add	r19, r15
    56c0:	21 e0       	ldi	r18, 0x01	; 1
    56c2:	3f 15       	cp	r19, r15
    56c4:	08 f0       	brcs	.+2      	; 0x56c8 <LCD_enuSendNumber+0xb0>
    56c6:	20 e0       	ldi	r18, 0x00	; 0
    56c8:	6e 2e       	mov	r6, r30
    56ca:	63 0e       	add	r6, r19
    56cc:	e1 e0       	ldi	r30, 0x01	; 1
    56ce:	63 16       	cp	r6, r19
    56d0:	08 f0       	brcs	.+2      	; 0x56d4 <LCD_enuSendNumber+0xbc>
    56d2:	e0 e0       	ldi	r30, 0x00	; 0
    56d4:	2e 2b       	or	r18, r30
    56d6:	4e 0d       	add	r20, r14
    56d8:	31 e0       	ldi	r19, 0x01	; 1
    56da:	4e 15       	cp	r20, r14
    56dc:	08 f0       	brcs	.+2      	; 0x56e0 <LCD_enuSendNumber+0xc8>
    56de:	30 e0       	ldi	r19, 0x00	; 0
    56e0:	52 2e       	mov	r5, r18
    56e2:	54 0e       	add	r5, r20
    56e4:	21 e0       	ldi	r18, 0x01	; 1
    56e6:	54 16       	cp	r5, r20
    56e8:	08 f0       	brcs	.+2      	; 0x56ec <LCD_enuSendNumber+0xd4>
    56ea:	20 e0       	ldi	r18, 0x00	; 0
    56ec:	32 2b       	or	r19, r18
    56ee:	5d 0d       	add	r21, r13
    56f0:	21 e0       	ldi	r18, 0x01	; 1
    56f2:	5d 15       	cp	r21, r13
    56f4:	08 f0       	brcs	.+2      	; 0x56f8 <LCD_enuSendNumber+0xe0>
    56f6:	20 e0       	ldi	r18, 0x00	; 0
    56f8:	43 2e       	mov	r4, r19
    56fa:	45 0e       	add	r4, r21
    56fc:	31 e0       	ldi	r19, 0x01	; 1
    56fe:	45 16       	cp	r4, r21
    5700:	08 f0       	brcs	.+2      	; 0x5704 <LCD_enuSendNumber+0xec>
    5702:	30 e0       	ldi	r19, 0x00	; 0
    5704:	23 2b       	or	r18, r19
    5706:	6c 0d       	add	r22, r12
    5708:	31 e0       	ldi	r19, 0x01	; 1
    570a:	6c 15       	cp	r22, r12
    570c:	08 f0       	brcs	.+2      	; 0x5710 <LCD_enuSendNumber+0xf8>
    570e:	30 e0       	ldi	r19, 0x00	; 0
    5710:	32 2e       	mov	r3, r18
    5712:	36 0e       	add	r3, r22
    5714:	21 e0       	ldi	r18, 0x01	; 1
    5716:	36 16       	cp	r3, r22
    5718:	08 f0       	brcs	.+2      	; 0x571c <LCD_enuSendNumber+0x104>
    571a:	20 e0       	ldi	r18, 0x00	; 0
    571c:	32 2b       	or	r19, r18
    571e:	7b 0d       	add	r23, r11
    5720:	21 e0       	ldi	r18, 0x01	; 1
    5722:	7b 15       	cp	r23, r11
    5724:	08 f0       	brcs	.+2      	; 0x5728 <LCD_enuSendNumber+0x110>
    5726:	20 e0       	ldi	r18, 0x00	; 0
    5728:	23 2e       	mov	r2, r19
    572a:	27 0e       	add	r2, r23
    572c:	31 e0       	ldi	r19, 0x01	; 1
    572e:	27 16       	cp	r2, r23
    5730:	08 f0       	brcs	.+2      	; 0x5734 <LCD_enuSendNumber+0x11c>
    5732:	30 e0       	ldi	r19, 0x00	; 0
    5734:	23 2b       	or	r18, r19
    5736:	8a 0d       	add	r24, r10
    5738:	31 e0       	ldi	r19, 0x01	; 1
    573a:	8a 15       	cp	r24, r10
    573c:	08 f0       	brcs	.+2      	; 0x5740 <LCD_enuSendNumber+0x128>
    573e:	30 e0       	ldi	r19, 0x00	; 0
    5740:	28 0f       	add	r18, r24
    5742:	29 83       	std	Y+1, r18	; 0x01
    5744:	21 e0       	ldi	r18, 0x01	; 1
    5746:	a9 81       	ldd	r26, Y+1	; 0x01
    5748:	a8 17       	cp	r26, r24
    574a:	08 f0       	brcs	.+2      	; 0x574e <LCD_enuSendNumber+0x136>
    574c:	20 e0       	ldi	r18, 0x00	; 0
    574e:	93 2e       	mov	r9, r19
    5750:	92 2a       	or	r9, r18
    5752:	97 0d       	add	r25, r7
    5754:	99 0e       	add	r9, r25
    5756:	2b 81       	ldd	r18, Y+3	; 0x03
    5758:	3c 81       	ldd	r19, Y+4	; 0x04
    575a:	4d 81       	ldd	r20, Y+5	; 0x05
    575c:	5e 81       	ldd	r21, Y+6	; 0x06
    575e:	6f 81       	ldd	r22, Y+7	; 0x07
    5760:	78 85       	ldd	r23, Y+8	; 0x08
    5762:	89 85       	ldd	r24, Y+9	; 0x09
    5764:	9a 85       	ldd	r25, Y+10	; 0x0a
    5766:	aa e0       	ldi	r26, 0x0A	; 10
    5768:	aa 2e       	mov	r10, r26
    576a:	bb 24       	eor	r11, r11
    576c:	cc 24       	eor	r12, r12
    576e:	dd 24       	eor	r13, r13
    5770:	ee 24       	eor	r14, r14
    5772:	ff 24       	eor	r15, r15
    5774:	00 e0       	ldi	r16, 0x00	; 0
    5776:	10 e0       	ldi	r17, 0x00	; 0
    5778:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__moddi3>
    577c:	12 2f       	mov	r17, r18
    577e:	18 0d       	add	r17, r8
    5780:	f1 e0       	ldi	r31, 0x01	; 1
    5782:	12 17       	cp	r17, r18
    5784:	08 f0       	brcs	.+2      	; 0x5788 <LCD_enuSendNumber+0x170>
    5786:	f0 e0       	ldi	r31, 0x00	; 0
    5788:	23 2f       	mov	r18, r19
    578a:	26 0d       	add	r18, r6
    578c:	e1 e0       	ldi	r30, 0x01	; 1
    578e:	23 17       	cp	r18, r19
    5790:	08 f0       	brcs	.+2      	; 0x5794 <LCD_enuSendNumber+0x17c>
    5792:	e0 e0       	ldi	r30, 0x00	; 0
    5794:	0f 2f       	mov	r16, r31
    5796:	02 0f       	add	r16, r18
    5798:	31 e0       	ldi	r19, 0x01	; 1
    579a:	02 17       	cp	r16, r18
    579c:	08 f0       	brcs	.+2      	; 0x57a0 <LCD_enuSendNumber+0x188>
    579e:	30 e0       	ldi	r19, 0x00	; 0
    57a0:	e3 2b       	or	r30, r19
    57a2:	24 2f       	mov	r18, r20
    57a4:	25 0d       	add	r18, r5
    57a6:	31 e0       	ldi	r19, 0x01	; 1
    57a8:	24 17       	cp	r18, r20
    57aa:	08 f0       	brcs	.+2      	; 0x57ae <LCD_enuSendNumber+0x196>
    57ac:	30 e0       	ldi	r19, 0x00	; 0
    57ae:	fe 2f       	mov	r31, r30
    57b0:	f2 0f       	add	r31, r18
    57b2:	41 e0       	ldi	r20, 0x01	; 1
    57b4:	f2 17       	cp	r31, r18
    57b6:	08 f0       	brcs	.+2      	; 0x57ba <LCD_enuSendNumber+0x1a2>
    57b8:	40 e0       	ldi	r20, 0x00	; 0
    57ba:	34 2b       	or	r19, r20
    57bc:	25 2f       	mov	r18, r21
    57be:	24 0d       	add	r18, r4
    57c0:	41 e0       	ldi	r20, 0x01	; 1
    57c2:	25 17       	cp	r18, r21
    57c4:	08 f0       	brcs	.+2      	; 0x57c8 <LCD_enuSendNumber+0x1b0>
    57c6:	40 e0       	ldi	r20, 0x00	; 0
    57c8:	e3 2f       	mov	r30, r19
    57ca:	e2 0f       	add	r30, r18
    57cc:	31 e0       	ldi	r19, 0x01	; 1
    57ce:	e2 17       	cp	r30, r18
    57d0:	08 f0       	brcs	.+2      	; 0x57d4 <LCD_enuSendNumber+0x1bc>
    57d2:	30 e0       	ldi	r19, 0x00	; 0
    57d4:	43 2b       	or	r20, r19
    57d6:	26 2f       	mov	r18, r22
    57d8:	23 0d       	add	r18, r3
    57da:	31 e0       	ldi	r19, 0x01	; 1
    57dc:	26 17       	cp	r18, r22
    57de:	08 f0       	brcs	.+2      	; 0x57e2 <LCD_enuSendNumber+0x1ca>
    57e0:	30 e0       	ldi	r19, 0x00	; 0
    57e2:	64 2f       	mov	r22, r20
    57e4:	62 0f       	add	r22, r18
    57e6:	41 e0       	ldi	r20, 0x01	; 1
    57e8:	62 17       	cp	r22, r18
    57ea:	08 f0       	brcs	.+2      	; 0x57ee <LCD_enuSendNumber+0x1d6>
    57ec:	40 e0       	ldi	r20, 0x00	; 0
    57ee:	34 2b       	or	r19, r20
    57f0:	27 2f       	mov	r18, r23
    57f2:	22 0d       	add	r18, r2
    57f4:	41 e0       	ldi	r20, 0x01	; 1
    57f6:	27 17       	cp	r18, r23
    57f8:	08 f0       	brcs	.+2      	; 0x57fc <LCD_enuSendNumber+0x1e4>
    57fa:	40 e0       	ldi	r20, 0x00	; 0
    57fc:	53 2f       	mov	r21, r19
    57fe:	52 0f       	add	r21, r18
    5800:	31 e0       	ldi	r19, 0x01	; 1
    5802:	52 17       	cp	r21, r18
    5804:	08 f0       	brcs	.+2      	; 0x5808 <LCD_enuSendNumber+0x1f0>
    5806:	30 e0       	ldi	r19, 0x00	; 0
    5808:	43 2b       	or	r20, r19
    580a:	29 81       	ldd	r18, Y+1	; 0x01
    580c:	28 0f       	add	r18, r24
    580e:	31 e0       	ldi	r19, 0x01	; 1
    5810:	28 17       	cp	r18, r24
    5812:	08 f0       	brcs	.+2      	; 0x5816 <LCD_enuSendNumber+0x1fe>
    5814:	30 e0       	ldi	r19, 0x00	; 0
    5816:	42 0f       	add	r20, r18
    5818:	81 e0       	ldi	r24, 0x01	; 1
    581a:	42 17       	cp	r20, r18
    581c:	08 f0       	brcs	.+2      	; 0x5820 <LCD_enuSendNumber+0x208>
    581e:	80 e0       	ldi	r24, 0x00	; 0
    5820:	38 2b       	or	r19, r24
    5822:	99 0e       	add	r9, r25
    5824:	b3 2f       	mov	r27, r19
    5826:	b9 0d       	add	r27, r9
    5828:	ba 83       	std	Y+2, r27	; 0x02
    582a:	48 01       	movw	r8, r16
    582c:	5f 2e       	mov	r5, r31
    582e:	2e 2e       	mov	r2, r30
    5830:	36 2e       	mov	r3, r22
    5832:	45 2e       	mov	r4, r21
    5834:	64 2e       	mov	r6, r20
    5836:	7b 2e       	mov	r7, r27
            Copy_s64Number /= 10;
    5838:	2b 81       	ldd	r18, Y+3	; 0x03
    583a:	3c 81       	ldd	r19, Y+4	; 0x04
    583c:	4d 81       	ldd	r20, Y+5	; 0x05
    583e:	5e 81       	ldd	r21, Y+6	; 0x06
    5840:	6f 81       	ldd	r22, Y+7	; 0x07
    5842:	78 85       	ldd	r23, Y+8	; 0x08
    5844:	89 85       	ldd	r24, Y+9	; 0x09
    5846:	9a 85       	ldd	r25, Y+10	; 0x0a
    5848:	fa e0       	ldi	r31, 0x0A	; 10
    584a:	af 2e       	mov	r10, r31
    584c:	bb 24       	eor	r11, r11
    584e:	cc 24       	eor	r12, r12
    5850:	dd 24       	eor	r13, r13
    5852:	ee 24       	eor	r14, r14
    5854:	ff 24       	eor	r15, r15
    5856:	00 e0       	ldi	r16, 0x00	; 0
    5858:	10 e0       	ldi	r17, 0x00	; 0
    585a:	0e 94 c8 00 	call	0x190	; 0x190 <__divdi3>
    585e:	2b 83       	std	Y+3, r18	; 0x03
    5860:	3c 83       	std	Y+4, r19	; 0x04
    5862:	4d 83       	std	Y+5, r20	; 0x05
    5864:	5e 83       	std	Y+6, r21	; 0x06
    5866:	6f 83       	std	Y+7, r22	; 0x07
    5868:	78 87       	std	Y+8, r23	; 0x08
    586a:	89 87       	std	Y+9, r24	; 0x09
    586c:	9a 87       	std	Y+10, r25	; 0x0a
        if(Copy_s64Number<0){
            Copy_s64Number*=-1;
            LCD_enuSendData('-');
        }

        while (Copy_s64Number != 0)
    586e:	82 2f       	mov	r24, r18
    5870:	83 2b       	or	r24, r19
    5872:	84 2b       	or	r24, r20
    5874:	85 2b       	or	r24, r21
    5876:	86 2b       	or	r24, r22
    5878:	87 2b       	or	r24, r23
    587a:	e9 85       	ldd	r30, Y+9	; 0x09
    587c:	8e 2b       	or	r24, r30
    587e:	89 2b       	or	r24, r25
    5880:	09 f0       	breq	.+2      	; 0x5884 <LCD_enuSendNumber+0x26c>
    5882:	02 cf       	rjmp	.-508    	; 0x5688 <LCD_enuSendNumber+0x70>
        {

            LOC_s64Reversed = (LOC_s64Reversed * 10) + (Copy_s64Number % 10);
            Copy_s64Number /= 10;
        }
        while (LOC_s64Reversed != 1)
    5884:	f1 e0       	ldi	r31, 0x01	; 1
    5886:	9f 16       	cp	r9, r31
    5888:	09 f4       	brne	.+2      	; 0x588c <LCD_enuSendNumber+0x274>
    588a:	cc c0       	rjmp	.+408    	; 0x5a24 <LCD_enuSendNumber+0x40c>
        {

            LCD_enuSendData((LOC_s64Reversed % 10) + 48);
    588c:	29 2d       	mov	r18, r9
    588e:	38 2d       	mov	r19, r8
    5890:	45 2d       	mov	r20, r5
    5892:	52 2d       	mov	r21, r2
    5894:	63 2d       	mov	r22, r3
    5896:	74 2d       	mov	r23, r4
    5898:	c3 01       	movw	r24, r6
    589a:	ea e0       	ldi	r30, 0x0A	; 10
    589c:	ae 2e       	mov	r10, r30
    589e:	bb 24       	eor	r11, r11
    58a0:	cc 24       	eor	r12, r12
    58a2:	dd 24       	eor	r13, r13
    58a4:	ee 24       	eor	r14, r14
    58a6:	ff 24       	eor	r15, r15
    58a8:	00 e0       	ldi	r16, 0x00	; 0
    58aa:	10 e0       	ldi	r17, 0x00	; 0
    58ac:	0e 94 a2 17 	call	0x2f44	; 0x2f44 <__umoddi3>
    58b0:	12 2f       	mov	r17, r18
    58b2:	10 5d       	subi	r17, 0xD0	; 208
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    58b4:	81 e0       	ldi	r24, 0x01	; 1
    58b6:	60 e0       	ldi	r22, 0x00	; 0
    58b8:	41 e0       	ldi	r20, 0x01	; 1
    58ba:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    58be:	81 e0       	ldi	r24, 0x01	; 1
    58c0:	61 e0       	ldi	r22, 0x01	; 1
    58c2:	40 e0       	ldi	r20, 0x00	; 0
    58c4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    58c8:	61 2f       	mov	r22, r17
    58ca:	62 95       	swap	r22
    58cc:	6f 70       	andi	r22, 0x0F	; 15
    58ce:	81 e0       	ldi	r24, 0x01	; 1
    58d0:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    58d4:	81 e0       	ldi	r24, 0x01	; 1
    58d6:	62 e0       	ldi	r22, 0x02	; 2
    58d8:	41 e0       	ldi	r20, 0x01	; 1
    58da:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    58de:	80 ed       	ldi	r24, 0xD0	; 208
    58e0:	97 e0       	ldi	r25, 0x07	; 7
    58e2:	01 97       	sbiw	r24, 0x01	; 1
    58e4:	f1 f7       	brne	.-4      	; 0x58e2 <LCD_enuSendNumber+0x2ca>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    58e6:	81 e0       	ldi	r24, 0x01	; 1
    58e8:	62 e0       	ldi	r22, 0x02	; 2
    58ea:	40 e0       	ldi	r20, 0x00	; 0
    58ec:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    58f0:	80 ed       	ldi	r24, 0xD0	; 208
    58f2:	97 e0       	ldi	r25, 0x07	; 7
    58f4:	01 97       	sbiw	r24, 0x01	; 1
    58f6:	f1 f7       	brne	.-4      	; 0x58f4 <LCD_enuSendNumber+0x2dc>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    58f8:	81 e0       	ldi	r24, 0x01	; 1
    58fa:	61 2f       	mov	r22, r17
    58fc:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5900:	81 e0       	ldi	r24, 0x01	; 1
    5902:	62 e0       	ldi	r22, 0x02	; 2
    5904:	41 e0       	ldi	r20, 0x01	; 1
    5906:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    590a:	80 ed       	ldi	r24, 0xD0	; 208
    590c:	97 e0       	ldi	r25, 0x07	; 7
    590e:	01 97       	sbiw	r24, 0x01	; 1
    5910:	f1 f7       	brne	.-4      	; 0x590e <LCD_enuSendNumber+0x2f6>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5912:	81 e0       	ldi	r24, 0x01	; 1
    5914:	62 e0       	ldi	r22, 0x02	; 2
    5916:	40 e0       	ldi	r20, 0x00	; 0
    5918:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    591c:	80 ed       	ldi	r24, 0xD0	; 208
    591e:	97 e0       	ldi	r25, 0x07	; 7
    5920:	01 97       	sbiw	r24, 0x01	; 1
    5922:	f1 f7       	brne	.-4      	; 0x5920 <LCD_enuSendNumber+0x308>
    5924:	80 ed       	ldi	r24, 0xD0	; 208
    5926:	97 e0       	ldi	r25, 0x07	; 7
    5928:	01 97       	sbiw	r24, 0x01	; 1
    592a:	f1 f7       	brne	.-4      	; 0x5928 <LCD_enuSendNumber+0x310>
        }
        while (LOC_s64Reversed != 1)
        {

            LCD_enuSendData((LOC_s64Reversed % 10) + 48);
            LOC_s64Reversed /= 10;
    592c:	29 2d       	mov	r18, r9
    592e:	38 2d       	mov	r19, r8
    5930:	45 2d       	mov	r20, r5
    5932:	52 2d       	mov	r21, r2
    5934:	63 2d       	mov	r22, r3
    5936:	74 2d       	mov	r23, r4
    5938:	c3 01       	movw	r24, r6
    593a:	10 e0       	ldi	r17, 0x00	; 0
    593c:	0e 94 2d 11 	call	0x225a	; 0x225a <__udivdi3>
    5940:	92 2e       	mov	r9, r18
    5942:	83 2e       	mov	r8, r19
    5944:	54 2e       	mov	r5, r20
    5946:	25 2e       	mov	r2, r21
    5948:	36 2e       	mov	r3, r22
    594a:	47 2e       	mov	r4, r23
    594c:	3c 01       	movw	r6, r24
        {

            LOC_s64Reversed = (LOC_s64Reversed * 10) + (Copy_s64Number % 10);
            Copy_s64Number /= 10;
        }
        while (LOC_s64Reversed != 1)
    594e:	41 e0       	ldi	r20, 0x01	; 1
    5950:	94 16       	cp	r9, r20
    5952:	09 f0       	breq	.+2      	; 0x5956 <LCD_enuSendNumber+0x33e>
    5954:	9b cf       	rjmp	.-202    	; 0x588c <LCD_enuSendNumber+0x274>
    5956:	88 20       	and	r8, r8
    5958:	09 f0       	breq	.+2      	; 0x595c <LCD_enuSendNumber+0x344>
    595a:	98 cf       	rjmp	.-208    	; 0x588c <LCD_enuSendNumber+0x274>
    595c:	55 20       	and	r5, r5
    595e:	09 f0       	breq	.+2      	; 0x5962 <LCD_enuSendNumber+0x34a>
    5960:	95 cf       	rjmp	.-214    	; 0x588c <LCD_enuSendNumber+0x274>
    5962:	22 20       	and	r2, r2
    5964:	09 f0       	breq	.+2      	; 0x5968 <LCD_enuSendNumber+0x350>
    5966:	92 cf       	rjmp	.-220    	; 0x588c <LCD_enuSendNumber+0x274>
    5968:	33 20       	and	r3, r3
    596a:	09 f0       	breq	.+2      	; 0x596e <LCD_enuSendNumber+0x356>
    596c:	8f cf       	rjmp	.-226    	; 0x588c <LCD_enuSendNumber+0x274>
    596e:	44 20       	and	r4, r4
    5970:	09 f0       	breq	.+2      	; 0x5974 <LCD_enuSendNumber+0x35c>
    5972:	8c cf       	rjmp	.-232    	; 0x588c <LCD_enuSendNumber+0x274>
    5974:	66 20       	and	r6, r6
    5976:	09 f0       	breq	.+2      	; 0x597a <LCD_enuSendNumber+0x362>
    5978:	89 cf       	rjmp	.-238    	; 0x588c <LCD_enuSendNumber+0x274>
    597a:	99 23       	and	r25, r25
    597c:	09 f0       	breq	.+2      	; 0x5980 <LCD_enuSendNumber+0x368>
    597e:	86 cf       	rjmp	.-244    	; 0x588c <LCD_enuSendNumber+0x274>
    5980:	37 c0       	rjmp	.+110    	; 0x59f0 <LCD_enuSendNumber+0x3d8>
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    5982:	81 e0       	ldi	r24, 0x01	; 1
    5984:	60 e0       	ldi	r22, 0x00	; 0
    5986:	41 e0       	ldi	r20, 0x01	; 1
    5988:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    598c:	81 e0       	ldi	r24, 0x01	; 1
    598e:	61 e0       	ldi	r22, 0x01	; 1
    5990:	40 e0       	ldi	r20, 0x00	; 0
    5992:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    5996:	81 e0       	ldi	r24, 0x01	; 1
    5998:	63 e0       	ldi	r22, 0x03	; 3
    599a:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    599e:	81 e0       	ldi	r24, 0x01	; 1
    59a0:	62 e0       	ldi	r22, 0x02	; 2
    59a2:	41 e0       	ldi	r20, 0x01	; 1
    59a4:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    59a8:	00 ed       	ldi	r16, 0xD0	; 208
    59aa:	17 e0       	ldi	r17, 0x07	; 7
    59ac:	c8 01       	movw	r24, r16
    59ae:	01 97       	sbiw	r24, 0x01	; 1
    59b0:	f1 f7       	brne	.-4      	; 0x59ae <LCD_enuSendNumber+0x396>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    59b2:	81 e0       	ldi	r24, 0x01	; 1
    59b4:	62 e0       	ldi	r22, 0x02	; 2
    59b6:	40 e0       	ldi	r20, 0x00	; 0
    59b8:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    59bc:	c8 01       	movw	r24, r16
    59be:	01 97       	sbiw	r24, 0x01	; 1
    59c0:	f1 f7       	brne	.-4      	; 0x59be <LCD_enuSendNumber+0x3a6>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    59c2:	81 e0       	ldi	r24, 0x01	; 1
    59c4:	60 e3       	ldi	r22, 0x30	; 48
    59c6:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    59ca:	81 e0       	ldi	r24, 0x01	; 1
    59cc:	62 e0       	ldi	r22, 0x02	; 2
    59ce:	41 e0       	ldi	r20, 0x01	; 1
    59d0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    59d4:	c8 01       	movw	r24, r16
    59d6:	01 97       	sbiw	r24, 0x01	; 1
    59d8:	f1 f7       	brne	.-4      	; 0x59d6 <LCD_enuSendNumber+0x3be>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    59da:	81 e0       	ldi	r24, 0x01	; 1
    59dc:	62 e0       	ldi	r22, 0x02	; 2
    59de:	40 e0       	ldi	r20, 0x00	; 0
    59e0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    59e4:	c8 01       	movw	r24, r16
    59e6:	01 97       	sbiw	r24, 0x01	; 1
    59e8:	f1 f7       	brne	.-4      	; 0x59e6 <LCD_enuSendNumber+0x3ce>
    59ea:	c8 01       	movw	r24, r16
    59ec:	01 97       	sbiw	r24, 0x01	; 1
    59ee:	f1 f7       	brne	.-4      	; 0x59ec <LCD_enuSendNumber+0x3d4>
    }

    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    59f0:	81 e0       	ldi	r24, 0x01	; 1
    59f2:	2a 96       	adiw	r28, 0x0a	; 10
    59f4:	0f b6       	in	r0, 0x3f	; 63
    59f6:	f8 94       	cli
    59f8:	de bf       	out	0x3e, r29	; 62
    59fa:	0f be       	out	0x3f, r0	; 63
    59fc:	cd bf       	out	0x3d, r28	; 61
    59fe:	cf 91       	pop	r28
    5a00:	df 91       	pop	r29
    5a02:	1f 91       	pop	r17
    5a04:	0f 91       	pop	r16
    5a06:	ff 90       	pop	r15
    5a08:	ef 90       	pop	r14
    5a0a:	df 90       	pop	r13
    5a0c:	cf 90       	pop	r12
    5a0e:	bf 90       	pop	r11
    5a10:	af 90       	pop	r10
    5a12:	9f 90       	pop	r9
    5a14:	8f 90       	pop	r8
    5a16:	7f 90       	pop	r7
    5a18:	6f 90       	pop	r6
    5a1a:	5f 90       	pop	r5
    5a1c:	4f 90       	pop	r4
    5a1e:	3f 90       	pop	r3
    5a20:	2f 90       	pop	r2
    5a22:	08 95       	ret
        {

            LOC_s64Reversed = (LOC_s64Reversed * 10) + (Copy_s64Number % 10);
            Copy_s64Number /= 10;
        }
        while (LOC_s64Reversed != 1)
    5a24:	88 20       	and	r8, r8
    5a26:	09 f0       	breq	.+2      	; 0x5a2a <LCD_enuSendNumber+0x412>
    5a28:	31 cf       	rjmp	.-414    	; 0x588c <LCD_enuSendNumber+0x274>
    5a2a:	55 20       	and	r5, r5
    5a2c:	09 f0       	breq	.+2      	; 0x5a30 <LCD_enuSendNumber+0x418>
    5a2e:	2e cf       	rjmp	.-420    	; 0x588c <LCD_enuSendNumber+0x274>
    5a30:	22 20       	and	r2, r2
    5a32:	09 f0       	breq	.+2      	; 0x5a36 <LCD_enuSendNumber+0x41e>
    5a34:	2b cf       	rjmp	.-426    	; 0x588c <LCD_enuSendNumber+0x274>
    5a36:	33 20       	and	r3, r3
    5a38:	09 f0       	breq	.+2      	; 0x5a3c <LCD_enuSendNumber+0x424>
    5a3a:	28 cf       	rjmp	.-432    	; 0x588c <LCD_enuSendNumber+0x274>
    5a3c:	44 20       	and	r4, r4
    5a3e:	09 f0       	breq	.+2      	; 0x5a42 <LCD_enuSendNumber+0x42a>
    5a40:	25 cf       	rjmp	.-438    	; 0x588c <LCD_enuSendNumber+0x274>
    5a42:	66 20       	and	r6, r6
    5a44:	09 f0       	breq	.+2      	; 0x5a48 <LCD_enuSendNumber+0x430>
    5a46:	22 cf       	rjmp	.-444    	; 0x588c <LCD_enuSendNumber+0x274>
    5a48:	77 20       	and	r7, r7
    5a4a:	91 f2       	breq	.-92     	; 0x59f0 <LCD_enuSendNumber+0x3d8>
    5a4c:	1f cf       	rjmp	.-450    	; 0x588c <LCD_enuSendNumber+0x274>
    }

    else
    {
        if(Copy_s64Number<0){
            Copy_s64Number*=-1;
    5a4e:	2b 81       	ldd	r18, Y+3	; 0x03
    5a50:	21 95       	neg	r18
    5a52:	41 e0       	ldi	r20, 0x01	; 1
    5a54:	12 16       	cp	r1, r18
    5a56:	08 f0       	brcs	.+2      	; 0x5a5a <LCD_enuSendNumber+0x442>
    5a58:	40 e0       	ldi	r20, 0x00	; 0
    5a5a:	3c 81       	ldd	r19, Y+4	; 0x04
    5a5c:	31 95       	neg	r19
    5a5e:	91 e0       	ldi	r25, 0x01	; 1
    5a60:	13 16       	cp	r1, r19
    5a62:	08 f0       	brcs	.+2      	; 0x5a66 <LCD_enuSendNumber+0x44e>
    5a64:	90 e0       	ldi	r25, 0x00	; 0
    5a66:	f3 2e       	mov	r15, r19
    5a68:	f4 1a       	sub	r15, r20
    5a6a:	41 e0       	ldi	r20, 0x01	; 1
    5a6c:	3f 15       	cp	r19, r15
    5a6e:	08 f0       	brcs	.+2      	; 0x5a72 <LCD_enuSendNumber+0x45a>
    5a70:	40 e0       	ldi	r20, 0x00	; 0
    5a72:	94 2b       	or	r25, r20
    5a74:	4d 81       	ldd	r20, Y+5	; 0x05
    5a76:	41 95       	neg	r20
    5a78:	61 e0       	ldi	r22, 0x01	; 1
    5a7a:	14 16       	cp	r1, r20
    5a7c:	08 f0       	brcs	.+2      	; 0x5a80 <LCD_enuSendNumber+0x468>
    5a7e:	60 e0       	ldi	r22, 0x00	; 0
    5a80:	04 2f       	mov	r16, r20
    5a82:	09 1b       	sub	r16, r25
    5a84:	91 e0       	ldi	r25, 0x01	; 1
    5a86:	40 17       	cp	r20, r16
    5a88:	08 f0       	brcs	.+2      	; 0x5a8c <LCD_enuSendNumber+0x474>
    5a8a:	90 e0       	ldi	r25, 0x00	; 0
    5a8c:	69 2b       	or	r22, r25
    5a8e:	5e 81       	ldd	r21, Y+6	; 0x06
    5a90:	51 95       	neg	r21
    5a92:	91 e0       	ldi	r25, 0x01	; 1
    5a94:	15 16       	cp	r1, r21
    5a96:	08 f0       	brcs	.+2      	; 0x5a9a <LCD_enuSendNumber+0x482>
    5a98:	90 e0       	ldi	r25, 0x00	; 0
    5a9a:	15 2f       	mov	r17, r21
    5a9c:	16 1b       	sub	r17, r22
    5a9e:	61 e0       	ldi	r22, 0x01	; 1
    5aa0:	51 17       	cp	r21, r17
    5aa2:	08 f0       	brcs	.+2      	; 0x5aa6 <LCD_enuSendNumber+0x48e>
    5aa4:	60 e0       	ldi	r22, 0x00	; 0
    5aa6:	96 2b       	or	r25, r22
    5aa8:	6f 81       	ldd	r22, Y+7	; 0x07
    5aaa:	61 95       	neg	r22
    5aac:	e1 e0       	ldi	r30, 0x01	; 1
    5aae:	16 16       	cp	r1, r22
    5ab0:	08 f0       	brcs	.+2      	; 0x5ab4 <LCD_enuSendNumber+0x49c>
    5ab2:	e0 e0       	ldi	r30, 0x00	; 0
    5ab4:	e6 2e       	mov	r14, r22
    5ab6:	e9 1a       	sub	r14, r25
    5ab8:	91 e0       	ldi	r25, 0x01	; 1
    5aba:	6e 15       	cp	r22, r14
    5abc:	08 f0       	brcs	.+2      	; 0x5ac0 <LCD_enuSendNumber+0x4a8>
    5abe:	90 e0       	ldi	r25, 0x00	; 0
    5ac0:	e9 2b       	or	r30, r25
    5ac2:	78 85       	ldd	r23, Y+8	; 0x08
    5ac4:	71 95       	neg	r23
    5ac6:	91 e0       	ldi	r25, 0x01	; 1
    5ac8:	17 16       	cp	r1, r23
    5aca:	08 f0       	brcs	.+2      	; 0x5ace <LCD_enuSendNumber+0x4b6>
    5acc:	90 e0       	ldi	r25, 0x00	; 0
    5ace:	d7 2e       	mov	r13, r23
    5ad0:	de 1a       	sub	r13, r30
    5ad2:	e1 e0       	ldi	r30, 0x01	; 1
    5ad4:	7d 15       	cp	r23, r13
    5ad6:	08 f0       	brcs	.+2      	; 0x5ada <LCD_enuSendNumber+0x4c2>
    5ad8:	e0 e0       	ldi	r30, 0x00	; 0
    5ada:	9e 2b       	or	r25, r30
    5adc:	89 85       	ldd	r24, Y+9	; 0x09
    5ade:	81 95       	neg	r24
    5ae0:	e1 e0       	ldi	r30, 0x01	; 1
    5ae2:	18 16       	cp	r1, r24
    5ae4:	08 f0       	brcs	.+2      	; 0x5ae8 <LCD_enuSendNumber+0x4d0>
    5ae6:	e0 e0       	ldi	r30, 0x00	; 0
    5ae8:	f8 2f       	mov	r31, r24
    5aea:	f9 1b       	sub	r31, r25
    5aec:	91 e0       	ldi	r25, 0x01	; 1
    5aee:	8f 17       	cp	r24, r31
    5af0:	08 f0       	brcs	.+2      	; 0x5af4 <LCD_enuSendNumber+0x4dc>
    5af2:	90 e0       	ldi	r25, 0x00	; 0
    5af4:	e9 2b       	or	r30, r25
    5af6:	9a 85       	ldd	r25, Y+10	; 0x0a
    5af8:	91 95       	neg	r25
    5afa:	2b 83       	std	Y+3, r18	; 0x03
    5afc:	fc 82       	std	Y+4, r15	; 0x04
    5afe:	0d 83       	std	Y+5, r16	; 0x05
    5b00:	1e 83       	std	Y+6, r17	; 0x06
    5b02:	ef 82       	std	Y+7, r14	; 0x07
    5b04:	d8 86       	std	Y+8, r13	; 0x08
    5b06:	f9 87       	std	Y+9, r31	; 0x09
    5b08:	9e 1b       	sub	r25, r30
    5b0a:	9a 87       	std	Y+10, r25	; 0x0a
    LCD_voidSendFallingEdge();

//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
#elif LCD_MODE == 4

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    5b0c:	81 e0       	ldi	r24, 0x01	; 1
    5b0e:	60 e0       	ldi	r22, 0x00	; 0
    5b10:	41 e0       	ldi	r20, 0x01	; 1
    5b12:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    5b16:	81 e0       	ldi	r24, 0x01	; 1
    5b18:	61 e0       	ldi	r22, 0x01	; 1
    5b1a:	40 e0       	ldi	r20, 0x00	; 0
    5b1c:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    5b20:	81 e0       	ldi	r24, 0x01	; 1
    5b22:	62 e0       	ldi	r22, 0x02	; 2
    5b24:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5b28:	81 e0       	ldi	r24, 0x01	; 1
    5b2a:	62 e0       	ldi	r22, 0x02	; 2
    5b2c:	41 e0       	ldi	r20, 0x01	; 1
    5b2e:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5b32:	00 ed       	ldi	r16, 0xD0	; 208
    5b34:	17 e0       	ldi	r17, 0x07	; 7
    5b36:	c8 01       	movw	r24, r16
    5b38:	01 97       	sbiw	r24, 0x01	; 1
    5b3a:	f1 f7       	brne	.-4      	; 0x5b38 <LCD_enuSendNumber+0x520>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5b3c:	81 e0       	ldi	r24, 0x01	; 1
    5b3e:	62 e0       	ldi	r22, 0x02	; 2
    5b40:	40 e0       	ldi	r20, 0x00	; 0
    5b42:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5b46:	c8 01       	movw	r24, r16
    5b48:	01 97       	sbiw	r24, 0x01	; 1
    5b4a:	f1 f7       	brne	.-4      	; 0x5b48 <LCD_enuSendNumber+0x530>

    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RS, DIO_u8HIGH);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_RW, DIO_u8LOW);
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data >> 4); // send the most 4 bits of data to high nibbles
    LCD_voidSendFallingEdge();
    DIO_Enu_WriteHighNibbles(LCD_DATA_PORT, Copy_u8Data); // send the least 4 bits of data to high nibbles
    5b4c:	81 e0       	ldi	r24, 0x01	; 1
    5b4e:	6d e2       	ldi	r22, 0x2D	; 45
    5b50:	0e 94 0f 33 	call	0x661e	; 0x661e <DIO_Enu_WriteHighNibbles>
    return Local_EnuErrorState;
}

static void LCD_voidSendFallingEdge(void)
{
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8HIGH);
    5b54:	81 e0       	ldi	r24, 0x01	; 1
    5b56:	62 e0       	ldi	r22, 0x02	; 2
    5b58:	41 e0       	ldi	r20, 0x01	; 1
    5b5a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5b5e:	c8 01       	movw	r24, r16
    5b60:	01 97       	sbiw	r24, 0x01	; 1
    5b62:	f1 f7       	brne	.-4      	; 0x5b60 <LCD_enuSendNumber+0x548>
    _delay_ms(1);
    DIO_Enu_SetPinValue(LCD_CONTROL_PORT, LCD_EN, DIO_u8LOW);
    5b64:	81 e0       	ldi	r24, 0x01	; 1
    5b66:	62 e0       	ldi	r22, 0x02	; 2
    5b68:	40 e0       	ldi	r20, 0x00	; 0
    5b6a:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <DIO_Enu_SetPinValue>
    5b6e:	c8 01       	movw	r24, r16
    5b70:	01 97       	sbiw	r24, 0x01	; 1
    5b72:	f1 f7       	brne	.-4      	; 0x5b70 <LCD_enuSendNumber+0x558>
    5b74:	c8 01       	movw	r24, r16
    5b76:	01 97       	sbiw	r24, 0x01	; 1
    5b78:	f1 f7       	brne	.-4      	; 0x5b76 <LCD_enuSendNumber+0x55e>
    5b7a:	7d cd       	rjmp	.-1286   	; 0x5676 <LCD_enuSendNumber+0x5e>

00005b7c <TIMER0_voidInit>:
{
	/*Set Configurable Modes*/
		#if TIMER0_WAVEFORM_GENERATION_MODE == TIMER_NORMAL_MODE

			/*Initialize Waveform Generation Mode as Normal Mode*/
			CLR_BIT(TCCR0 , TCCR0_WGM00) ;
    5b7c:	83 b7       	in	r24, 0x33	; 51
    5b7e:	8f 7b       	andi	r24, 0xBF	; 191
    5b80:	83 bf       	out	0x33, r24	; 51
			CLR_BIT(TCCR0 , TCCR0_WGM01) ;
    5b82:	83 b7       	in	r24, 0x33	; 51
    5b84:	87 7f       	andi	r24, 0xF7	; 247
    5b86:	83 bf       	out	0x33, r24	; 51

			/*Set the Required Preload Value*/
			TCNT0 = TIMER0_PRELOAD_VAL ;
    5b88:	12 be       	out	0x32, r1	; 50

			/*Timer0 Overflow Interrupt Enable*/
			#if TIMER0_OVERFLOW_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TOIE0) ;
			#elif TIMER0_OVERFLOW_INTERRUPT == ENABLE
				SET_BIT(TIMSK , TIMSK_TOIE0) ;
    5b8a:	89 b7       	in	r24, 0x39	; 57
    5b8c:	81 60       	ori	r24, 0x01	; 1
    5b8e:	89 bf       	out	0x39, r24	; 57
			#error "Wrong TIMER0_WAVEFORM_GENERATION_MODE Config"

		#endif

	/*Set the Required Prescaler*/
	TCCR0 &= TIMER_PRESCALER_MASK ;
    5b90:	83 b7       	in	r24, 0x33	; 51
    5b92:	88 7f       	andi	r24, 0xF8	; 248
    5b94:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= TIMER0_PRESCALER ;
    5b96:	83 b7       	in	r24, 0x33	; 51
    5b98:	82 60       	ori	r24, 0x02	; 2
    5b9a:	83 bf       	out	0x33, r24	; 51
}
    5b9c:	08 95       	ret

00005b9e <TIMER1_voidInit>:
	/*Set Configurable Modes*/

		#if TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_NORMAL_MODE

			/*Set Waveform generation mode as Normal mode */
			CLR_BIT(TCCR1A,TCCR1A_WGM10);
    5b9e:	8f b5       	in	r24, 0x2f	; 47
    5ba0:	8e 7f       	andi	r24, 0xFE	; 254
    5ba2:	8f bd       	out	0x2f, r24	; 47
			CLR_BIT(TCCR1A,TCCR1A_WGM11);
    5ba4:	8f b5       	in	r24, 0x2f	; 47
    5ba6:	8d 7f       	andi	r24, 0xFD	; 253
    5ba8:	8f bd       	out	0x2f, r24	; 47
			CLR_BIT(TCCR1B,TCCR1B_WGM12);
    5baa:	8e b5       	in	r24, 0x2e	; 46
    5bac:	87 7f       	andi	r24, 0xF7	; 247
    5bae:	8e bd       	out	0x2e, r24	; 46
			CLR_BIT(TCCR1B,TCCR1B_WGM13);
    5bb0:	8e b5       	in	r24, 0x2e	; 46
    5bb2:	8f 7e       	andi	r24, 0xEF	; 239
    5bb4:	8e bd       	out	0x2e, r24	; 46

			/*Set the require Preload Value*/
			TCNT1 = TIMER1_PRELOAD_VAL ;
    5bb6:	1d bc       	out	0x2d, r1	; 45
    5bb8:	1c bc       	out	0x2c, r1	; 44

			/*Timer1 Overflow Interrupt Enable*/
			#if TIMER1_OVERFLOW_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TOIE1) ;
			#elif TIMER1_OVERFLOW_INTERRUPT == ENABLE
				SET_BIT(TIMSK , TIMSK_TOIE1) ;
    5bba:	89 b7       	in	r24, 0x39	; 57
    5bbc:	84 60       	ori	r24, 0x04	; 4
    5bbe:	89 bf       	out	0x39, r24	; 57
		#else
			#error "Wrong TIMER1_WAVEFORM_GENERATION_MODE Config"
		#endif

	/*Set the Required Prescaler*/
	TCCR1B &= TIMER_PRESCALER_MASK ;
    5bc0:	8e b5       	in	r24, 0x2e	; 46
    5bc2:	88 7f       	andi	r24, 0xF8	; 248
    5bc4:	8e bd       	out	0x2e, r24	; 46
	TCCR1B |= TIMER1_PRESCALER ;
    5bc6:	8e b5       	in	r24, 0x2e	; 46
    5bc8:	82 60       	ori	r24, 0x02	; 2
    5bca:	8e bd       	out	0x2e, r24	; 46


}
    5bcc:	08 95       	ret

00005bce <TIMER2_voidInit>:
			OCR2 = TIMER2_CTC_VAL ;

		#elif TIMER2_WAVEFORM_GENERATION_MODE == TIMER_CTC_MODE

			/*Initialize Waveform Generation Mode as CTC Mode*/
			CLR_BIT(TCCR2 , TCCR2_WGM20) ;
    5bce:	85 b5       	in	r24, 0x25	; 37
    5bd0:	8f 7b       	andi	r24, 0xBF	; 191
    5bd2:	85 bd       	out	0x25, r24	; 37
			SET_BIT(TCCR2 , TCCR2_WGM21) ;
    5bd4:	85 b5       	in	r24, 0x25	; 37
    5bd6:	88 60       	ori	r24, 0x08	; 8
    5bd8:	85 bd       	out	0x25, r24	; 37

			/*Set the Required CTC Value*/
			OCR2 = TIMER2_CTC_VAL ;
    5bda:	8a ef       	ldi	r24, 0xFA	; 250
    5bdc:	83 bd       	out	0x23, r24	; 35
            /*Set OCR2 mode*/
            #if TIMER2_OC2_MODE == TIMER_OC_DISCONNECTED
            CLR_BIT(TCCR2 , TCCR2_COM20) ;
    5bde:	85 b5       	in	r24, 0x25	; 37
    5be0:	8f 7e       	andi	r24, 0xEF	; 239
    5be2:	85 bd       	out	0x25, r24	; 37
            CLR_BIT(TCCR2 , TCCR2_COM21) ;
    5be4:	85 b5       	in	r24, 0x25	; 37
    5be6:	8f 7d       	andi	r24, 0xDF	; 223
    5be8:	85 bd       	out	0x25, r24	; 37
            #endif
			/*Timer2 Compare Match Interrupt Enable*/
			#if TIMER2_CTC_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_OCIE2) ;
			#elif TIMER2_CTC_INTERRUPT == ENABLE
				SET_BIT(TIMSK , TIMSK_OCIE2) ;
    5bea:	89 b7       	in	r24, 0x39	; 57
    5bec:	80 68       	ori	r24, 0x80	; 128
    5bee:	89 bf       	out	0x39, r24	; 57
			#error "Wrong TIMER2_WAVEFORM_GENERATION_MODE Config"

		#endif

	/*Set the Required Prescaler*/
	TCCR2 &= TIMER_PRESCALER_MASK ;
    5bf0:	85 b5       	in	r24, 0x25	; 37
    5bf2:	88 7f       	andi	r24, 0xF8	; 248
    5bf4:	85 bd       	out	0x25, r24	; 37
	TCCR2 |= TIMER2_PRESCALER ;
    5bf6:	85 b5       	in	r24, 0x25	; 37
    5bf8:	82 60       	ori	r24, 0x02	; 2
    5bfa:	85 bd       	out	0x25, r24	; 37
}
    5bfc:	08 95       	ret

00005bfe <TIMER0_voidSetPreload>:

/*******************************************************************************************************************/
void TIMER0_voidSetPreload (u8 Copy_u8Preload)
{
	TCNT0 = Copy_u8Preload ;
    5bfe:	82 bf       	out	0x32, r24	; 50
}
    5c00:	08 95       	ret

00005c02 <TIMER1_voidSetPreload>:

void TIMER1_voidSetPreload (u16 Copy_u16Preload)
{
	TCNT1 = Copy_u16Preload ;
    5c02:	9d bd       	out	0x2d, r25	; 45
    5c04:	8c bd       	out	0x2c, r24	; 44
}
    5c06:	08 95       	ret

00005c08 <TIMER2_voidSetPreload>:


void TIMER2_voidSetPreload (u8 Copy_u8Preload)
{
	TCNT2 = Copy_u8Preload ;
    5c08:	84 bd       	out	0x24, r24	; 36
}
    5c0a:	08 95       	ret

00005c0c <TIMER0_voidSetCTC>:

void TIMER0_voidSetCTC (u8 Copy_u8CTC)
{
	OCR0 = Copy_u8CTC ;
    5c0c:	8c bf       	out	0x3c, r24	; 60
}
    5c0e:	08 95       	ret

00005c10 <TIMER1_voidSetCTCA>:

void TIMER1_voidSetCTCA (u16 Copy_u16CTCA)//ton
{
	OCR1A = Copy_u16CTCA ;
    5c10:	9b bd       	out	0x2b, r25	; 43
    5c12:	8a bd       	out	0x2a, r24	; 42
}
    5c14:	08 95       	ret

00005c16 <TIMER1_voidSetCTCB>:

void TIMER1_voidSetCTCB (u16 Copy_u16CTCB)
{
	OCR1B = Copy_u16CTCB ;
    5c16:	99 bd       	out	0x29, r25	; 41
    5c18:	88 bd       	out	0x28, r24	; 40
}
    5c1a:	08 95       	ret

00005c1c <TIMER2_voidSetCTC>:

void TIMER2_voidSetCTC (u8 Copy_u8CTC)
{
	OCR2 = Copy_u8CTC ;
    5c1c:	83 bd       	out	0x23, r24	; 35
}
    5c1e:	08 95       	ret

00005c20 <TIMER1_voidSetICR1>:

void TIMER1_voidSetICR1 (u16 Copy_u16ICR1)//period
{
	ICR1 = Copy_u16ICR1 ;
    5c20:	97 bd       	out	0x27, r25	; 39
    5c22:	86 bd       	out	0x26, r24	; 38
}
    5c24:	08 95       	ret

00005c26 <TIMER0_u8GetTimerCounterValue>:

u8 TIMER0_u8GetTimerCounterValue (void)
{
	return TCNT0 ;
    5c26:	82 b7       	in	r24, 0x32	; 50
}
    5c28:	08 95       	ret

00005c2a <TIMER1_u16GetTimerCounterValue>:

u16 TIMER1_u16GetTimerCounterValue (void)
{
	return TCNT1 ;
    5c2a:	2c b5       	in	r18, 0x2c	; 44
    5c2c:	3d b5       	in	r19, 0x2d	; 45
}
    5c2e:	c9 01       	movw	r24, r18
    5c30:	08 95       	ret

00005c32 <TIMER2_u8GetTimerCounterValue>:

u8 TIMER2_u8GetTimerCounterValue (void)
{
	return TCNT2 ;
    5c32:	84 b5       	in	r24, 0x24	; 36
}
    5c34:	08 95       	ret

00005c36 <GET_PERSCALER_SELECT>:
	prescaler=1024;
#endif

#endif
return prescaler;
}
    5c36:	88 e0       	ldi	r24, 0x08	; 8
    5c38:	08 95       	ret

00005c3a <TIMER_voidSetPWM>:
#endif
}

void TIMER_voidSetPWM(u16 Copy_u16CompareValue)
{
	OCR1A = Copy_u16CompareValue;
    5c3a:	9b bd       	out	0x2b, r25	; 43
    5c3c:	8a bd       	out	0x2a, r24	; 42
}
    5c3e:	08 95       	ret

00005c40 <TIMER_voidICUInitEnable>:
*/
void TIMER_voidICUInitEnable(void)
{
	/* Set trigger source as rising edge Initially  */
	#if (TIMER_u8_ICP_INIT_STATE == TIMER_u8_ICP_RAISING_EDGE)
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    5c40:	8e b5       	in	r24, 0x2e	; 46
    5c42:	80 64       	ori	r24, 0x40	; 64
    5c44:	8e bd       	out	0x2e, r24	; 46
	#elif(TIMER_u8_ICP_INIT_STATE == TIMER_u8_ICP_FALLING_EDGE)
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
	#endif

	/* Enable Interrupt of ICU */
	SET_BIT(TIMSK,TIMSK_TICIE1);
    5c46:	89 b7       	in	r24, 0x39	; 57
    5c48:	80 62       	ori	r24, 0x20	; 32
    5c4a:	89 bf       	out	0x39, r24	; 57
}
    5c4c:	08 95       	ret

00005c4e <TIMER_voidICUSetTriggerEdge>:
ES_t TIMER_voidICUSetTriggerEdge(u8 Copy_u8Edge)
{
	ES_t Local_u8ErrorStatus = ES_OK ;

	/* Change The trigger source as Rising edge or Falling edge */
	if (Copy_u8Edge == TIMER_u8_ICP_RAISING_EDGE)
    5c4e:	81 30       	cpi	r24, 0x01	; 1
    5c50:	49 f0       	breq	.+18     	; 0x5c64 <TIMER_voidICUSetTriggerEdge+0x16>
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
	}
	else if(Copy_u8Edge == TIMER_u8_ICP_FALLING_EDGE)
    5c52:	88 23       	and	r24, r24
    5c54:	29 f4       	brne	.+10     	; 0x5c60 <TIMER_voidICUSetTriggerEdge+0x12>
	{
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
    5c56:	8e b5       	in	r24, 0x2e	; 46
    5c58:	8f 7b       	andi	r24, 0xBF	; 191
    5c5a:	8e bd       	out	0x2e, r24	; 46
    5c5c:	81 e0       	ldi	r24, 0x01	; 1
	{
		Local_u8ErrorStatus = ES_NOT_OK ;
	}
	return Local_u8ErrorStatus;

}
    5c5e:	08 95       	ret
	/* Change The trigger source as Rising edge or Falling edge */
	if (Copy_u8Edge == TIMER_u8_ICP_RAISING_EDGE)
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
	}
	else if(Copy_u8Edge == TIMER_u8_ICP_FALLING_EDGE)
    5c60:	80 e0       	ldi	r24, 0x00	; 0
    5c62:	08 95       	ret
	ES_t Local_u8ErrorStatus = ES_OK ;

	/* Change The trigger source as Rising edge or Falling edge */
	if (Copy_u8Edge == TIMER_u8_ICP_RAISING_EDGE)
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    5c64:	8e b5       	in	r24, 0x2e	; 46
    5c66:	80 64       	ori	r24, 0x40	; 64
    5c68:	8e bd       	out	0x2e, r24	; 46
    5c6a:	81 e0       	ldi	r24, 0x01	; 1
    5c6c:	08 95       	ret

00005c6e <TIMER_voidICUEnableInterrupt>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidICUEnableInterrupt(void)
{
	SET_BIT(TIMSK,TIMSK_TICIE1);
    5c6e:	89 b7       	in	r24, 0x39	; 57
    5c70:	80 62       	ori	r24, 0x20	; 32
    5c72:	89 bf       	out	0x39, r24	; 57
}
    5c74:	08 95       	ret

00005c76 <TIMER_voidICUDisableInterrupt>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidICUDisableInterrupt(void)
{
	CLR_BIT(TIMSK,TIMSK_TICIE1);
    5c76:	89 b7       	in	r24, 0x39	; 57
    5c78:	8f 7d       	andi	r24, 0xDF	; 223
    5c7a:	89 bf       	out	0x39, r24	; 57
}
    5c7c:	08 95       	ret

00005c7e <Timer0_OV_InterruptEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------
void Timer0_OV_InterruptEnable(void)
{
	SET_BIT(TIMSK,TIMSK_TOIE0);
    5c7e:	89 b7       	in	r24, 0x39	; 57
    5c80:	81 60       	ori	r24, 0x01	; 1
    5c82:	89 bf       	out	0x39, r24	; 57
}
    5c84:	08 95       	ret

00005c86 <Timer0_OV_InterruptDisable>:
void Timer0_OV_InterruptDisable(void)
{
	CLR_BIT(TIMSK,TIMSK_TOIE0);
    5c86:	89 b7       	in	r24, 0x39	; 57
    5c88:	8e 7f       	andi	r24, 0xFE	; 254
    5c8a:	89 bf       	out	0x39, r24	; 57
}
    5c8c:	08 95       	ret

00005c8e <Timer0_OC_InterruptEnable>:
void Timer0_OC_InterruptEnable(void)
{
	SET_BIT(TIMSK,TIMSK_OCIE0);
    5c8e:	89 b7       	in	r24, 0x39	; 57
    5c90:	82 60       	ori	r24, 0x02	; 2
    5c92:	89 bf       	out	0x39, r24	; 57
}
    5c94:	08 95       	ret

00005c96 <Timer0_OC_InterruptDisable>:

void Timer0_OC_InterruptDisable(void)
{
	CLR_BIT(TIMSK,TIMSK_OCIE0);
    5c96:	89 b7       	in	r24, 0x39	; 57
    5c98:	8d 7f       	andi	r24, 0xFD	; 253
    5c9a:	89 bf       	out	0x39, r24	; 57
}
    5c9c:	08 95       	ret

00005c9e <Timer1_OVF_InterruptEnable>:

void Timer1_OVF_InterruptEnable(void)
{
	SET_BIT(TIMSK,TIMSK_TOIE1);
    5c9e:	89 b7       	in	r24, 0x39	; 57
    5ca0:	84 60       	ori	r24, 0x04	; 4
    5ca2:	89 bf       	out	0x39, r24	; 57
}
    5ca4:	08 95       	ret

00005ca6 <Timer1_OVF_InterruptDisable>:
void Timer1_OVF_InterruptDisable(void)
{
	CLR_BIT(TIMSK,TIMSK_TOIE1);
    5ca6:	89 b7       	in	r24, 0x39	; 57
    5ca8:	8b 7f       	andi	r24, 0xFB	; 251
    5caa:	89 bf       	out	0x39, r24	; 57
}
    5cac:	08 95       	ret

00005cae <Timer1_OCA_InterruptEnable>:
void Timer1_OCA_InterruptEnable(void)
{
	SET_BIT(TIMSK,TIMSK_OCIE1A);
    5cae:	89 b7       	in	r24, 0x39	; 57
    5cb0:	80 61       	ori	r24, 0x10	; 16
    5cb2:	89 bf       	out	0x39, r24	; 57
}
    5cb4:	08 95       	ret

00005cb6 <Timer1_OCA_InterruptDisable>:
void Timer1_OCA_InterruptDisable(void)
{
	CLR_BIT(TIMSK,TIMSK_OCIE1A);
    5cb6:	89 b7       	in	r24, 0x39	; 57
    5cb8:	8f 7e       	andi	r24, 0xEF	; 239
    5cba:	89 bf       	out	0x39, r24	; 57
}
    5cbc:	08 95       	ret

00005cbe <Timer1_OCB_InterruptEnable>:
void Timer1_OCB_InterruptEnable(void)
{
	SET_BIT(TIMSK,TIMSK_OCIE1B);
    5cbe:	89 b7       	in	r24, 0x39	; 57
    5cc0:	88 60       	ori	r24, 0x08	; 8
    5cc2:	89 bf       	out	0x39, r24	; 57
}
    5cc4:	08 95       	ret

00005cc6 <Timer1_OCB_InterruptDisable>:
void Timer1_OCB_InterruptDisable(void)
{
	CLR_BIT(TIMSK,TIMSK_OCIE1B);
    5cc6:	89 b7       	in	r24, 0x39	; 57
    5cc8:	87 7f       	andi	r24, 0xF7	; 247
    5cca:	89 bf       	out	0x39, r24	; 57
}
    5ccc:	08 95       	ret

00005cce <Timer2_OV_InterruptEnable>:

void Timer2_OV_InterruptEnable(void)
{
	SET_BIT(TIMSK,TIMSK_TOIE2);
    5cce:	89 b7       	in	r24, 0x39	; 57
    5cd0:	80 64       	ori	r24, 0x40	; 64
    5cd2:	89 bf       	out	0x39, r24	; 57
}
    5cd4:	08 95       	ret

00005cd6 <Timer2_OV_InterruptDisable>:
void Timer2_OV_InterruptDisable(void)
{
	CLR_BIT(TIMSK,TIMSK_TOIE2);
    5cd6:	89 b7       	in	r24, 0x39	; 57
    5cd8:	8f 7b       	andi	r24, 0xBF	; 191
    5cda:	89 bf       	out	0x39, r24	; 57
}
    5cdc:	08 95       	ret

00005cde <Timer2_OC_InterruptEnable>:
void Timer2_OC_InterruptEnable(void)
{
	SET_BIT(TIMSK,TIMSK_OCIE2);
    5cde:	89 b7       	in	r24, 0x39	; 57
    5ce0:	80 68       	ori	r24, 0x80	; 128
    5ce2:	89 bf       	out	0x39, r24	; 57
}
    5ce4:	08 95       	ret

00005ce6 <Timer2_OC_InterruptDisable>:

void Timer2_OC_InterruptDisable(void)
{
	CLR_BIT(TIMSK,TIMSK_OCIE2);
    5ce6:	89 b7       	in	r24, 0x39	; 57
    5ce8:	8f 77       	andi	r24, 0x7F	; 127
    5cea:	89 bf       	out	0x39, r24	; 57
}
    5cec:	08 95       	ret

00005cee <TIMER_u16GetICR>:



u16 TIMER_u16GetICR(void)
{
	return ICR1;
    5cee:	26 b5       	in	r18, 0x26	; 38
    5cf0:	37 b5       	in	r19, 0x27	; 39
}
    5cf2:	c9 01       	movw	r24, r18
    5cf4:	08 95       	ret

00005cf6 <TIMER_voidWDTSleep>:

/* Hint : prebuild config  */
void TIMER_voidWDTSleep(void)
{
	/* CLear The Prescaler bits  */
	WDTCR &= WDT_PS_MASKING ;
    5cf6:	81 b5       	in	r24, 0x21	; 33
    5cf8:	88 7f       	andi	r24, 0xF8	; 248
    5cfa:	81 bd       	out	0x21, r24	; 33
	/* Set The required prescaller */
	WDTCR |= WDT_PRESCALER ;
    5cfc:	81 b5       	in	r24, 0x21	; 33
    5cfe:	86 60       	ori	r24, 0x06	; 6
    5d00:	81 bd       	out	0x21, r24	; 33
}
    5d02:	08 95       	ret

00005d04 <TIMER_voidWDTEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidWDTEnable (void)
{
	SET_BIT (WDTCR , WDTCR_WDE);
    5d04:	81 b5       	in	r24, 0x21	; 33
    5d06:	88 60       	ori	r24, 0x08	; 8
    5d08:	81 bd       	out	0x21, r24	; 33
}
    5d0a:	08 95       	ret

00005d0c <TIMER_voidWDTDisable>:
//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidWDTDisable (void)
{
	/* Set Bit 3&4 at the same CLK cycle  */
	WDTCR |= 0b00011000 ;
    5d0c:	81 b5       	in	r24, 0x21	; 33
    5d0e:	88 61       	ori	r24, 0x18	; 24
    5d10:	81 bd       	out	0x21, r24	; 33
	/* WDTCR_WDE = 0 */
	/* I don't care for any value in this Reg Cuz I want to Disable */
	WDTCR = 0 ;
    5d12:	11 bc       	out	0x21, r1	; 33
}
    5d14:	08 95       	ret

00005d16 <TIMER_u8SetCallBack>:

ES_t TIMER_u8SetCallBack(void (*Copy_pvCallBackFunc)(void) , u8 Copy_u8VectorID)
{
	ES_t Local_u8ErrorState = ES_OK ;

	if (Copy_pvCallBackFunc != NULL)
    5d16:	00 97       	sbiw	r24, 0x00	; 0
    5d18:	51 f0       	breq	.+20     	; 0x5d2e <TIMER_u8SetCallBack+0x18>
	{
		TIMERS_pvCallBackFunc[Copy_u8VectorID] = Copy_pvCallBackFunc ;
    5d1a:	e6 2f       	mov	r30, r22
    5d1c:	f0 e0       	ldi	r31, 0x00	; 0
    5d1e:	ee 0f       	add	r30, r30
    5d20:	ff 1f       	adc	r31, r31
    5d22:	e4 55       	subi	r30, 0x54	; 84
    5d24:	fe 4f       	sbci	r31, 0xFE	; 254
    5d26:	91 83       	std	Z+1, r25	; 0x01
    5d28:	80 83       	st	Z, r24
    5d2a:	81 e0       	ldi	r24, 0x01	; 1
	{
		Local_u8ErrorState = ES_NULL_POINTER ;
	}

	return Local_u8ErrorState ;
}
    5d2c:	08 95       	ret

ES_t TIMER_u8SetCallBack(void (*Copy_pvCallBackFunc)(void) , u8 Copy_u8VectorID)
{
	ES_t Local_u8ErrorState = ES_OK ;

	if (Copy_pvCallBackFunc != NULL)
    5d2e:	82 e0       	ldi	r24, 0x02	; 2
    5d30:	08 95       	ret

00005d32 <__vector_11>:
}

/*TIMER0 Normal Mode ISR*/
void __vector_11 (void)		__attribute__((signal)) ;
void __vector_11 (void)
{
    5d32:	1f 92       	push	r1
    5d34:	0f 92       	push	r0
    5d36:	0f b6       	in	r0, 0x3f	; 63
    5d38:	0f 92       	push	r0
    5d3a:	11 24       	eor	r1, r1
    5d3c:	2f 93       	push	r18
    5d3e:	3f 93       	push	r19
    5d40:	4f 93       	push	r20
    5d42:	5f 93       	push	r21
    5d44:	6f 93       	push	r22
    5d46:	7f 93       	push	r23
    5d48:	8f 93       	push	r24
    5d4a:	9f 93       	push	r25
    5d4c:	af 93       	push	r26
    5d4e:	bf 93       	push	r27
    5d50:	ef 93       	push	r30
    5d52:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER0_OVF_VECTOR_ID] != NULL)
    5d54:	e0 91 c2 01 	lds	r30, 0x01C2
    5d58:	f0 91 c3 01 	lds	r31, 0x01C3
    5d5c:	30 97       	sbiw	r30, 0x00	; 0
    5d5e:	09 f0       	breq	.+2      	; 0x5d62 <__vector_11+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER0_OVF_VECTOR_ID]() ;
    5d60:	09 95       	icall
	}
}
    5d62:	ff 91       	pop	r31
    5d64:	ef 91       	pop	r30
    5d66:	bf 91       	pop	r27
    5d68:	af 91       	pop	r26
    5d6a:	9f 91       	pop	r25
    5d6c:	8f 91       	pop	r24
    5d6e:	7f 91       	pop	r23
    5d70:	6f 91       	pop	r22
    5d72:	5f 91       	pop	r21
    5d74:	4f 91       	pop	r20
    5d76:	3f 91       	pop	r19
    5d78:	2f 91       	pop	r18
    5d7a:	0f 90       	pop	r0
    5d7c:	0f be       	out	0x3f, r0	; 63
    5d7e:	0f 90       	pop	r0
    5d80:	1f 90       	pop	r1
    5d82:	18 95       	reti

00005d84 <__vector_10>:

/*TIMER0 CTC Mode ISR*/
void __vector_10 (void)		__attribute__((signal)) ;
void __vector_10 (void)
{
    5d84:	1f 92       	push	r1
    5d86:	0f 92       	push	r0
    5d88:	0f b6       	in	r0, 0x3f	; 63
    5d8a:	0f 92       	push	r0
    5d8c:	11 24       	eor	r1, r1
    5d8e:	2f 93       	push	r18
    5d90:	3f 93       	push	r19
    5d92:	4f 93       	push	r20
    5d94:	5f 93       	push	r21
    5d96:	6f 93       	push	r22
    5d98:	7f 93       	push	r23
    5d9a:	8f 93       	push	r24
    5d9c:	9f 93       	push	r25
    5d9e:	af 93       	push	r26
    5da0:	bf 93       	push	r27
    5da2:	ef 93       	push	r30
    5da4:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER0_CTC_VECTOR_ID] != NULL)
    5da6:	e0 91 c0 01 	lds	r30, 0x01C0
    5daa:	f0 91 c1 01 	lds	r31, 0x01C1
    5dae:	30 97       	sbiw	r30, 0x00	; 0
    5db0:	09 f0       	breq	.+2      	; 0x5db4 <__vector_10+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER0_CTC_VECTOR_ID]() ;
    5db2:	09 95       	icall
	}
}
    5db4:	ff 91       	pop	r31
    5db6:	ef 91       	pop	r30
    5db8:	bf 91       	pop	r27
    5dba:	af 91       	pop	r26
    5dbc:	9f 91       	pop	r25
    5dbe:	8f 91       	pop	r24
    5dc0:	7f 91       	pop	r23
    5dc2:	6f 91       	pop	r22
    5dc4:	5f 91       	pop	r21
    5dc6:	4f 91       	pop	r20
    5dc8:	3f 91       	pop	r19
    5dca:	2f 91       	pop	r18
    5dcc:	0f 90       	pop	r0
    5dce:	0f be       	out	0x3f, r0	; 63
    5dd0:	0f 90       	pop	r0
    5dd2:	1f 90       	pop	r1
    5dd4:	18 95       	reti

00005dd6 <__vector_9>:

/*TIMER1 Normal Mode ISR*/
void __vector_9 (void)		__attribute__((signal)) ;
void __vector_9 (void)
{
    5dd6:	1f 92       	push	r1
    5dd8:	0f 92       	push	r0
    5dda:	0f b6       	in	r0, 0x3f	; 63
    5ddc:	0f 92       	push	r0
    5dde:	11 24       	eor	r1, r1
    5de0:	2f 93       	push	r18
    5de2:	3f 93       	push	r19
    5de4:	4f 93       	push	r20
    5de6:	5f 93       	push	r21
    5de8:	6f 93       	push	r22
    5dea:	7f 93       	push	r23
    5dec:	8f 93       	push	r24
    5dee:	9f 93       	push	r25
    5df0:	af 93       	push	r26
    5df2:	bf 93       	push	r27
    5df4:	ef 93       	push	r30
    5df6:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER1_OVF_VECTOR_ID] != NULL)
    5df8:	e0 91 be 01 	lds	r30, 0x01BE
    5dfc:	f0 91 bf 01 	lds	r31, 0x01BF
    5e00:	30 97       	sbiw	r30, 0x00	; 0
    5e02:	09 f0       	breq	.+2      	; 0x5e06 <__vector_9+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER1_OVF_VECTOR_ID]() ;
    5e04:	09 95       	icall
	}
}
    5e06:	ff 91       	pop	r31
    5e08:	ef 91       	pop	r30
    5e0a:	bf 91       	pop	r27
    5e0c:	af 91       	pop	r26
    5e0e:	9f 91       	pop	r25
    5e10:	8f 91       	pop	r24
    5e12:	7f 91       	pop	r23
    5e14:	6f 91       	pop	r22
    5e16:	5f 91       	pop	r21
    5e18:	4f 91       	pop	r20
    5e1a:	3f 91       	pop	r19
    5e1c:	2f 91       	pop	r18
    5e1e:	0f 90       	pop	r0
    5e20:	0f be       	out	0x3f, r0	; 63
    5e22:	0f 90       	pop	r0
    5e24:	1f 90       	pop	r1
    5e26:	18 95       	reti

00005e28 <__vector_8>:

/*TIMER1 CTCB Mode ISR*/
void __vector_8 (void)		__attribute__((signal)) ;
void __vector_8 (void)
{
    5e28:	1f 92       	push	r1
    5e2a:	0f 92       	push	r0
    5e2c:	0f b6       	in	r0, 0x3f	; 63
    5e2e:	0f 92       	push	r0
    5e30:	11 24       	eor	r1, r1
    5e32:	2f 93       	push	r18
    5e34:	3f 93       	push	r19
    5e36:	4f 93       	push	r20
    5e38:	5f 93       	push	r21
    5e3a:	6f 93       	push	r22
    5e3c:	7f 93       	push	r23
    5e3e:	8f 93       	push	r24
    5e40:	9f 93       	push	r25
    5e42:	af 93       	push	r26
    5e44:	bf 93       	push	r27
    5e46:	ef 93       	push	r30
    5e48:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER1_CTCB_VECTOR_ID] != NULL)
    5e4a:	e0 91 bc 01 	lds	r30, 0x01BC
    5e4e:	f0 91 bd 01 	lds	r31, 0x01BD
    5e52:	30 97       	sbiw	r30, 0x00	; 0
    5e54:	09 f0       	breq	.+2      	; 0x5e58 <__vector_8+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER1_CTCB_VECTOR_ID]() ;
    5e56:	09 95       	icall
	}
}
    5e58:	ff 91       	pop	r31
    5e5a:	ef 91       	pop	r30
    5e5c:	bf 91       	pop	r27
    5e5e:	af 91       	pop	r26
    5e60:	9f 91       	pop	r25
    5e62:	8f 91       	pop	r24
    5e64:	7f 91       	pop	r23
    5e66:	6f 91       	pop	r22
    5e68:	5f 91       	pop	r21
    5e6a:	4f 91       	pop	r20
    5e6c:	3f 91       	pop	r19
    5e6e:	2f 91       	pop	r18
    5e70:	0f 90       	pop	r0
    5e72:	0f be       	out	0x3f, r0	; 63
    5e74:	0f 90       	pop	r0
    5e76:	1f 90       	pop	r1
    5e78:	18 95       	reti

00005e7a <__vector_7>:

/*TIMER1 CTCA Mode ISR*/
void __vector_7 (void)		__attribute__((signal)) ;
void __vector_7 (void)
{
    5e7a:	1f 92       	push	r1
    5e7c:	0f 92       	push	r0
    5e7e:	0f b6       	in	r0, 0x3f	; 63
    5e80:	0f 92       	push	r0
    5e82:	11 24       	eor	r1, r1
    5e84:	2f 93       	push	r18
    5e86:	3f 93       	push	r19
    5e88:	4f 93       	push	r20
    5e8a:	5f 93       	push	r21
    5e8c:	6f 93       	push	r22
    5e8e:	7f 93       	push	r23
    5e90:	8f 93       	push	r24
    5e92:	9f 93       	push	r25
    5e94:	af 93       	push	r26
    5e96:	bf 93       	push	r27
    5e98:	ef 93       	push	r30
    5e9a:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER1_CTCA_VECTOR_ID] != NULL)
    5e9c:	e0 91 ba 01 	lds	r30, 0x01BA
    5ea0:	f0 91 bb 01 	lds	r31, 0x01BB
    5ea4:	30 97       	sbiw	r30, 0x00	; 0
    5ea6:	09 f0       	breq	.+2      	; 0x5eaa <__vector_7+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER1_CTCA_VECTOR_ID]() ;
    5ea8:	09 95       	icall
	}
}
    5eaa:	ff 91       	pop	r31
    5eac:	ef 91       	pop	r30
    5eae:	bf 91       	pop	r27
    5eb0:	af 91       	pop	r26
    5eb2:	9f 91       	pop	r25
    5eb4:	8f 91       	pop	r24
    5eb6:	7f 91       	pop	r23
    5eb8:	6f 91       	pop	r22
    5eba:	5f 91       	pop	r21
    5ebc:	4f 91       	pop	r20
    5ebe:	3f 91       	pop	r19
    5ec0:	2f 91       	pop	r18
    5ec2:	0f 90       	pop	r0
    5ec4:	0f be       	out	0x3f, r0	; 63
    5ec6:	0f 90       	pop	r0
    5ec8:	1f 90       	pop	r1
    5eca:	18 95       	reti

00005ecc <__vector_6>:

/*TIMER1 ICU ISR*/
void __vector_6 (void)		__attribute__((signal)) ;
void __vector_6 (void)
{
    5ecc:	1f 92       	push	r1
    5ece:	0f 92       	push	r0
    5ed0:	0f b6       	in	r0, 0x3f	; 63
    5ed2:	0f 92       	push	r0
    5ed4:	11 24       	eor	r1, r1
    5ed6:	2f 93       	push	r18
    5ed8:	3f 93       	push	r19
    5eda:	4f 93       	push	r20
    5edc:	5f 93       	push	r21
    5ede:	6f 93       	push	r22
    5ee0:	7f 93       	push	r23
    5ee2:	8f 93       	push	r24
    5ee4:	9f 93       	push	r25
    5ee6:	af 93       	push	r26
    5ee8:	bf 93       	push	r27
    5eea:	ef 93       	push	r30
    5eec:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER1_ICU_VECTOR_ID] != NULL)
    5eee:	e0 91 b8 01 	lds	r30, 0x01B8
    5ef2:	f0 91 b9 01 	lds	r31, 0x01B9
    5ef6:	30 97       	sbiw	r30, 0x00	; 0
    5ef8:	09 f0       	breq	.+2      	; 0x5efc <__vector_6+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER1_ICU_VECTOR_ID]() ;
    5efa:	09 95       	icall
	}
}
    5efc:	ff 91       	pop	r31
    5efe:	ef 91       	pop	r30
    5f00:	bf 91       	pop	r27
    5f02:	af 91       	pop	r26
    5f04:	9f 91       	pop	r25
    5f06:	8f 91       	pop	r24
    5f08:	7f 91       	pop	r23
    5f0a:	6f 91       	pop	r22
    5f0c:	5f 91       	pop	r21
    5f0e:	4f 91       	pop	r20
    5f10:	3f 91       	pop	r19
    5f12:	2f 91       	pop	r18
    5f14:	0f 90       	pop	r0
    5f16:	0f be       	out	0x3f, r0	; 63
    5f18:	0f 90       	pop	r0
    5f1a:	1f 90       	pop	r1
    5f1c:	18 95       	reti

00005f1e <__vector_5>:

/*TIMER2 Normal Mode ISR*/
void __vector_5 (void)		__attribute__((signal)) ;
void __vector_5 (void)
{
    5f1e:	1f 92       	push	r1
    5f20:	0f 92       	push	r0
    5f22:	0f b6       	in	r0, 0x3f	; 63
    5f24:	0f 92       	push	r0
    5f26:	11 24       	eor	r1, r1
    5f28:	2f 93       	push	r18
    5f2a:	3f 93       	push	r19
    5f2c:	4f 93       	push	r20
    5f2e:	5f 93       	push	r21
    5f30:	6f 93       	push	r22
    5f32:	7f 93       	push	r23
    5f34:	8f 93       	push	r24
    5f36:	9f 93       	push	r25
    5f38:	af 93       	push	r26
    5f3a:	bf 93       	push	r27
    5f3c:	ef 93       	push	r30
    5f3e:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER2_OVF_VECTOR_ID] != NULL)
    5f40:	e0 91 b6 01 	lds	r30, 0x01B6
    5f44:	f0 91 b7 01 	lds	r31, 0x01B7
    5f48:	30 97       	sbiw	r30, 0x00	; 0
    5f4a:	09 f0       	breq	.+2      	; 0x5f4e <__vector_5+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER2_OVF_VECTOR_ID]() ;
    5f4c:	09 95       	icall
	}
}
    5f4e:	ff 91       	pop	r31
    5f50:	ef 91       	pop	r30
    5f52:	bf 91       	pop	r27
    5f54:	af 91       	pop	r26
    5f56:	9f 91       	pop	r25
    5f58:	8f 91       	pop	r24
    5f5a:	7f 91       	pop	r23
    5f5c:	6f 91       	pop	r22
    5f5e:	5f 91       	pop	r21
    5f60:	4f 91       	pop	r20
    5f62:	3f 91       	pop	r19
    5f64:	2f 91       	pop	r18
    5f66:	0f 90       	pop	r0
    5f68:	0f be       	out	0x3f, r0	; 63
    5f6a:	0f 90       	pop	r0
    5f6c:	1f 90       	pop	r1
    5f6e:	18 95       	reti

00005f70 <__vector_4>:

/*TIMER2 CTC Mode ISR*/
void __vector_4 (void)		__attribute__((signal)) ;
void __vector_4 (void)
{
    5f70:	1f 92       	push	r1
    5f72:	0f 92       	push	r0
    5f74:	0f b6       	in	r0, 0x3f	; 63
    5f76:	0f 92       	push	r0
    5f78:	11 24       	eor	r1, r1
    5f7a:	2f 93       	push	r18
    5f7c:	3f 93       	push	r19
    5f7e:	4f 93       	push	r20
    5f80:	5f 93       	push	r21
    5f82:	6f 93       	push	r22
    5f84:	7f 93       	push	r23
    5f86:	8f 93       	push	r24
    5f88:	9f 93       	push	r25
    5f8a:	af 93       	push	r26
    5f8c:	bf 93       	push	r27
    5f8e:	ef 93       	push	r30
    5f90:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER2_CTC_VECTOR_ID] != NULL)
    5f92:	e0 91 b4 01 	lds	r30, 0x01B4
    5f96:	f0 91 b5 01 	lds	r31, 0x01B5
    5f9a:	30 97       	sbiw	r30, 0x00	; 0
    5f9c:	09 f0       	breq	.+2      	; 0x5fa0 <__vector_4+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER2_CTC_VECTOR_ID]() ;
    5f9e:	09 95       	icall
	}
}
    5fa0:	ff 91       	pop	r31
    5fa2:	ef 91       	pop	r30
    5fa4:	bf 91       	pop	r27
    5fa6:	af 91       	pop	r26
    5fa8:	9f 91       	pop	r25
    5faa:	8f 91       	pop	r24
    5fac:	7f 91       	pop	r23
    5fae:	6f 91       	pop	r22
    5fb0:	5f 91       	pop	r21
    5fb2:	4f 91       	pop	r20
    5fb4:	3f 91       	pop	r19
    5fb6:	2f 91       	pop	r18
    5fb8:	0f 90       	pop	r0
    5fba:	0f be       	out	0x3f, r0	; 63
    5fbc:	0f 90       	pop	r0
    5fbe:	1f 90       	pop	r1
    5fc0:	18 95       	reti

00005fc2 <Generate_PWM_SW>:

#endif
return prescaler;
}

void Generate_PWM_SW(u32 freq,u8 duty){
    5fc2:	af 92       	push	r10
    5fc4:	bf 92       	push	r11
    5fc6:	cf 92       	push	r12
    5fc8:	df 92       	push	r13
    5fca:	ef 92       	push	r14
    5fcc:	ff 92       	push	r15
    5fce:	0f 93       	push	r16
    5fd0:	1f 93       	push	r17
    5fd2:	8b 01       	movw	r16, r22
    5fd4:	9c 01       	movw	r18, r24
    5fd6:	a4 2e       	mov	r10, r20
	/*Set Configurable Modes*/

		#if TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_NORMAL_MODE

			/*Set Waveform generation mode as Normal mode */
			CLR_BIT(TCCR1A,TCCR1A_WGM10);
    5fd8:	8f b5       	in	r24, 0x2f	; 47
    5fda:	8e 7f       	andi	r24, 0xFE	; 254
    5fdc:	8f bd       	out	0x2f, r24	; 47
			CLR_BIT(TCCR1A,TCCR1A_WGM11);
    5fde:	8f b5       	in	r24, 0x2f	; 47
    5fe0:	8d 7f       	andi	r24, 0xFD	; 253
    5fe2:	8f bd       	out	0x2f, r24	; 47
			CLR_BIT(TCCR1B,TCCR1B_WGM12);
    5fe4:	8e b5       	in	r24, 0x2e	; 46
    5fe6:	87 7f       	andi	r24, 0xF7	; 247
    5fe8:	8e bd       	out	0x2e, r24	; 46
			CLR_BIT(TCCR1B,TCCR1B_WGM13);
    5fea:	8e b5       	in	r24, 0x2e	; 46
    5fec:	8f 7e       	andi	r24, 0xEF	; 239
    5fee:	8e bd       	out	0x2e, r24	; 46

			/*Set the require Preload Value*/
			TCNT1 = TIMER1_PRELOAD_VAL ;
    5ff0:	1d bc       	out	0x2d, r1	; 45
    5ff2:	1c bc       	out	0x2c, r1	; 44

			/*Timer1 Overflow Interrupt Enable*/
			#if TIMER1_OVERFLOW_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TOIE1) ;
			#elif TIMER1_OVERFLOW_INTERRUPT == ENABLE
				SET_BIT(TIMSK , TIMSK_TOIE1) ;
    5ff4:	89 b7       	in	r24, 0x39	; 57
    5ff6:	84 60       	ori	r24, 0x04	; 4
    5ff8:	89 bf       	out	0x39, r24	; 57
		#else
			#error "Wrong TIMER1_WAVEFORM_GENERATION_MODE Config"
		#endif

	/*Set the Required Prescaler*/
	TCCR1B &= TIMER_PRESCALER_MASK ;
    5ffa:	8e b5       	in	r24, 0x2e	; 46
    5ffc:	88 7f       	andi	r24, 0xF8	; 248
    5ffe:	8e bd       	out	0x2e, r24	; 46
	TCCR1B |= TIMER1_PRESCALER ;
    6000:	8e b5       	in	r24, 0x2e	; 46
    6002:	82 60       	ori	r24, 0x02	; 2
    6004:	8e bd       	out	0x2e, r24	; 46
void Generate_PWM_SW(u32 freq,u8 duty){
	u32 top ;
	u16 temp_OCR;
#if GENERATE_PWM_PIN == OC1A
	TIMER1_voidInit();
	top = (F_CPU / (freq * GET_PERSCALER_SELECT(TIMER1))) - 1;
    6006:	00 0f       	add	r16, r16
    6008:	11 1f       	adc	r17, r17
    600a:	22 1f       	adc	r18, r18
    600c:	33 1f       	adc	r19, r19
    600e:	00 0f       	add	r16, r16
    6010:	11 1f       	adc	r17, r17
    6012:	22 1f       	adc	r18, r18
    6014:	33 1f       	adc	r19, r19
    6016:	00 0f       	add	r16, r16
    6018:	11 1f       	adc	r17, r17
    601a:	22 1f       	adc	r18, r18
    601c:	33 1f       	adc	r19, r19
    601e:	60 e0       	ldi	r22, 0x00	; 0
    6020:	72 e1       	ldi	r23, 0x12	; 18
    6022:	8a e7       	ldi	r24, 0x7A	; 122
    6024:	90 e0       	ldi	r25, 0x00	; 0
    6026:	a9 01       	movw	r20, r18
    6028:	98 01       	movw	r18, r16
    602a:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    602e:	79 01       	movw	r14, r18
    6030:	8a 01       	movw	r16, r20
	temp_OCR=(duty * (top + 1)) / 100 - 1;
    6032:	bb 24       	eor	r11, r11
    6034:	cc 24       	eor	r12, r12
    6036:	dd 24       	eor	r13, r13
    6038:	ca 01       	movw	r24, r20
    603a:	b9 01       	movw	r22, r18
    603c:	a6 01       	movw	r20, r12
    603e:	95 01       	movw	r18, r10
    6040:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__mulsi3>
    6044:	24 e6       	ldi	r18, 0x64	; 100
    6046:	30 e0       	ldi	r19, 0x00	; 0
    6048:	40 e0       	ldi	r20, 0x00	; 0
    604a:	50 e0       	ldi	r21, 0x00	; 0
    604c:	0e 94 7d 33 	call	0x66fa	; 0x66fa <__udivmodsi4>
    6050:	21 50       	subi	r18, 0x01	; 1
    6052:	30 40       	sbci	r19, 0x00	; 0
void Generate_PWM_SW(u32 freq,u8 duty){
	u32 top ;
	u16 temp_OCR;
#if GENERATE_PWM_PIN == OC1A
	TIMER1_voidInit();
	top = (F_CPU / (freq * GET_PERSCALER_SELECT(TIMER1))) - 1;
    6054:	08 94       	sec
    6056:	e1 08       	sbc	r14, r1
    6058:	f1 08       	sbc	r15, r1
    605a:	01 09       	sbc	r16, r1
    605c:	11 09       	sbc	r17, r1
	OCR2 = Copy_u8CTC ;
}

void TIMER1_voidSetICR1 (u16 Copy_u16ICR1)//period
{
	ICR1 = Copy_u16ICR1 ;
    605e:	f7 bc       	out	0x27, r15	; 39
    6060:	e6 bc       	out	0x26, r14	; 38
	OCR0 = Copy_u8CTC ;
}

void TIMER1_voidSetCTCA (u16 Copy_u16CTCA)//ton
{
	OCR1A = Copy_u16CTCA ;
    6062:	3b bd       	out	0x2b, r19	; 43
    6064:	2a bd       	out	0x2a, r18	; 42
	top = (F_CPU / (freq * GET_PERSCALER_SELECT(TIMER1))) - 1;
	temp_OCR=(duty * (top + 1)) / 100 - 1;
	TIMER1_voidSetICR1(top);
	TIMER1_voidSetCTCB(temp_OCR);
#endif
}
    6066:	1f 91       	pop	r17
    6068:	0f 91       	pop	r16
    606a:	ff 90       	pop	r15
    606c:	ef 90       	pop	r14
    606e:	df 90       	pop	r13
    6070:	cf 90       	pop	r12
    6072:	bf 90       	pop	r11
    6074:	af 90       	pop	r10
    6076:	08 95       	ret

00006078 <EXI_SetCallBack>:
static void (*INT2_Fptr) (void)=NULL;

/************************************Call back functions*********************************************/
void EXI_SetCallBack(ExInterruptSource_type Interrupt,void(*LocalPtr)(void))
{
	switch(Interrupt){
    6078:	81 30       	cpi	r24, 0x01	; 1
    607a:	79 f0       	breq	.+30     	; 0x609a <EXI_SetCallBack+0x22>
    607c:	81 30       	cpi	r24, 0x01	; 1
    607e:	28 f4       	brcc	.+10     	; 0x608a <EXI_SetCallBack+0x12>
		case EX_INT0:
		INT0_Fptr=LocalPtr;
    6080:	70 93 d1 01 	sts	0x01D1, r23
    6084:	60 93 d0 01 	sts	0x01D0, r22
    6088:	08 95       	ret
static void (*INT2_Fptr) (void)=NULL;

/************************************Call back functions*********************************************/
void EXI_SetCallBack(ExInterruptSource_type Interrupt,void(*LocalPtr)(void))
{
	switch(Interrupt){
    608a:	82 30       	cpi	r24, 0x02	; 2
    608c:	09 f0       	breq	.+2      	; 0x6090 <EXI_SetCallBack+0x18>
    608e:	08 95       	ret
		break;
		case EX_INT1:
		INT1_Fptr=LocalPtr;
		break;
		case EX_INT2:
		INT2_Fptr=LocalPtr;
    6090:	70 93 cd 01 	sts	0x01CD, r23
    6094:	60 93 cc 01 	sts	0x01CC, r22
    6098:	08 95       	ret
	switch(Interrupt){
		case EX_INT0:
		INT0_Fptr=LocalPtr;
		break;
		case EX_INT1:
		INT1_Fptr=LocalPtr;
    609a:	70 93 cf 01 	sts	0x01CF, r23
    609e:	60 93 ce 01 	sts	0x01CE, r22
    60a2:	08 95       	ret

000060a4 <EXI_Enable>:
	}
}
/************************************Enable/Disable functions***********************************/
void EXI_Enable(ExInterruptSource_type Interrupt)
{
	switch(Interrupt){
    60a4:	81 30       	cpi	r24, 0x01	; 1
    60a6:	69 f0       	breq	.+26     	; 0x60c2 <EXI_Enable+0x1e>
    60a8:	81 30       	cpi	r24, 0x01	; 1
    60aa:	20 f4       	brcc	.+8      	; 0x60b4 <EXI_Enable+0x10>
		case EX_INT0:
		SET_BIT(GICR,INT0);
    60ac:	8b b7       	in	r24, 0x3b	; 59
    60ae:	80 64       	ori	r24, 0x40	; 64
    60b0:	8b bf       	out	0x3b, r24	; 59
    60b2:	08 95       	ret
	}
}
/************************************Enable/Disable functions***********************************/
void EXI_Enable(ExInterruptSource_type Interrupt)
{
	switch(Interrupt){
    60b4:	82 30       	cpi	r24, 0x02	; 2
    60b6:	09 f0       	breq	.+2      	; 0x60ba <EXI_Enable+0x16>
    60b8:	08 95       	ret
		break;
		case EX_INT1:
		SET_BIT(GICR,INT1);
		break;
		case EX_INT2:
		SET_BIT(GICR,INT2);
    60ba:	8b b7       	in	r24, 0x3b	; 59
    60bc:	80 62       	ori	r24, 0x20	; 32
    60be:	8b bf       	out	0x3b, r24	; 59
    60c0:	08 95       	ret
	switch(Interrupt){
		case EX_INT0:
		SET_BIT(GICR,INT0);
		break;
		case EX_INT1:
		SET_BIT(GICR,INT1);
    60c2:	8b b7       	in	r24, 0x3b	; 59
    60c4:	80 68       	ori	r24, 0x80	; 128
    60c6:	8b bf       	out	0x3b, r24	; 59
    60c8:	08 95       	ret

000060ca <EXI_Disable>:
	}
}

void EXI_Disable(ExInterruptSource_type Interrupt)
{
	switch(Interrupt){
    60ca:	81 30       	cpi	r24, 0x01	; 1
    60cc:	69 f0       	breq	.+26     	; 0x60e8 <EXI_Disable+0x1e>
    60ce:	81 30       	cpi	r24, 0x01	; 1
    60d0:	20 f4       	brcc	.+8      	; 0x60da <EXI_Disable+0x10>
		case EX_INT0:
		CLR_BIT(GICR,INT0);
    60d2:	8b b7       	in	r24, 0x3b	; 59
    60d4:	8f 7b       	andi	r24, 0xBF	; 191
    60d6:	8b bf       	out	0x3b, r24	; 59
    60d8:	08 95       	ret
	}
}

void EXI_Disable(ExInterruptSource_type Interrupt)
{
	switch(Interrupt){
    60da:	82 30       	cpi	r24, 0x02	; 2
    60dc:	09 f0       	breq	.+2      	; 0x60e0 <EXI_Disable+0x16>
    60de:	08 95       	ret
		break;
		case EX_INT1:
		CLR_BIT(GICR,INT1);
		break;
		case EX_INT2:
		CLR_BIT(GICR,INT2);
    60e0:	8b b7       	in	r24, 0x3b	; 59
    60e2:	8f 7d       	andi	r24, 0xDF	; 223
    60e4:	8b bf       	out	0x3b, r24	; 59
    60e6:	08 95       	ret
	switch(Interrupt){
		case EX_INT0:
		CLR_BIT(GICR,INT0);
		break;
		case EX_INT1:
		CLR_BIT(GICR,INT1);
    60e8:	8b b7       	in	r24, 0x3b	; 59
    60ea:	8f 77       	andi	r24, 0x7F	; 127
    60ec:	8b bf       	out	0x3b, r24	; 59
    60ee:	08 95       	ret

000060f0 <EXI_TriggerEdge>:
	}
}
/************************************Control function*****************************/
void EXI_TriggerEdge(ExInterruptSource_type Interrupt,TriggerEdge_type Edge)
{
	switch(Interrupt){
    60f0:	81 30       	cpi	r24, 0x01	; 1
    60f2:	c1 f0       	breq	.+48     	; 0x6124 <EXI_TriggerEdge+0x34>
    60f4:	81 30       	cpi	r24, 0x01	; 1
    60f6:	58 f4       	brcc	.+22     	; 0x610e <EXI_TriggerEdge+0x1e>
		case EX_INT0:
		switch(Edge){
    60f8:	61 30       	cpi	r22, 0x01	; 1
    60fa:	51 f1       	breq	.+84     	; 0x6150 <EXI_TriggerEdge+0x60>
    60fc:	61 30       	cpi	r22, 0x01	; 1
    60fe:	d0 f5       	brcc	.+116    	; 0x6174 <EXI_TriggerEdge+0x84>
			case LOW_LEVEL:
			CLR_BIT(MCUCR,ISC00);
    6100:	85 b7       	in	r24, 0x35	; 53
    6102:	8e 7f       	andi	r24, 0xFE	; 254
    6104:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,ISC01);
    6106:	85 b7       	in	r24, 0x35	; 53
    6108:	8d 7f       	andi	r24, 0xFD	; 253
    610a:	85 bf       	out	0x35, r24	; 53
    610c:	08 95       	ret
	}
}
/************************************Control function*****************************/
void EXI_TriggerEdge(ExInterruptSource_type Interrupt,TriggerEdge_type Edge)
{
	switch(Interrupt){
    610e:	82 30       	cpi	r24, 0x02	; 2
    6110:	09 f0       	breq	.+2      	; 0x6114 <EXI_TriggerEdge+0x24>
    6112:	08 95       	ret
			break;
			
		}
		break;
		case EX_INT2:
		switch(Edge){
    6114:	62 30       	cpi	r22, 0x02	; 2
    6116:	89 f0       	breq	.+34     	; 0x613a <EXI_TriggerEdge+0x4a>
    6118:	63 30       	cpi	r22, 0x03	; 3
    611a:	b9 f1       	breq	.+110    	; 0x618a <EXI_TriggerEdge+0x9a>
			break;
			case RISING_EDGE:
			SET_BIT(MCUCSR,ISC2);
			break;
			default:
			CLR_BIT(MCUCSR,ISC2);	
    611c:	84 b7       	in	r24, 0x34	; 52
    611e:	8f 7b       	andi	r24, 0xBF	; 191
    6120:	84 bf       	out	0x34, r24	; 52
    6122:	08 95       	ret
			break;
			
		}
		break;
		case EX_INT1:
		switch(Edge){
    6124:	61 30       	cpi	r22, 0x01	; 1
    6126:	69 f0       	breq	.+26     	; 0x6142 <EXI_TriggerEdge+0x52>
    6128:	61 30       	cpi	r22, 0x01	; 1
    612a:	c8 f4       	brcc	.+50     	; 0x615e <EXI_TriggerEdge+0x6e>
			case LOW_LEVEL:
			CLR_BIT(MCUCR,ISC10);
    612c:	85 b7       	in	r24, 0x35	; 53
    612e:	8b 7f       	andi	r24, 0xFB	; 251
    6130:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,ISC11);
    6132:	85 b7       	in	r24, 0x35	; 53
    6134:	87 7f       	andi	r24, 0xF7	; 247
    6136:	85 bf       	out	0x35, r24	; 53
    6138:	08 95       	ret
		}
		break;
		case EX_INT2:
		switch(Edge){
			case FALLING_EDGE:
			CLR_BIT(MCUCSR,ISC2);
    613a:	84 b7       	in	r24, 0x34	; 52
    613c:	8f 7b       	andi	r24, 0xBF	; 191
    613e:	84 bf       	out	0x34, r24	; 52
    6140:	08 95       	ret
			case LOW_LEVEL:
			CLR_BIT(MCUCR,ISC10);
			CLR_BIT(MCUCR,ISC11);
			break;
			case ANY_LOGIC_CHANGE:
			SET_BIT(MCUCR,ISC10);
    6142:	85 b7       	in	r24, 0x35	; 53
    6144:	84 60       	ori	r24, 0x04	; 4
    6146:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,ISC11);
    6148:	85 b7       	in	r24, 0x35	; 53
    614a:	87 7f       	andi	r24, 0xF7	; 247
    614c:	85 bf       	out	0x35, r24	; 53
    614e:	08 95       	ret
			case LOW_LEVEL:
			CLR_BIT(MCUCR,ISC00);
			CLR_BIT(MCUCR,ISC01);
			break;
			case ANY_LOGIC_CHANGE:
			SET_BIT(MCUCR,ISC00);
    6150:	85 b7       	in	r24, 0x35	; 53
    6152:	81 60       	ori	r24, 0x01	; 1
    6154:	85 bf       	out	0x35, r24	; 53
			CLR_BIT(MCUCR,ISC01);
    6156:	85 b7       	in	r24, 0x35	; 53
    6158:	8d 7f       	andi	r24, 0xFD	; 253
    615a:	85 bf       	out	0x35, r24	; 53
    615c:	08 95       	ret
			break;
			
		}
		break;
		case EX_INT1:
		switch(Edge){
    615e:	62 30       	cpi	r22, 0x02	; 2
    6160:	f9 f0       	breq	.+62     	; 0x61a0 <EXI_TriggerEdge+0xb0>
    6162:	63 30       	cpi	r22, 0x03	; 3
    6164:	b1 f6       	brne	.-84     	; 0x6112 <EXI_TriggerEdge+0x22>
			case FALLING_EDGE:
			CLR_BIT(MCUCR,ISC10);
			SET_BIT(MCUCR,ISC11);
			break;
			case RISING_EDGE:
			SET_BIT(MCUCR,ISC10);
    6166:	85 b7       	in	r24, 0x35	; 53
    6168:	84 60       	ori	r24, 0x04	; 4
    616a:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,ISC11);
    616c:	85 b7       	in	r24, 0x35	; 53
    616e:	88 60       	ori	r24, 0x08	; 8
    6170:	85 bf       	out	0x35, r24	; 53
    6172:	08 95       	ret
/************************************Control function*****************************/
void EXI_TriggerEdge(ExInterruptSource_type Interrupt,TriggerEdge_type Edge)
{
	switch(Interrupt){
		case EX_INT0:
		switch(Edge){
    6174:	62 30       	cpi	r22, 0x02	; 2
    6176:	69 f0       	breq	.+26     	; 0x6192 <EXI_TriggerEdge+0xa2>
    6178:	63 30       	cpi	r22, 0x03	; 3
    617a:	59 f6       	brne	.-106    	; 0x6112 <EXI_TriggerEdge+0x22>
			case FALLING_EDGE:
			CLR_BIT(MCUCR,ISC00);
			SET_BIT(MCUCR,ISC01);
			break;
			case RISING_EDGE:
			SET_BIT(MCUCR,ISC00);
    617c:	85 b7       	in	r24, 0x35	; 53
    617e:	81 60       	ori	r24, 0x01	; 1
    6180:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,ISC01);
    6182:	85 b7       	in	r24, 0x35	; 53
    6184:	82 60       	ori	r24, 0x02	; 2
    6186:	85 bf       	out	0x35, r24	; 53
    6188:	08 95       	ret
		switch(Edge){
			case FALLING_EDGE:
			CLR_BIT(MCUCSR,ISC2);
			break;
			case RISING_EDGE:
			SET_BIT(MCUCSR,ISC2);
    618a:	84 b7       	in	r24, 0x34	; 52
    618c:	80 64       	ori	r24, 0x40	; 64
    618e:	84 bf       	out	0x34, r24	; 52
    6190:	08 95       	ret
			case ANY_LOGIC_CHANGE:
			SET_BIT(MCUCR,ISC00);
			CLR_BIT(MCUCR,ISC01);
			break;
			case FALLING_EDGE:
			CLR_BIT(MCUCR,ISC00);
    6192:	85 b7       	in	r24, 0x35	; 53
    6194:	8e 7f       	andi	r24, 0xFE	; 254
    6196:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,ISC01);
    6198:	85 b7       	in	r24, 0x35	; 53
    619a:	82 60       	ori	r24, 0x02	; 2
    619c:	85 bf       	out	0x35, r24	; 53
    619e:	08 95       	ret
			case ANY_LOGIC_CHANGE:
			SET_BIT(MCUCR,ISC10);
			CLR_BIT(MCUCR,ISC11);
			break;
			case FALLING_EDGE:
			CLR_BIT(MCUCR,ISC10);
    61a0:	85 b7       	in	r24, 0x35	; 53
    61a2:	8b 7f       	andi	r24, 0xFB	; 251
    61a4:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,ISC11);
    61a6:	85 b7       	in	r24, 0x35	; 53
    61a8:	88 60       	ori	r24, 0x08	; 8
    61aa:	85 bf       	out	0x35, r24	; 53
    61ac:	08 95       	ret

000061ae <__vector_1>:
		break;
	}
}
/*******************************ISR********************************/
ISR(INT0_vect)
{
    61ae:	1f 92       	push	r1
    61b0:	0f 92       	push	r0
    61b2:	0f b6       	in	r0, 0x3f	; 63
    61b4:	0f 92       	push	r0
    61b6:	11 24       	eor	r1, r1
    61b8:	2f 93       	push	r18
    61ba:	3f 93       	push	r19
    61bc:	4f 93       	push	r20
    61be:	5f 93       	push	r21
    61c0:	6f 93       	push	r22
    61c2:	7f 93       	push	r23
    61c4:	8f 93       	push	r24
    61c6:	9f 93       	push	r25
    61c8:	af 93       	push	r26
    61ca:	bf 93       	push	r27
    61cc:	ef 93       	push	r30
    61ce:	ff 93       	push	r31
	if (INT0_Fptr!=NULL)
    61d0:	e0 91 d0 01 	lds	r30, 0x01D0
    61d4:	f0 91 d1 01 	lds	r31, 0x01D1
    61d8:	30 97       	sbiw	r30, 0x00	; 0
    61da:	09 f0       	breq	.+2      	; 0x61de <__vector_1+0x30>
	{
		INT0_Fptr();
    61dc:	09 95       	icall
	}
}
    61de:	ff 91       	pop	r31
    61e0:	ef 91       	pop	r30
    61e2:	bf 91       	pop	r27
    61e4:	af 91       	pop	r26
    61e6:	9f 91       	pop	r25
    61e8:	8f 91       	pop	r24
    61ea:	7f 91       	pop	r23
    61ec:	6f 91       	pop	r22
    61ee:	5f 91       	pop	r21
    61f0:	4f 91       	pop	r20
    61f2:	3f 91       	pop	r19
    61f4:	2f 91       	pop	r18
    61f6:	0f 90       	pop	r0
    61f8:	0f be       	out	0x3f, r0	; 63
    61fa:	0f 90       	pop	r0
    61fc:	1f 90       	pop	r1
    61fe:	18 95       	reti

00006200 <__vector_2>:
ISR(INT1_vect)
{
    6200:	1f 92       	push	r1
    6202:	0f 92       	push	r0
    6204:	0f b6       	in	r0, 0x3f	; 63
    6206:	0f 92       	push	r0
    6208:	11 24       	eor	r1, r1
    620a:	2f 93       	push	r18
    620c:	3f 93       	push	r19
    620e:	4f 93       	push	r20
    6210:	5f 93       	push	r21
    6212:	6f 93       	push	r22
    6214:	7f 93       	push	r23
    6216:	8f 93       	push	r24
    6218:	9f 93       	push	r25
    621a:	af 93       	push	r26
    621c:	bf 93       	push	r27
    621e:	ef 93       	push	r30
    6220:	ff 93       	push	r31
	if (INT1_Fptr!=NULL)
    6222:	e0 91 ce 01 	lds	r30, 0x01CE
    6226:	f0 91 cf 01 	lds	r31, 0x01CF
    622a:	30 97       	sbiw	r30, 0x00	; 0
    622c:	09 f0       	breq	.+2      	; 0x6230 <__vector_2+0x30>
	{
		INT1_Fptr();
    622e:	09 95       	icall
	}
}
    6230:	ff 91       	pop	r31
    6232:	ef 91       	pop	r30
    6234:	bf 91       	pop	r27
    6236:	af 91       	pop	r26
    6238:	9f 91       	pop	r25
    623a:	8f 91       	pop	r24
    623c:	7f 91       	pop	r23
    623e:	6f 91       	pop	r22
    6240:	5f 91       	pop	r21
    6242:	4f 91       	pop	r20
    6244:	3f 91       	pop	r19
    6246:	2f 91       	pop	r18
    6248:	0f 90       	pop	r0
    624a:	0f be       	out	0x3f, r0	; 63
    624c:	0f 90       	pop	r0
    624e:	1f 90       	pop	r1
    6250:	18 95       	reti

00006252 <__vector_3>:
ISR(INT2_vect)
{
    6252:	1f 92       	push	r1
    6254:	0f 92       	push	r0
    6256:	0f b6       	in	r0, 0x3f	; 63
    6258:	0f 92       	push	r0
    625a:	11 24       	eor	r1, r1
    625c:	2f 93       	push	r18
    625e:	3f 93       	push	r19
    6260:	4f 93       	push	r20
    6262:	5f 93       	push	r21
    6264:	6f 93       	push	r22
    6266:	7f 93       	push	r23
    6268:	8f 93       	push	r24
    626a:	9f 93       	push	r25
    626c:	af 93       	push	r26
    626e:	bf 93       	push	r27
    6270:	ef 93       	push	r30
    6272:	ff 93       	push	r31
	if (INT2_Fptr!=NULL)
    6274:	e0 91 cc 01 	lds	r30, 0x01CC
    6278:	f0 91 cd 01 	lds	r31, 0x01CD
    627c:	30 97       	sbiw	r30, 0x00	; 0
    627e:	09 f0       	breq	.+2      	; 0x6282 <__vector_3+0x30>
	{
		INT2_Fptr();
    6280:	09 95       	icall
	}	
}
    6282:	ff 91       	pop	r31
    6284:	ef 91       	pop	r30
    6286:	bf 91       	pop	r27
    6288:	af 91       	pop	r26
    628a:	9f 91       	pop	r25
    628c:	8f 91       	pop	r24
    628e:	7f 91       	pop	r23
    6290:	6f 91       	pop	r22
    6292:	5f 91       	pop	r21
    6294:	4f 91       	pop	r20
    6296:	3f 91       	pop	r19
    6298:	2f 91       	pop	r18
    629a:	0f 90       	pop	r0
    629c:	0f be       	out	0x3f, r0	; 63
    629e:	0f 90       	pop	r0
    62a0:	1f 90       	pop	r1
    62a2:	18 95       	reti

000062a4 <DIO_Enu_Init>:

ES_t DIO_Enu_Init(void)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    DDRA = CONC(PA_PIN7_DIR, PA_PIN6_DIR, PA_PIN5_DIR, PA_PIN4_DIR, PA_PIN3_DIR, PA_PIN2_DIR, PA_PIN1_DIR, PA_PIN0_DIR);
    62a4:	80 ef       	ldi	r24, 0xF0	; 240
    62a6:	8a bb       	out	0x1a, r24	; 26
    DDRB = CONC(PB_PIN7_DIR, PB_PIN6_DIR, PB_PIN5_DIR, PB_PIN4_DIR, PB_PIN3_DIR, PB_PIN2_DIR, PB_PIN1_DIR, PB_PIN0_DIR);
    62a8:	9f ef       	ldi	r25, 0xFF	; 255
    62aa:	97 bb       	out	0x17, r25	; 23
    DDRC = CONC(PC_PIN7_DIR, PC_PIN6_DIR, PC_PIN5_DIR, PC_PIN4_DIR, PC_PIN3_DIR, PC_PIN2_DIR, PC_PIN1_DIR, PC_PIN0_DIR);
    62ac:	94 bb       	out	0x14, r25	; 20
    DDRD = CONC(PD_PIN7_DIR, PD_PIN6_DIR, PD_PIN5_DIR, PD_PIN4_DIR, PD_PIN3_DIR, PD_PIN2_DIR, PD_PIN1_DIR, PD_PIN0_DIR);
    62ae:	83 eb       	ldi	r24, 0xB3	; 179
    62b0:	81 bb       	out	0x11, r24	; 17

    PORTA = CONC(PA_PIN7_VAL, PA_PIN6_VAL, PA_PIN5_VAL, PA_PIN4_VAL, PA_PIN3_VAL, PA_PIN2_VAL, PA_PIN1_VAL, PA_PIN0_VAL);
    62b2:	9b bb       	out	0x1b, r25	; 27
    PORTB = CONC(PB_PIN7_VAL, PB_PIN6_VAL, PB_PIN5_VAL, PB_PIN4_VAL, PB_PIN3_VAL, PB_PIN2_VAL, PB_PIN1_VAL, PB_PIN0_VAL);
    62b4:	18 ba       	out	0x18, r1	; 24
    PORTC = CONC(PC_PIN7_VAL, PC_PIN6_VAL, PC_PIN5_VAL, PC_PIN4_VAL, PC_PIN3_VAL, PC_PIN2_VAL, PC_PIN1_VAL, PC_PIN0_VAL);
    62b6:	15 ba       	out	0x15, r1	; 21
    PORTD = CONC(PD_PIN7_VAL, PD_PIN6_VAL, PD_PIN5_VAL, PD_PIN4_VAL, PD_PIN3_VAL, PD_PIN2_VAL, PD_PIN1_VAL, PD_PIN0_VAL);
    62b8:	12 ba       	out	0x12, r1	; 18

    Local_EnuErrorState = ES_OK;

    return Local_EnuErrorState;
}
    62ba:	81 e0       	ldi	r24, 0x01	; 1
    62bc:	08 95       	ret

000062be <DIO_Enu_SetPortDirection>:

ES_t DIO_Enu_SetPortDirection(u8 Copy_u8PortID, u8 Copy_u8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_u8PortID <= DIO_PORTD)
    62be:	84 30       	cpi	r24, 0x04	; 4
    62c0:	50 f4       	brcc	.+20     	; 0x62d6 <DIO_Enu_SetPortDirection+0x18>
    {
        switch (Copy_u8PortID)
    62c2:	81 30       	cpi	r24, 0x01	; 1
    62c4:	69 f0       	breq	.+26     	; 0x62e0 <DIO_Enu_SetPortDirection+0x22>
    62c6:	81 30       	cpi	r24, 0x01	; 1
    62c8:	40 f0       	brcs	.+16     	; 0x62da <DIO_Enu_SetPortDirection+0x1c>
    62ca:	82 30       	cpi	r24, 0x02	; 2
    62cc:	79 f0       	breq	.+30     	; 0x62ec <DIO_Enu_SetPortDirection+0x2e>
    62ce:	83 30       	cpi	r24, 0x03	; 3
    62d0:	51 f0       	breq	.+20     	; 0x62e6 <DIO_Enu_SetPortDirection+0x28>
            break;
        case DIO_PORTB:
            DDRB = Copy_u8Value;
            break;
        case DIO_PORTC:
            DDRC = Copy_u8Value;
    62d2:	81 e0       	ldi	r24, 0x01	; 1
    62d4:	08 95       	ret

ES_t DIO_Enu_SetPortDirection(u8 Copy_u8PortID, u8 Copy_u8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_u8PortID <= DIO_PORTD)
    62d6:	83 e0       	ldi	r24, 0x03	; 3
    62d8:	08 95       	ret
    {
        switch (Copy_u8PortID)
        {
        case DIO_PORTA:
            DDRA = Copy_u8Value;
    62da:	6a bb       	out	0x1a, r22	; 26
    62dc:	81 e0       	ldi	r24, 0x01	; 1
    62de:	08 95       	ret
            break;
        case DIO_PORTB:
            DDRB = Copy_u8Value;
    62e0:	67 bb       	out	0x17, r22	; 23
    62e2:	81 e0       	ldi	r24, 0x01	; 1
    62e4:	08 95       	ret
            break;
        case DIO_PORTC:
            DDRC = Copy_u8Value;
            break;
        case DIO_PORTD:
            DDRD = Copy_u8Value;
    62e6:	61 bb       	out	0x11, r22	; 17
    62e8:	81 e0       	ldi	r24, 0x01	; 1
    else
    {
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }
    return Local_EnuErrorState;
}
    62ea:	08 95       	ret
            break;
        case DIO_PORTB:
            DDRB = Copy_u8Value;
            break;
        case DIO_PORTC:
            DDRC = Copy_u8Value;
    62ec:	64 bb       	out	0x14, r22	; 20
    62ee:	81 e0       	ldi	r24, 0x01	; 1
    62f0:	08 95       	ret

000062f2 <DIO_Enu_SetPortValue>:

ES_t DIO_Enu_SetPortValue(u8 Copy_u8PortID, u8 Copy_u8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_u8PortID <= DIO_PORTD)
    62f2:	84 30       	cpi	r24, 0x04	; 4
    62f4:	50 f4       	brcc	.+20     	; 0x630a <DIO_Enu_SetPortValue+0x18>
    {
        switch (Copy_u8PortID)
    62f6:	81 30       	cpi	r24, 0x01	; 1
    62f8:	69 f0       	breq	.+26     	; 0x6314 <DIO_Enu_SetPortValue+0x22>
    62fa:	81 30       	cpi	r24, 0x01	; 1
    62fc:	40 f0       	brcs	.+16     	; 0x630e <DIO_Enu_SetPortValue+0x1c>
    62fe:	82 30       	cpi	r24, 0x02	; 2
    6300:	79 f0       	breq	.+30     	; 0x6320 <DIO_Enu_SetPortValue+0x2e>
    6302:	83 30       	cpi	r24, 0x03	; 3
    6304:	51 f0       	breq	.+20     	; 0x631a <DIO_Enu_SetPortValue+0x28>
            break;
        case DIO_PORTB:
            PORTB = Copy_u8Value;
            break;
        case DIO_PORTC:
            PORTC = Copy_u8Value;
    6306:	81 e0       	ldi	r24, 0x01	; 1
    6308:	08 95       	ret

ES_t DIO_Enu_SetPortValue(u8 Copy_u8PortID, u8 Copy_u8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_u8PortID <= DIO_PORTD)
    630a:	83 e0       	ldi	r24, 0x03	; 3
    630c:	08 95       	ret
    {
        switch (Copy_u8PortID)
        {
        case DIO_PORTA:
            PORTA = Copy_u8Value;
    630e:	6b bb       	out	0x1b, r22	; 27
    6310:	81 e0       	ldi	r24, 0x01	; 1
    6312:	08 95       	ret
            break;
        case DIO_PORTB:
            PORTB = Copy_u8Value;
    6314:	68 bb       	out	0x18, r22	; 24
    6316:	81 e0       	ldi	r24, 0x01	; 1
    6318:	08 95       	ret
            break;
        case DIO_PORTC:
            PORTC = Copy_u8Value;
            break;
        case DIO_PORTD:
            PORTD = Copy_u8Value;
    631a:	62 bb       	out	0x12, r22	; 18
    631c:	81 e0       	ldi	r24, 0x01	; 1
    {
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

    return Local_EnuErrorState;
}
    631e:	08 95       	ret
            break;
        case DIO_PORTB:
            PORTB = Copy_u8Value;
            break;
        case DIO_PORTC:
            PORTC = Copy_u8Value;
    6320:	65 bb       	out	0x15, r22	; 21
    6322:	81 e0       	ldi	r24, 0x01	; 1
    6324:	08 95       	ret

00006326 <DIO_Enu_SetPinDirection>:
}

ES_t DIO_Enu_SetPinDirection(u8 Copy_u8PortID, u8 Copy_u8PinID, u8 Copy_u8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;
    if (Copy_u8PortID <= DIO_PORTD &&
    6326:	84 30       	cpi	r24, 0x04	; 4
    6328:	20 f4       	brcc	.+8      	; 0x6332 <DIO_Enu_SetPinDirection+0xc>
    632a:	68 30       	cpi	r22, 0x08	; 8
    632c:	10 f4       	brcc	.+4      	; 0x6332 <DIO_Enu_SetPinDirection+0xc>
    632e:	42 30       	cpi	r20, 0x02	; 2
    6330:	10 f0       	brcs	.+4      	; 0x6336 <DIO_Enu_SetPinDirection+0x10>
            DDRC &= ~(DIO_MASK_BIT << Copy_u8PinID);
            DDRC |= (Copy_u8Value << Copy_u8PinID);
            break;
        case DIO_PORTD:
            DDRD &= ~(DIO_MASK_BIT << Copy_u8PinID);
            DDRD |= (Copy_u8Value << Copy_u8PinID);
    6332:	83 e0       	ldi	r24, 0x03	; 3
    {
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

    return Local_EnuErrorState;
}
    6334:	08 95       	ret
    ES_t Local_EnuErrorState = ES_NOT_OK;
    if (Copy_u8PortID <= DIO_PORTD &&
        Copy_u8PinID <= DIO_PIN7 &&
        Copy_u8Value <= OUTPUT)
    {
        switch (Copy_u8PortID)
    6336:	81 30       	cpi	r24, 0x01	; 1
    6338:	09 f4       	brne	.+2      	; 0x633c <DIO_Enu_SetPinDirection+0x16>
    633a:	48 c0       	rjmp	.+144    	; 0x63cc <DIO_Enu_SetPinDirection+0xa6>
    633c:	81 30       	cpi	r24, 0x01	; 1
    633e:	b0 f4       	brcc	.+44     	; 0x636c <DIO_Enu_SetPinDirection+0x46>
        {
        case DIO_PORTA:
            DDRA &= ~(DIO_MASK_BIT << Copy_u8PinID);
    6340:	8a b3       	in	r24, 0x1a	; 26
    6342:	21 e0       	ldi	r18, 0x01	; 1
    6344:	30 e0       	ldi	r19, 0x00	; 0
    6346:	06 2e       	mov	r0, r22
    6348:	02 c0       	rjmp	.+4      	; 0x634e <DIO_Enu_SetPinDirection+0x28>
    634a:	22 0f       	add	r18, r18
    634c:	33 1f       	adc	r19, r19
    634e:	0a 94       	dec	r0
    6350:	e2 f7       	brpl	.-8      	; 0x634a <DIO_Enu_SetPinDirection+0x24>
    6352:	20 95       	com	r18
    6354:	28 23       	and	r18, r24
            DDRA |= (Copy_u8Value << Copy_u8PinID);
    6356:	84 2f       	mov	r24, r20
    6358:	90 e0       	ldi	r25, 0x00	; 0
    635a:	02 c0       	rjmp	.+4      	; 0x6360 <DIO_Enu_SetPinDirection+0x3a>
    635c:	88 0f       	add	r24, r24
    635e:	99 1f       	adc	r25, r25
    6360:	6a 95       	dec	r22
    6362:	e2 f7       	brpl	.-8      	; 0x635c <DIO_Enu_SetPinDirection+0x36>
    6364:	28 2b       	or	r18, r24
    6366:	2a bb       	out	0x1a, r18	; 26
    6368:	81 e0       	ldi	r24, 0x01	; 1
    636a:	08 95       	ret
    ES_t Local_EnuErrorState = ES_NOT_OK;
    if (Copy_u8PortID <= DIO_PORTD &&
        Copy_u8PinID <= DIO_PIN7 &&
        Copy_u8Value <= OUTPUT)
    {
        switch (Copy_u8PortID)
    636c:	82 30       	cpi	r24, 0x02	; 2
    636e:	c1 f0       	breq	.+48     	; 0x63a0 <DIO_Enu_SetPinDirection+0x7a>
    6370:	83 30       	cpi	r24, 0x03	; 3
    6372:	a1 f4       	brne	.+40     	; 0x639c <DIO_Enu_SetPinDirection+0x76>
        case DIO_PORTC:
            DDRC &= ~(DIO_MASK_BIT << Copy_u8PinID);
            DDRC |= (Copy_u8Value << Copy_u8PinID);
            break;
        case DIO_PORTD:
            DDRD &= ~(DIO_MASK_BIT << Copy_u8PinID);
    6374:	81 b3       	in	r24, 0x11	; 17
    6376:	21 e0       	ldi	r18, 0x01	; 1
    6378:	30 e0       	ldi	r19, 0x00	; 0
    637a:	06 2e       	mov	r0, r22
    637c:	02 c0       	rjmp	.+4      	; 0x6382 <DIO_Enu_SetPinDirection+0x5c>
    637e:	22 0f       	add	r18, r18
    6380:	33 1f       	adc	r19, r19
    6382:	0a 94       	dec	r0
    6384:	e2 f7       	brpl	.-8      	; 0x637e <DIO_Enu_SetPinDirection+0x58>
    6386:	20 95       	com	r18
    6388:	28 23       	and	r18, r24
            DDRD |= (Copy_u8Value << Copy_u8PinID);
    638a:	84 2f       	mov	r24, r20
    638c:	90 e0       	ldi	r25, 0x00	; 0
    638e:	02 c0       	rjmp	.+4      	; 0x6394 <DIO_Enu_SetPinDirection+0x6e>
    6390:	88 0f       	add	r24, r24
    6392:	99 1f       	adc	r25, r25
    6394:	6a 95       	dec	r22
    6396:	e2 f7       	brpl	.-8      	; 0x6390 <DIO_Enu_SetPinDirection+0x6a>
    6398:	28 2b       	or	r18, r24
    639a:	21 bb       	out	0x11, r18	; 17
    639c:	81 e0       	ldi	r24, 0x01	; 1
    639e:	08 95       	ret
        case DIO_PORTB:
            DDRB &= ~(DIO_MASK_BIT << Copy_u8PinID);
            DDRB |= (Copy_u8Value << Copy_u8PinID);
            break;
        case DIO_PORTC:
            DDRC &= ~(DIO_MASK_BIT << Copy_u8PinID);
    63a0:	84 b3       	in	r24, 0x14	; 20
    63a2:	21 e0       	ldi	r18, 0x01	; 1
    63a4:	30 e0       	ldi	r19, 0x00	; 0
    63a6:	06 2e       	mov	r0, r22
    63a8:	02 c0       	rjmp	.+4      	; 0x63ae <DIO_Enu_SetPinDirection+0x88>
    63aa:	22 0f       	add	r18, r18
    63ac:	33 1f       	adc	r19, r19
    63ae:	0a 94       	dec	r0
    63b0:	e2 f7       	brpl	.-8      	; 0x63aa <DIO_Enu_SetPinDirection+0x84>
    63b2:	20 95       	com	r18
    63b4:	28 23       	and	r18, r24
            DDRC |= (Copy_u8Value << Copy_u8PinID);
    63b6:	84 2f       	mov	r24, r20
    63b8:	90 e0       	ldi	r25, 0x00	; 0
    63ba:	02 c0       	rjmp	.+4      	; 0x63c0 <DIO_Enu_SetPinDirection+0x9a>
    63bc:	88 0f       	add	r24, r24
    63be:	99 1f       	adc	r25, r25
    63c0:	6a 95       	dec	r22
    63c2:	e2 f7       	brpl	.-8      	; 0x63bc <DIO_Enu_SetPinDirection+0x96>
    63c4:	28 2b       	or	r18, r24
    63c6:	24 bb       	out	0x14, r18	; 20
    63c8:	81 e0       	ldi	r24, 0x01	; 1
    63ca:	08 95       	ret
        case DIO_PORTA:
            DDRA &= ~(DIO_MASK_BIT << Copy_u8PinID);
            DDRA |= (Copy_u8Value << Copy_u8PinID);
            break;
        case DIO_PORTB:
            DDRB &= ~(DIO_MASK_BIT << Copy_u8PinID);
    63cc:	87 b3       	in	r24, 0x17	; 23
    63ce:	21 e0       	ldi	r18, 0x01	; 1
    63d0:	30 e0       	ldi	r19, 0x00	; 0
    63d2:	06 2e       	mov	r0, r22
    63d4:	02 c0       	rjmp	.+4      	; 0x63da <DIO_Enu_SetPinDirection+0xb4>
    63d6:	22 0f       	add	r18, r18
    63d8:	33 1f       	adc	r19, r19
    63da:	0a 94       	dec	r0
    63dc:	e2 f7       	brpl	.-8      	; 0x63d6 <DIO_Enu_SetPinDirection+0xb0>
    63de:	20 95       	com	r18
    63e0:	28 23       	and	r18, r24
            DDRB |= (Copy_u8Value << Copy_u8PinID);
    63e2:	84 2f       	mov	r24, r20
    63e4:	90 e0       	ldi	r25, 0x00	; 0
    63e6:	02 c0       	rjmp	.+4      	; 0x63ec <DIO_Enu_SetPinDirection+0xc6>
    63e8:	88 0f       	add	r24, r24
    63ea:	99 1f       	adc	r25, r25
    63ec:	6a 95       	dec	r22
    63ee:	e2 f7       	brpl	.-8      	; 0x63e8 <DIO_Enu_SetPinDirection+0xc2>
    63f0:	28 2b       	or	r18, r24
    63f2:	27 bb       	out	0x17, r18	; 23
    63f4:	81 e0       	ldi	r24, 0x01	; 1
    63f6:	08 95       	ret

000063f8 <DIO_Enu_SetPinValue>:

ES_t DIO_Enu_SetPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID, u8 Copy_u8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_u8PortID <= DIO_PORTD &&
    63f8:	84 30       	cpi	r24, 0x04	; 4
    63fa:	20 f4       	brcc	.+8      	; 0x6404 <DIO_Enu_SetPinValue+0xc>
    63fc:	68 30       	cpi	r22, 0x08	; 8
    63fe:	10 f4       	brcc	.+4      	; 0x6404 <DIO_Enu_SetPinValue+0xc>
    6400:	42 30       	cpi	r20, 0x02	; 2
    6402:	10 f0       	brcs	.+4      	; 0x6408 <DIO_Enu_SetPinValue+0x10>
            PORTC &= ~(DIO_MASK_BIT << Copy_u8PinID);
            PORTC |= (Copy_u8Value << Copy_u8PinID);
            break;
        case DIO_PORTD:
            PORTD &= ~(DIO_MASK_BIT << Copy_u8PinID);
            PORTD |= (Copy_u8Value << Copy_u8PinID);
    6404:	83 e0       	ldi	r24, 0x03	; 3
    {
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

    return Local_EnuErrorState;
}
    6406:	08 95       	ret

    if (Copy_u8PortID <= DIO_PORTD &&
        Copy_u8PinID <= DIO_PIN7 &&
        Copy_u8Value <= HIGH)
    {
        switch (Copy_u8PortID)
    6408:	81 30       	cpi	r24, 0x01	; 1
    640a:	09 f4       	brne	.+2      	; 0x640e <DIO_Enu_SetPinValue+0x16>
    640c:	48 c0       	rjmp	.+144    	; 0x649e <DIO_Enu_SetPinValue+0xa6>
    640e:	81 30       	cpi	r24, 0x01	; 1
    6410:	b0 f4       	brcc	.+44     	; 0x643e <DIO_Enu_SetPinValue+0x46>
        {
        case DIO_PORTA:
            PORTA &= ~(DIO_MASK_BIT << Copy_u8PinID);
    6412:	8b b3       	in	r24, 0x1b	; 27
    6414:	21 e0       	ldi	r18, 0x01	; 1
    6416:	30 e0       	ldi	r19, 0x00	; 0
    6418:	06 2e       	mov	r0, r22
    641a:	02 c0       	rjmp	.+4      	; 0x6420 <DIO_Enu_SetPinValue+0x28>
    641c:	22 0f       	add	r18, r18
    641e:	33 1f       	adc	r19, r19
    6420:	0a 94       	dec	r0
    6422:	e2 f7       	brpl	.-8      	; 0x641c <DIO_Enu_SetPinValue+0x24>
    6424:	20 95       	com	r18
    6426:	28 23       	and	r18, r24
            PORTA |= (Copy_u8Value << Copy_u8PinID);
    6428:	84 2f       	mov	r24, r20
    642a:	90 e0       	ldi	r25, 0x00	; 0
    642c:	02 c0       	rjmp	.+4      	; 0x6432 <DIO_Enu_SetPinValue+0x3a>
    642e:	88 0f       	add	r24, r24
    6430:	99 1f       	adc	r25, r25
    6432:	6a 95       	dec	r22
    6434:	e2 f7       	brpl	.-8      	; 0x642e <DIO_Enu_SetPinValue+0x36>
    6436:	28 2b       	or	r18, r24
    6438:	2b bb       	out	0x1b, r18	; 27
    643a:	81 e0       	ldi	r24, 0x01	; 1
    643c:	08 95       	ret

    if (Copy_u8PortID <= DIO_PORTD &&
        Copy_u8PinID <= DIO_PIN7 &&
        Copy_u8Value <= HIGH)
    {
        switch (Copy_u8PortID)
    643e:	82 30       	cpi	r24, 0x02	; 2
    6440:	c1 f0       	breq	.+48     	; 0x6472 <DIO_Enu_SetPinValue+0x7a>
    6442:	83 30       	cpi	r24, 0x03	; 3
    6444:	a1 f4       	brne	.+40     	; 0x646e <DIO_Enu_SetPinValue+0x76>
        case DIO_PORTC:
            PORTC &= ~(DIO_MASK_BIT << Copy_u8PinID);
            PORTC |= (Copy_u8Value << Copy_u8PinID);
            break;
        case DIO_PORTD:
            PORTD &= ~(DIO_MASK_BIT << Copy_u8PinID);
    6446:	82 b3       	in	r24, 0x12	; 18
    6448:	21 e0       	ldi	r18, 0x01	; 1
    644a:	30 e0       	ldi	r19, 0x00	; 0
    644c:	06 2e       	mov	r0, r22
    644e:	02 c0       	rjmp	.+4      	; 0x6454 <DIO_Enu_SetPinValue+0x5c>
    6450:	22 0f       	add	r18, r18
    6452:	33 1f       	adc	r19, r19
    6454:	0a 94       	dec	r0
    6456:	e2 f7       	brpl	.-8      	; 0x6450 <DIO_Enu_SetPinValue+0x58>
    6458:	20 95       	com	r18
    645a:	28 23       	and	r18, r24
            PORTD |= (Copy_u8Value << Copy_u8PinID);
    645c:	84 2f       	mov	r24, r20
    645e:	90 e0       	ldi	r25, 0x00	; 0
    6460:	02 c0       	rjmp	.+4      	; 0x6466 <DIO_Enu_SetPinValue+0x6e>
    6462:	88 0f       	add	r24, r24
    6464:	99 1f       	adc	r25, r25
    6466:	6a 95       	dec	r22
    6468:	e2 f7       	brpl	.-8      	; 0x6462 <DIO_Enu_SetPinValue+0x6a>
    646a:	28 2b       	or	r18, r24
    646c:	22 bb       	out	0x12, r18	; 18
    646e:	81 e0       	ldi	r24, 0x01	; 1
    6470:	08 95       	ret
        case DIO_PORTB:
            PORTB &= ~(DIO_MASK_BIT << Copy_u8PinID);
            PORTB |= (Copy_u8Value << Copy_u8PinID);
            break;
        case DIO_PORTC:
            PORTC &= ~(DIO_MASK_BIT << Copy_u8PinID);
    6472:	85 b3       	in	r24, 0x15	; 21
    6474:	21 e0       	ldi	r18, 0x01	; 1
    6476:	30 e0       	ldi	r19, 0x00	; 0
    6478:	06 2e       	mov	r0, r22
    647a:	02 c0       	rjmp	.+4      	; 0x6480 <DIO_Enu_SetPinValue+0x88>
    647c:	22 0f       	add	r18, r18
    647e:	33 1f       	adc	r19, r19
    6480:	0a 94       	dec	r0
    6482:	e2 f7       	brpl	.-8      	; 0x647c <DIO_Enu_SetPinValue+0x84>
    6484:	20 95       	com	r18
    6486:	28 23       	and	r18, r24
            PORTC |= (Copy_u8Value << Copy_u8PinID);
    6488:	84 2f       	mov	r24, r20
    648a:	90 e0       	ldi	r25, 0x00	; 0
    648c:	02 c0       	rjmp	.+4      	; 0x6492 <DIO_Enu_SetPinValue+0x9a>
    648e:	88 0f       	add	r24, r24
    6490:	99 1f       	adc	r25, r25
    6492:	6a 95       	dec	r22
    6494:	e2 f7       	brpl	.-8      	; 0x648e <DIO_Enu_SetPinValue+0x96>
    6496:	28 2b       	or	r18, r24
    6498:	25 bb       	out	0x15, r18	; 21
    649a:	81 e0       	ldi	r24, 0x01	; 1
    649c:	08 95       	ret
        case DIO_PORTA:
            PORTA &= ~(DIO_MASK_BIT << Copy_u8PinID);
            PORTA |= (Copy_u8Value << Copy_u8PinID);
            break;
        case DIO_PORTB:
            PORTB &= ~(DIO_MASK_BIT << Copy_u8PinID);
    649e:	88 b3       	in	r24, 0x18	; 24
    64a0:	21 e0       	ldi	r18, 0x01	; 1
    64a2:	30 e0       	ldi	r19, 0x00	; 0
    64a4:	06 2e       	mov	r0, r22
    64a6:	02 c0       	rjmp	.+4      	; 0x64ac <DIO_Enu_SetPinValue+0xb4>
    64a8:	22 0f       	add	r18, r18
    64aa:	33 1f       	adc	r19, r19
    64ac:	0a 94       	dec	r0
    64ae:	e2 f7       	brpl	.-8      	; 0x64a8 <DIO_Enu_SetPinValue+0xb0>
    64b0:	20 95       	com	r18
    64b2:	28 23       	and	r18, r24
            PORTB |= (Copy_u8Value << Copy_u8PinID);
    64b4:	84 2f       	mov	r24, r20
    64b6:	90 e0       	ldi	r25, 0x00	; 0
    64b8:	02 c0       	rjmp	.+4      	; 0x64be <DIO_Enu_SetPinValue+0xc6>
    64ba:	88 0f       	add	r24, r24
    64bc:	99 1f       	adc	r25, r25
    64be:	6a 95       	dec	r22
    64c0:	e2 f7       	brpl	.-8      	; 0x64ba <DIO_Enu_SetPinValue+0xc2>
    64c2:	28 2b       	or	r18, r24
    64c4:	28 bb       	out	0x18, r18	; 24
    64c6:	81 e0       	ldi	r24, 0x01	; 1
    64c8:	08 95       	ret

000064ca <DIO_Enu_TogPortValue>:

ES_t DIO_Enu_TogPortValue(u8 Copy_u8PortID)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_u8PortID <= DIO_PORTD)
    64ca:	84 30       	cpi	r24, 0x04	; 4
    64cc:	50 f4       	brcc	.+20     	; 0x64e2 <DIO_Enu_TogPortValue+0x18>
    {
        switch (Copy_u8PortID)
    64ce:	81 30       	cpi	r24, 0x01	; 1
    64d0:	79 f0       	breq	.+30     	; 0x64f0 <DIO_Enu_TogPortValue+0x26>
    64d2:	81 30       	cpi	r24, 0x01	; 1
    64d4:	40 f0       	brcs	.+16     	; 0x64e6 <DIO_Enu_TogPortValue+0x1c>
    64d6:	82 30       	cpi	r24, 0x02	; 2
    64d8:	a9 f0       	breq	.+42     	; 0x6504 <DIO_Enu_TogPortValue+0x3a>
    64da:	83 30       	cpi	r24, 0x03	; 3
    64dc:	71 f0       	breq	.+28     	; 0x64fa <DIO_Enu_TogPortValue+0x30>
            break;
        case DIO_PORTB:
            PORTB = ~PORTB;
            break;
        case DIO_PORTC:
            PORTC = ~PORTC;
    64de:	81 e0       	ldi	r24, 0x01	; 1
    64e0:	08 95       	ret

ES_t DIO_Enu_TogPortValue(u8 Copy_u8PortID)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_u8PortID <= DIO_PORTD)
    64e2:	83 e0       	ldi	r24, 0x03	; 3
    64e4:	08 95       	ret
    {
        switch (Copy_u8PortID)
        {
        case DIO_PORTA:
            PORTA = ~PORTA;
    64e6:	8b b3       	in	r24, 0x1b	; 27
    64e8:	80 95       	com	r24
    64ea:	8b bb       	out	0x1b, r24	; 27
    64ec:	81 e0       	ldi	r24, 0x01	; 1
    64ee:	08 95       	ret
            break;
        case DIO_PORTB:
            PORTB = ~PORTB;
    64f0:	88 b3       	in	r24, 0x18	; 24
    64f2:	80 95       	com	r24
    64f4:	88 bb       	out	0x18, r24	; 24
    64f6:	81 e0       	ldi	r24, 0x01	; 1
    64f8:	08 95       	ret
            break;
        case DIO_PORTC:
            PORTC = ~PORTC;
            break;
        case DIO_PORTD:
            PORTD = ~PORTD;
    64fa:	82 b3       	in	r24, 0x12	; 18
    64fc:	80 95       	com	r24
    64fe:	82 bb       	out	0x12, r24	; 18
    6500:	81 e0       	ldi	r24, 0x01	; 1
    {
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

    return Local_EnuErrorState;
}
    6502:	08 95       	ret
            break;
        case DIO_PORTB:
            PORTB = ~PORTB;
            break;
        case DIO_PORTC:
            PORTC = ~PORTC;
    6504:	85 b3       	in	r24, 0x15	; 21
    6506:	80 95       	com	r24
    6508:	85 bb       	out	0x15, r24	; 21
    650a:	81 e0       	ldi	r24, 0x01	; 1
    650c:	08 95       	ret

0000650e <DIO_Enu_TogPinValue>:

ES_t DIO_Enu_TogPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_u8PortID <= DIO_PORTD &&
    650e:	84 30       	cpi	r24, 0x04	; 4
    6510:	b0 f4       	brcc	.+44     	; 0x653e <DIO_Enu_TogPinValue+0x30>
    6512:	68 30       	cpi	r22, 0x08	; 8
    6514:	a0 f4       	brcc	.+40     	; 0x653e <DIO_Enu_TogPinValue+0x30>
        Copy_u8PinID <= DIO_PIN7)
    {
        switch (Copy_u8PortID)
    6516:	81 30       	cpi	r24, 0x01	; 1
    6518:	61 f1       	breq	.+88     	; 0x6572 <DIO_Enu_TogPinValue+0x64>
    651a:	81 30       	cpi	r24, 0x01	; 1
    651c:	90 f0       	brcs	.+36     	; 0x6542 <DIO_Enu_TogPinValue+0x34>
    651e:	82 30       	cpi	r24, 0x02	; 2
    6520:	e1 f0       	breq	.+56     	; 0x655a <DIO_Enu_TogPinValue+0x4c>
    6522:	83 30       	cpi	r24, 0x03	; 3
    6524:	51 f4       	brne	.+20     	; 0x653a <DIO_Enu_TogPinValue+0x2c>
            break;
        case DIO_PORTC:
            TOG_BIT(PORTC, Copy_u8PinID);
            break;
        case DIO_PORTD:
            TOG_BIT(PORTD, Copy_u8PinID);
    6526:	22 b3       	in	r18, 0x12	; 18
    6528:	81 e0       	ldi	r24, 0x01	; 1
    652a:	90 e0       	ldi	r25, 0x00	; 0
    652c:	02 c0       	rjmp	.+4      	; 0x6532 <DIO_Enu_TogPinValue+0x24>
    652e:	88 0f       	add	r24, r24
    6530:	99 1f       	adc	r25, r25
    6532:	6a 95       	dec	r22
    6534:	e2 f7       	brpl	.-8      	; 0x652e <DIO_Enu_TogPinValue+0x20>
    6536:	28 27       	eor	r18, r24
    6538:	22 bb       	out	0x12, r18	; 18
    653a:	81 e0       	ldi	r24, 0x01	; 1
    653c:	08 95       	ret
    653e:	83 e0       	ldi	r24, 0x03	; 3
    {
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

    return Local_EnuErrorState;
}
    6540:	08 95       	ret
        Copy_u8PinID <= DIO_PIN7)
    {
        switch (Copy_u8PortID)
        {
        case DIO_PORTA:
            TOG_BIT(PORTA, Copy_u8PinID);
    6542:	2b b3       	in	r18, 0x1b	; 27
    6544:	81 e0       	ldi	r24, 0x01	; 1
    6546:	90 e0       	ldi	r25, 0x00	; 0
    6548:	02 c0       	rjmp	.+4      	; 0x654e <DIO_Enu_TogPinValue+0x40>
    654a:	88 0f       	add	r24, r24
    654c:	99 1f       	adc	r25, r25
    654e:	6a 95       	dec	r22
    6550:	e2 f7       	brpl	.-8      	; 0x654a <DIO_Enu_TogPinValue+0x3c>
    6552:	28 27       	eor	r18, r24
    6554:	2b bb       	out	0x1b, r18	; 27
    6556:	81 e0       	ldi	r24, 0x01	; 1
    6558:	08 95       	ret
            break;
        case DIO_PORTB:
            TOG_BIT(PORTB, Copy_u8PinID);
            break;
        case DIO_PORTC:
            TOG_BIT(PORTC, Copy_u8PinID);
    655a:	25 b3       	in	r18, 0x15	; 21
    655c:	81 e0       	ldi	r24, 0x01	; 1
    655e:	90 e0       	ldi	r25, 0x00	; 0
    6560:	02 c0       	rjmp	.+4      	; 0x6566 <DIO_Enu_TogPinValue+0x58>
    6562:	88 0f       	add	r24, r24
    6564:	99 1f       	adc	r25, r25
    6566:	6a 95       	dec	r22
    6568:	e2 f7       	brpl	.-8      	; 0x6562 <DIO_Enu_TogPinValue+0x54>
    656a:	28 27       	eor	r18, r24
    656c:	25 bb       	out	0x15, r18	; 21
    656e:	81 e0       	ldi	r24, 0x01	; 1
    6570:	08 95       	ret
        {
        case DIO_PORTA:
            TOG_BIT(PORTA, Copy_u8PinID);
            break;
        case DIO_PORTB:
            TOG_BIT(PORTB, Copy_u8PinID);
    6572:	28 b3       	in	r18, 0x18	; 24
    6574:	81 e0       	ldi	r24, 0x01	; 1
    6576:	90 e0       	ldi	r25, 0x00	; 0
    6578:	02 c0       	rjmp	.+4      	; 0x657e <DIO_Enu_TogPinValue+0x70>
    657a:	88 0f       	add	r24, r24
    657c:	99 1f       	adc	r25, r25
    657e:	6a 95       	dec	r22
    6580:	e2 f7       	brpl	.-8      	; 0x657a <DIO_Enu_TogPinValue+0x6c>
    6582:	28 27       	eor	r18, r24
    6584:	28 bb       	out	0x18, r18	; 24
    6586:	81 e0       	ldi	r24, 0x01	; 1
    6588:	08 95       	ret

0000658a <DIO_Enu_GetPortValue>:

    return Local_EnuErrorState;
}

ES_t DIO_Enu_GetPortValue(u8 Copy_u8PortID, u8 *Copy_pu8Value)
{
    658a:	fb 01       	movw	r30, r22
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_pu8Value != NULL)
    658c:	61 15       	cp	r22, r1
    658e:	71 05       	cpc	r23, r1
    6590:	e9 f0       	breq	.+58     	; 0x65cc <DIO_Enu_GetPortValue+0x42>
    {
        if (Copy_u8PortID <= DIO_PORTD)
    6592:	84 30       	cpi	r24, 0x04	; 4
    6594:	50 f4       	brcc	.+20     	; 0x65aa <DIO_Enu_GetPortValue+0x20>
        {
            switch (Copy_u8PortID)
    6596:	81 30       	cpi	r24, 0x01	; 1
    6598:	a9 f0       	breq	.+42     	; 0x65c4 <DIO_Enu_GetPortValue+0x3a>
    659a:	81 30       	cpi	r24, 0x01	; 1
    659c:	40 f0       	brcs	.+16     	; 0x65ae <DIO_Enu_GetPortValue+0x24>
    659e:	82 30       	cpi	r24, 0x02	; 2
    65a0:	71 f0       	breq	.+28     	; 0x65be <DIO_Enu_GetPortValue+0x34>
    65a2:	83 30       	cpi	r24, 0x03	; 3
    65a4:	41 f0       	breq	.+16     	; 0x65b6 <DIO_Enu_GetPortValue+0x2c>
                break;
            case DIO_PORTB:
                *Copy_pu8Value = PINB;
                break;
            case DIO_PORTC:
                *Copy_pu8Value = PINC;
    65a6:	81 e0       	ldi	r24, 0x01	; 1
    65a8:	08 95       	ret
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_pu8Value != NULL)
    {
        if (Copy_u8PortID <= DIO_PORTD)
    65aa:	83 e0       	ldi	r24, 0x03	; 3
    65ac:	08 95       	ret
        {
            switch (Copy_u8PortID)
            {
            case DIO_PORTA:
                *Copy_pu8Value = PINA;
    65ae:	89 b3       	in	r24, 0x19	; 25
    65b0:	80 83       	st	Z, r24
    65b2:	81 e0       	ldi	r24, 0x01	; 1
    65b4:	08 95       	ret
                break;
            case DIO_PORTC:
                *Copy_pu8Value = PINC;
                break;
            case DIO_PORTD:
                *Copy_pu8Value = PIND;
    65b6:	80 b3       	in	r24, 0x10	; 16
    65b8:	80 83       	st	Z, r24
    65ba:	81 e0       	ldi	r24, 0x01	; 1
    {
        Local_EnuErrorState = ES_NULL_POINTER;
    }

    return Local_EnuErrorState;
}
    65bc:	08 95       	ret
                break;
            case DIO_PORTB:
                *Copy_pu8Value = PINB;
                break;
            case DIO_PORTC:
                *Copy_pu8Value = PINC;
    65be:	83 b3       	in	r24, 0x13	; 19
    65c0:	80 83       	st	Z, r24
    65c2:	f1 cf       	rjmp	.-30     	; 0x65a6 <DIO_Enu_GetPortValue+0x1c>
            {
            case DIO_PORTA:
                *Copy_pu8Value = PINA;
                break;
            case DIO_PORTB:
                *Copy_pu8Value = PINB;
    65c4:	86 b3       	in	r24, 0x16	; 22
    65c6:	80 83       	st	Z, r24
    65c8:	81 e0       	ldi	r24, 0x01	; 1
    65ca:	08 95       	ret

ES_t DIO_Enu_GetPortValue(u8 Copy_u8PortID, u8 *Copy_pu8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_pu8Value != NULL)
    65cc:	82 e0       	ldi	r24, 0x02	; 2
    65ce:	08 95       	ret

000065d0 <DIO_Enu_GetPinValue>:

    return Local_EnuErrorState;
}

ES_t DIO_Enu_GetPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID, u8 *Copy_pu8Value)
{
    65d0:	fa 01       	movw	r30, r20
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_pu8Value != NULL)
    65d2:	41 15       	cp	r20, r1
    65d4:	51 05       	cpc	r21, r1
    65d6:	d9 f0       	breq	.+54     	; 0x660e <DIO_Enu_GetPinValue+0x3e>
    {
        if (Copy_u8PortID <= DIO_PORTD &&
    65d8:	84 30       	cpi	r24, 0x04	; 4
    65da:	60 f4       	brcc	.+24     	; 0x65f4 <DIO_Enu_GetPinValue+0x24>
    65dc:	68 30       	cpi	r22, 0x08	; 8
    65de:	50 f4       	brcc	.+20     	; 0x65f4 <DIO_Enu_GetPinValue+0x24>
            Copy_u8PinID <= DIO_PIN7)
        {
            switch (Copy_u8PortID)
    65e0:	81 30       	cpi	r24, 0x01	; 1
    65e2:	b9 f0       	breq	.+46     	; 0x6612 <DIO_Enu_GetPinValue+0x42>
    65e4:	81 30       	cpi	r24, 0x01	; 1
    65e6:	40 f0       	brcs	.+16     	; 0x65f8 <DIO_Enu_GetPinValue+0x28>
    65e8:	82 30       	cpi	r24, 0x02	; 2
    65ea:	b9 f0       	breq	.+46     	; 0x661a <DIO_Enu_GetPinValue+0x4a>
    65ec:	83 30       	cpi	r24, 0x03	; 3
    65ee:	99 f0       	breq	.+38     	; 0x6616 <DIO_Enu_GetPinValue+0x46>
            {
            case DIO_PORTA:
                *Copy_pu8Value = GIT_BIT(PINA, Copy_u8PinID);
                break;
            case DIO_PORTB:
                *Copy_pu8Value = GIT_BIT(PINB, Copy_u8PinID);
    65f0:	81 e0       	ldi	r24, 0x01	; 1
    65f2:	08 95       	ret
                break;
            case DIO_PORTC:
                *Copy_pu8Value = GIT_BIT(PINC, Copy_u8PinID);
                break;
            case DIO_PORTD:
                *Copy_pu8Value = GIT_BIT(PIND, Copy_u8PinID);
    65f4:	83 e0       	ldi	r24, 0x03	; 3
    {
        Local_EnuErrorState = ES_NULL_POINTER;
    }

    return Local_EnuErrorState;
}
    65f6:	08 95       	ret
            Copy_u8PinID <= DIO_PIN7)
        {
            switch (Copy_u8PortID)
            {
            case DIO_PORTA:
                *Copy_pu8Value = GIT_BIT(PINA, Copy_u8PinID);
    65f8:	89 b3       	in	r24, 0x19	; 25
                break;
            case DIO_PORTB:
                *Copy_pu8Value = GIT_BIT(PINB, Copy_u8PinID);
    65fa:	90 e0       	ldi	r25, 0x00	; 0
    65fc:	02 c0       	rjmp	.+4      	; 0x6602 <DIO_Enu_GetPinValue+0x32>
    65fe:	95 95       	asr	r25
    6600:	87 95       	ror	r24
    6602:	6a 95       	dec	r22
    6604:	e2 f7       	brpl	.-8      	; 0x65fe <DIO_Enu_GetPinValue+0x2e>
    6606:	81 70       	andi	r24, 0x01	; 1
    6608:	80 83       	st	Z, r24
    660a:	81 e0       	ldi	r24, 0x01	; 1
    660c:	08 95       	ret

ES_t DIO_Enu_GetPinValue(u8 Copy_u8PortID, u8 Copy_u8PinID, u8 *Copy_pu8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

    if (Copy_pu8Value != NULL)
    660e:	82 e0       	ldi	r24, 0x02	; 2
    6610:	08 95       	ret
            {
            case DIO_PORTA:
                *Copy_pu8Value = GIT_BIT(PINA, Copy_u8PinID);
                break;
            case DIO_PORTB:
                *Copy_pu8Value = GIT_BIT(PINB, Copy_u8PinID);
    6612:	86 b3       	in	r24, 0x16	; 22
    6614:	f2 cf       	rjmp	.-28     	; 0x65fa <DIO_Enu_GetPinValue+0x2a>
                break;
            case DIO_PORTC:
                *Copy_pu8Value = GIT_BIT(PINC, Copy_u8PinID);
                break;
            case DIO_PORTD:
                *Copy_pu8Value = GIT_BIT(PIND, Copy_u8PinID);
    6616:	80 b3       	in	r24, 0x10	; 16
    6618:	f0 cf       	rjmp	.-32     	; 0x65fa <DIO_Enu_GetPinValue+0x2a>
                break;
            case DIO_PORTB:
                *Copy_pu8Value = GIT_BIT(PINB, Copy_u8PinID);
                break;
            case DIO_PORTC:
                *Copy_pu8Value = GIT_BIT(PINC, Copy_u8PinID);
    661a:	83 b3       	in	r24, 0x13	; 19
    661c:	ee cf       	rjmp	.-36     	; 0x65fa <DIO_Enu_GetPinValue+0x2a>

0000661e <DIO_Enu_WriteHighNibbles>:
ES_t DIO_Enu_WriteHighNibbles(u8 Copy_u8PortID,u8 Copy_u8Value)
{

    ES_t Local_EnuErrorState = ES_NOT_OK;

	if ( (Copy_u8PortID <= DIO_PORTD))
    661e:	84 30       	cpi	r24, 0x04	; 4
    6620:	60 f4       	brcc	.+24     	; 0x663a <DIO_Enu_WriteHighNibbles+0x1c>
	{
		Copy_u8Value = (Copy_u8Value<<4) ;
    6622:	62 95       	swap	r22
    6624:	60 7f       	andi	r22, 0xF0	; 240
		switch(Copy_u8PortID)
    6626:	81 30       	cpi	r24, 0x01	; 1
    6628:	81 f0       	breq	.+32     	; 0x664a <DIO_Enu_WriteHighNibbles+0x2c>
    662a:	81 30       	cpi	r24, 0x01	; 1
    662c:	40 f0       	brcs	.+16     	; 0x663e <DIO_Enu_WriteHighNibbles+0x20>
    662e:	82 30       	cpi	r24, 0x02	; 2
    6630:	c1 f0       	breq	.+48     	; 0x6662 <DIO_Enu_WriteHighNibbles+0x44>
    6632:	83 30       	cpi	r24, 0x03	; 3
    6634:	81 f0       	breq	.+32     	; 0x6656 <DIO_Enu_WriteHighNibbles+0x38>
			PORTB &=0x0f;                 
			PORTB |=Copy_u8Value;
			break ;
		case DIO_PORTC :
			PORTC &=0x0f;                 
			PORTC |=Copy_u8Value;
    6636:	81 e0       	ldi	r24, 0x01	; 1
    6638:	08 95       	ret
ES_t DIO_Enu_WriteHighNibbles(u8 Copy_u8PortID,u8 Copy_u8Value)
{

    ES_t Local_EnuErrorState = ES_NOT_OK;

	if ( (Copy_u8PortID <= DIO_PORTD))
    663a:	83 e0       	ldi	r24, 0x03	; 3
    663c:	08 95       	ret
	{
		Copy_u8Value = (Copy_u8Value<<4) ;
		switch(Copy_u8PortID)
		{
		case DIO_PORTA :
			PORTA &=0x0f;                   
    663e:	8b b3       	in	r24, 0x1b	; 27
    6640:	8f 70       	andi	r24, 0x0F	; 15
			PORTA |=Copy_u8Value;			
    6642:	68 2b       	or	r22, r24
    6644:	6b bb       	out	0x1b, r22	; 27
    6646:	81 e0       	ldi	r24, 0x01	; 1
    6648:	08 95       	ret
			break ;
		case DIO_PORTB:
			PORTB &=0x0f;                 
    664a:	88 b3       	in	r24, 0x18	; 24
    664c:	8f 70       	andi	r24, 0x0F	; 15
			PORTB |=Copy_u8Value;
    664e:	68 2b       	or	r22, r24
    6650:	68 bb       	out	0x18, r22	; 24
    6652:	81 e0       	ldi	r24, 0x01	; 1
    6654:	08 95       	ret
		case DIO_PORTC :
			PORTC &=0x0f;                 
			PORTC |=Copy_u8Value;
			break ;
		case DIO_PORTD:
			PORTD &=0x0f;                 
    6656:	82 b3       	in	r24, 0x12	; 18
    6658:	8f 70       	andi	r24, 0x0F	; 15
			PORTD |=Copy_u8Value;
    665a:	68 2b       	or	r22, r24
    665c:	62 bb       	out	0x12, r22	; 18
    665e:	81 e0       	ldi	r24, 0x01	; 1
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

	return Local_EnuErrorState ;

}
    6660:	08 95       	ret
		case DIO_PORTB:
			PORTB &=0x0f;                 
			PORTB |=Copy_u8Value;
			break ;
		case DIO_PORTC :
			PORTC &=0x0f;                 
    6662:	85 b3       	in	r24, 0x15	; 21
    6664:	8f 70       	andi	r24, 0x0F	; 15
			PORTC |=Copy_u8Value;
    6666:	68 2b       	or	r22, r24
    6668:	65 bb       	out	0x15, r22	; 21
    666a:	81 e0       	ldi	r24, 0x01	; 1
    666c:	08 95       	ret

0000666e <DIO_Enu_WriteLowNibbles>:

ES_t DIO_Enu_WriteLowNibbles(u8 Copy_u8PortID,u8 Copy_u8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

	if ( (Copy_u8PortID <= DIO_PORTD))
    666e:	84 30       	cpi	r24, 0x04	; 4
    6670:	58 f4       	brcc	.+22     	; 0x6688 <DIO_Enu_WriteLowNibbles+0x1a>
	{
		Copy_u8Value&=0x0f;
    6672:	6f 70       	andi	r22, 0x0F	; 15
		switch(Copy_u8PortID)
    6674:	81 30       	cpi	r24, 0x01	; 1
    6676:	81 f0       	breq	.+32     	; 0x6698 <DIO_Enu_WriteLowNibbles+0x2a>
    6678:	81 30       	cpi	r24, 0x01	; 1
    667a:	40 f0       	brcs	.+16     	; 0x668c <DIO_Enu_WriteLowNibbles+0x1e>
    667c:	82 30       	cpi	r24, 0x02	; 2
    667e:	c1 f0       	breq	.+48     	; 0x66b0 <DIO_Enu_WriteLowNibbles+0x42>
    6680:	83 30       	cpi	r24, 0x03	; 3
    6682:	81 f0       	breq	.+32     	; 0x66a4 <DIO_Enu_WriteLowNibbles+0x36>
			PORTB &=0xf0;                 
			PORTB |=Copy_u8Value;
			break ;
		case DIO_PORTC :
			PORTC &=0xf0;                 
			PORTC |=Copy_u8Value;
    6684:	81 e0       	ldi	r24, 0x01	; 1
    6686:	08 95       	ret

ES_t DIO_Enu_WriteLowNibbles(u8 Copy_u8PortID,u8 Copy_u8Value)
{
    ES_t Local_EnuErrorState = ES_NOT_OK;

	if ( (Copy_u8PortID <= DIO_PORTD))
    6688:	83 e0       	ldi	r24, 0x03	; 3
    668a:	08 95       	ret
	{
		Copy_u8Value&=0x0f;
		switch(Copy_u8PortID)
		{
		case DIO_PORTA :
			PORTA &=0xf0;                   
    668c:	8b b3       	in	r24, 0x1b	; 27
    668e:	80 7f       	andi	r24, 0xF0	; 240
			PORTA |=Copy_u8Value;			
    6690:	68 2b       	or	r22, r24
    6692:	6b bb       	out	0x1b, r22	; 27
    6694:	81 e0       	ldi	r24, 0x01	; 1
    6696:	08 95       	ret
			break ;
		case DIO_PORTB:
			PORTB &=0xf0;                 
    6698:	88 b3       	in	r24, 0x18	; 24
    669a:	80 7f       	andi	r24, 0xF0	; 240
			PORTB |=Copy_u8Value;
    669c:	68 2b       	or	r22, r24
    669e:	68 bb       	out	0x18, r22	; 24
    66a0:	81 e0       	ldi	r24, 0x01	; 1
    66a2:	08 95       	ret
		case DIO_PORTC :
			PORTC &=0xf0;                 
			PORTC |=Copy_u8Value;
			break ;
		case DIO_PORTD:
			PORTD &=0xf0;                 
    66a4:	82 b3       	in	r24, 0x12	; 18
    66a6:	80 7f       	andi	r24, 0xF0	; 240
			PORTD |=Copy_u8Value;
    66a8:	68 2b       	or	r22, r24
    66aa:	62 bb       	out	0x12, r22	; 18
    66ac:	81 e0       	ldi	r24, 0x01	; 1
        Local_EnuErrorState = ES_OUT_OF_RANGE;
    }

	return Local_EnuErrorState ;

}
    66ae:	08 95       	ret
		case DIO_PORTB:
			PORTB &=0xf0;                 
			PORTB |=Copy_u8Value;
			break ;
		case DIO_PORTC :
			PORTC &=0xf0;                 
    66b0:	85 b3       	in	r24, 0x15	; 21
    66b2:	80 7f       	andi	r24, 0xF0	; 240
			PORTC |=Copy_u8Value;
    66b4:	68 2b       	or	r22, r24
    66b6:	65 bb       	out	0x15, r22	; 21
    66b8:	81 e0       	ldi	r24, 0x01	; 1
    66ba:	08 95       	ret

000066bc <__mulsi3>:
    66bc:	62 9f       	mul	r22, r18
    66be:	d0 01       	movw	r26, r0
    66c0:	73 9f       	mul	r23, r19
    66c2:	f0 01       	movw	r30, r0
    66c4:	82 9f       	mul	r24, r18
    66c6:	e0 0d       	add	r30, r0
    66c8:	f1 1d       	adc	r31, r1
    66ca:	64 9f       	mul	r22, r20
    66cc:	e0 0d       	add	r30, r0
    66ce:	f1 1d       	adc	r31, r1
    66d0:	92 9f       	mul	r25, r18
    66d2:	f0 0d       	add	r31, r0
    66d4:	83 9f       	mul	r24, r19
    66d6:	f0 0d       	add	r31, r0
    66d8:	74 9f       	mul	r23, r20
    66da:	f0 0d       	add	r31, r0
    66dc:	65 9f       	mul	r22, r21
    66de:	f0 0d       	add	r31, r0
    66e0:	99 27       	eor	r25, r25
    66e2:	72 9f       	mul	r23, r18
    66e4:	b0 0d       	add	r27, r0
    66e6:	e1 1d       	adc	r30, r1
    66e8:	f9 1f       	adc	r31, r25
    66ea:	63 9f       	mul	r22, r19
    66ec:	b0 0d       	add	r27, r0
    66ee:	e1 1d       	adc	r30, r1
    66f0:	f9 1f       	adc	r31, r25
    66f2:	bd 01       	movw	r22, r26
    66f4:	cf 01       	movw	r24, r30
    66f6:	11 24       	eor	r1, r1
    66f8:	08 95       	ret

000066fa <__udivmodsi4>:
    66fa:	a1 e2       	ldi	r26, 0x21	; 33
    66fc:	1a 2e       	mov	r1, r26
    66fe:	aa 1b       	sub	r26, r26
    6700:	bb 1b       	sub	r27, r27
    6702:	fd 01       	movw	r30, r26
    6704:	0d c0       	rjmp	.+26     	; 0x6720 <__udivmodsi4_ep>

00006706 <__udivmodsi4_loop>:
    6706:	aa 1f       	adc	r26, r26
    6708:	bb 1f       	adc	r27, r27
    670a:	ee 1f       	adc	r30, r30
    670c:	ff 1f       	adc	r31, r31
    670e:	a2 17       	cp	r26, r18
    6710:	b3 07       	cpc	r27, r19
    6712:	e4 07       	cpc	r30, r20
    6714:	f5 07       	cpc	r31, r21
    6716:	20 f0       	brcs	.+8      	; 0x6720 <__udivmodsi4_ep>
    6718:	a2 1b       	sub	r26, r18
    671a:	b3 0b       	sbc	r27, r19
    671c:	e4 0b       	sbc	r30, r20
    671e:	f5 0b       	sbc	r31, r21

00006720 <__udivmodsi4_ep>:
    6720:	66 1f       	adc	r22, r22
    6722:	77 1f       	adc	r23, r23
    6724:	88 1f       	adc	r24, r24
    6726:	99 1f       	adc	r25, r25
    6728:	1a 94       	dec	r1
    672a:	69 f7       	brne	.-38     	; 0x6706 <__udivmodsi4_loop>
    672c:	60 95       	com	r22
    672e:	70 95       	com	r23
    6730:	80 95       	com	r24
    6732:	90 95       	com	r25
    6734:	9b 01       	movw	r18, r22
    6736:	ac 01       	movw	r20, r24
    6738:	bd 01       	movw	r22, r26
    673a:	cf 01       	movw	r24, r30
    673c:	08 95       	ret

0000673e <__prologue_saves__>:
    673e:	2f 92       	push	r2
    6740:	3f 92       	push	r3
    6742:	4f 92       	push	r4
    6744:	5f 92       	push	r5
    6746:	6f 92       	push	r6
    6748:	7f 92       	push	r7
    674a:	8f 92       	push	r8
    674c:	9f 92       	push	r9
    674e:	af 92       	push	r10
    6750:	bf 92       	push	r11
    6752:	cf 92       	push	r12
    6754:	df 92       	push	r13
    6756:	ef 92       	push	r14
    6758:	ff 92       	push	r15
    675a:	0f 93       	push	r16
    675c:	1f 93       	push	r17
    675e:	cf 93       	push	r28
    6760:	df 93       	push	r29
    6762:	cd b7       	in	r28, 0x3d	; 61
    6764:	de b7       	in	r29, 0x3e	; 62
    6766:	ca 1b       	sub	r28, r26
    6768:	db 0b       	sbc	r29, r27
    676a:	0f b6       	in	r0, 0x3f	; 63
    676c:	f8 94       	cli
    676e:	de bf       	out	0x3e, r29	; 62
    6770:	0f be       	out	0x3f, r0	; 63
    6772:	cd bf       	out	0x3d, r28	; 61
    6774:	09 94       	ijmp

00006776 <__epilogue_restores__>:
    6776:	2a 88       	ldd	r2, Y+18	; 0x12
    6778:	39 88       	ldd	r3, Y+17	; 0x11
    677a:	48 88       	ldd	r4, Y+16	; 0x10
    677c:	5f 84       	ldd	r5, Y+15	; 0x0f
    677e:	6e 84       	ldd	r6, Y+14	; 0x0e
    6780:	7d 84       	ldd	r7, Y+13	; 0x0d
    6782:	8c 84       	ldd	r8, Y+12	; 0x0c
    6784:	9b 84       	ldd	r9, Y+11	; 0x0b
    6786:	aa 84       	ldd	r10, Y+10	; 0x0a
    6788:	b9 84       	ldd	r11, Y+9	; 0x09
    678a:	c8 84       	ldd	r12, Y+8	; 0x08
    678c:	df 80       	ldd	r13, Y+7	; 0x07
    678e:	ee 80       	ldd	r14, Y+6	; 0x06
    6790:	fd 80       	ldd	r15, Y+5	; 0x05
    6792:	0c 81       	ldd	r16, Y+4	; 0x04
    6794:	1b 81       	ldd	r17, Y+3	; 0x03
    6796:	aa 81       	ldd	r26, Y+2	; 0x02
    6798:	b9 81       	ldd	r27, Y+1	; 0x01
    679a:	ce 0f       	add	r28, r30
    679c:	d1 1d       	adc	r29, r1
    679e:	0f b6       	in	r0, 0x3f	; 63
    67a0:	f8 94       	cli
    67a2:	de bf       	out	0x3e, r29	; 62
    67a4:	0f be       	out	0x3f, r0	; 63
    67a6:	cd bf       	out	0x3d, r28	; 61
    67a8:	ed 01       	movw	r28, r26
    67aa:	08 95       	ret

000067ac <_exit>:
    67ac:	f8 94       	cli

000067ae <__stop_program>:
    67ae:	ff cf       	rjmp	.-2      	; 0x67ae <__stop_program>
