{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 4.8222e-10,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 2.22385e-10,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.02092e-10,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 2.22385e-10,
	"finish__design__instance__count__class:buffer": 10,
	"finish__design__instance__area__class:buffer": 46.2944,
	"finish__design__instance__count__class:timing_repair_buffer": 194,
	"finish__design__instance__area__class:timing_repair_buffer": 754.474,
	"finish__design__instance__count__class:inverter": 40,
	"finish__design__instance__area__class:inverter": 150.144,
	"finish__design__instance__count__class:multi_input_combinational_cell": 360,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2929.06,
	"finish__design__instance__count": 604,
	"finish__design__instance__area": 3879.97,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.747492,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.871747,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.40617e-12,
	"finish__power__switching__total": 1.34754e-12,
	"finish__power__leakage__total": 1.70001e-09,
	"finish__power__total": 1.70276e-09,
	"finish__design__io": 194,
	"finish__design__die__area": 6072.31,
	"finish__design__core__area": 5540.31,
	"finish__design__instance__count": 676,
	"finish__design__instance__area": 3970.06,
	"finish__design__instance__count__stdcell": 676,
	"finish__design__instance__area__stdcell": 3970.06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.716576,
	"finish__design__instance__utilization__stdcell": 0.716576,
	"finish__design__rows": 27,
	"finish__design__rows:unithd": 27,
	"finish__design__sites": 4428,
	"finish__design__sites:unithd": 4428,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}