INFO-FLOW: Workspace D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline opened at Wed Dec 23 21:15:46 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.131 sec.
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.177 sec.
Command     ap_source done; 0.178 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.413 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.69 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 2.043 sec.
Execute   set_part xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.118 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.316 sec.
Execute   create_clock -period 5 -name default 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute   source ./matrixmultiplication.proj/baseline/directives.tcl 
Execute     set_directive_interface -mode s_axilite matrixmul 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute     set_directive_interface -mode s_axilite matrixmul A 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_interface -mode s_axilite matrixmul B 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode s_axilite matrixmul AB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matrixmultiplication.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matrixmultiplication.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted matrixmultiplication.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "matrixmultiplication.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/2019.2/common/technology/autopilot" -I "D:/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E matrixmultiplication.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/2019.2/common/technology/autopilot -I D:/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp
Command       clang done; 7.025 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.385 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/2019.2/common/technology/autopilot" -I "D:/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp"  -o "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/2019.2/common/technology/autopilot -I D:/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/useless.bc
Command       clang done; 4.446 sec.
INFO-FLOW: Done: GCC PP time: 11.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute       source D:/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command       ap_source done; 0.155 sec.
Execute       source D:/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredAB 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/.systemc_flag -quiet -fix-errors D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.104 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 -directive=D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/all.directive.json -quiet -fix-errors D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.519 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.diag.yml D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.out.log 2> D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/xilinx-dataflow-lawyer.matrixmultiplication.pp.0.cpp.err.log 
Command       ap_eval done; 1.593 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.out.log 2> D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/tidy-3.1.matrixmultiplication.pp.0.cpp.err.log 
Command         ap_eval done; 0.262 sec.
Execute         source D:/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.out.log 2> D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/xilinx-legacy-rewriter.matrixmultiplication.pp.0.cpp.err.log 
Command         ap_eval done; 0.619 sec.
Command       tidy_31 done; 0.968 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/2019.2/common/technology/autopilot" -I "D:/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.bc" 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/2019.2/common/technology/autopilot -I D:/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.bc
Command       clang done; 1.763 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmultiplication.g.bc -hls-opt -except-internalize matrixmul -LD:/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g 
Command       llvm-ld done; 15.899 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 197.219 ; gain = 107.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 197.219 ; gain = 107.715
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.pp.bc -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/2019.2/win64/lib -lfloatconversion -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.131 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrixmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g.0.bc -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 197.219 ; gain = 107.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g.1.bc -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g.2.prechk.bc -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 197.219 ; gain = 107.715
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.g.1.bc to D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.o.1.bc -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.152 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.o.1.tmp.bc -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 197.219 ; gain = 107.715
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.o.2.bc -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.146 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 197.219 ; gain = 107.715
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.436 sec.
Command     elaborate done; 35.788 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
Execute       ap_set_top_model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matrixmul 
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrixmul
INFO-FLOW: Configuring Module : matrixmul ...
Execute       set_default_model matrixmul 
Execute       apply_spec_resource_limit matrixmul 
INFO-FLOW: Model list for preprocess: matrixmul
INFO-FLOW: Preprocessing Module: matrixmul ...
Execute       set_default_model matrixmul 
Execute       cdfg_preprocess -model matrixmul 
Command       cdfg_preprocess done; 0.374 sec.
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for synthesis: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrixmul 
Execute       schedule -model matrixmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 39.321 seconds; current allocated memory: 111.606 MB.
Execute       syn_report -verbosereport -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.verbose.sched.rpt 
Command       syn_report done; 0.381 sec.
Execute       db_write -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.sched.adb -f 
INFO-FLOW: Finish scheduling matrixmul.
Execute       set_default_model matrixmul 
Execute       bind -model matrixmul 
BIND OPTION: model=matrixmul
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 111.840 MB.
Execute       syn_report -verbosereport -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.verbose.bind.rpt 
Execute       db_write -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.bind.adb -f 
INFO-FLOW: Finish binding matrixmul.
Execute       get_model_list matrixmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess matrixmul 
INFO-FLOW: Model list for RTL generation: matrixmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model matrixmul -vendor xilinx -mg_file D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/AB' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'B' and 'AB' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'matrixmul_mul_32s_32s_32_5_1' to 'matrixmul_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matrixmul_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
Command       create_rtl_model done; 0.484 sec.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 112.340 MB.
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrixmul -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/syn/systemc/matrixmul -synmodules matrixmul 
Command       gen_rtl done; 0.22 sec.
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vhdl -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/syn/vhdl/matrixmul 
Command       gen_rtl done; 0.119 sec.
Execute       gen_rtl matrixmul -istop -style xilinx -f -lang vlog -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/syn/verilog/matrixmul 
Command       gen_rtl done; 0.546 sec.
Execute       syn_report -csynth -model matrixmul -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/syn/report/matrixmul_csynth.rpt 
Execute       syn_report -rtlxml -model matrixmul -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/syn/report/matrixmul_csynth.xml 
Execute       syn_report -verbosereport -model matrixmul -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.verbose.rpt 
Command       syn_report done; 0.212 sec.
Execute       db_write -model matrixmul -f -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.adb 
Execute       gen_tb_info matrixmul -p D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul 
Execute       export_constraint_db -f -tool general -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.constraint.tcl 
Execute       syn_report -designview -model matrixmul -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model matrixmul -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model matrixmul -o D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks matrixmul 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain matrixmul 
INFO-FLOW: Model list for RTL component generation: matrixmul
INFO-FLOW: Handling components in module [matrixmul] ... 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: Found component matrixmul_mul_32sbkb.
INFO-FLOW: Append model matrixmul_mul_32sbkb
INFO-FLOW: Found component matrixmul_AXILiteS_s_axi.
INFO-FLOW: Append model matrixmul_AXILiteS_s_axi
INFO-FLOW: Append model matrixmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrixmul_mul_32sbkb matrixmul_AXILiteS_s_axi matrixmul
INFO-FLOW: To file: write model matrixmul_mul_32sbkb
INFO-FLOW: To file: write model matrixmul_AXILiteS_s_axi
INFO-FLOW: To file: write model matrixmul
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model matrixmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 237.81 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.148 sec.
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.248 sec.
Command           ap_source done; 0.318 sec.
Execute           source D:/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.255 sec.
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.277 sec.
Execute           source D:/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.156 sec.
Execute           source D:/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 1.587 sec.
Command       ap_source done; 1.609 sec.
Execute       source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'matrixmul_mul_32sbkb_MulnS_0'
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.612 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.143 sec.
Command       ap_source done; 0.143 sec.
Execute       source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=matrixmul xml_exists=0
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.142 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.constraint.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=0
Execute       source D:/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.compgen.dataonly.tcl 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.constraint.tcl 
Execute       sc_get_clocks matrixmul 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 197.219 ; gain = 107.715
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
Command     autosyn done; 7.082 sec.
Command   csynth_design done; 42.88 sec.
Command ap_source done; 45.369 sec.
Execute cleanup_all 
Command cleanup_all done; 0.216 sec.
INFO-FLOW: Workspace D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline opened at Wed Dec 23 21:16:52 +0800 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.175 sec.
Command         ap_source done; 0.246 sec.
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.309 sec.
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source done; 0.113 sec.
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.161 sec.
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.296 sec.
Execute       source D:/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.849 sec.
Execute     source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.109 sec.
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.165 sec.
Command     ap_source done; 0.166 sec.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 8.935 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.111 sec.
Execute         source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.117 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 9.268 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 10.491 sec.
Execute   cosim_design -trace_level all -tool xsim 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl
Execute     source D:/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     source D:/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     is_encrypted D:/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp 
Execute     is_encrypted D:/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/msoc/pp4fpgas-master/examples/matrixmultiplication-top.cpp D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.101 sec.
Execute     tidy_31 xilinx-tb31-process D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication-top.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.94 sec.
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO-FLOW: TB processing: D:/msoc/pp4fpgas-master/examples/matrixmultiplication.cpp D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp std=c++11 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.154 sec.
Execute     tidy_31 xilinx-tb31-process D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/./sim/autowrap/testbench/matrixmultiplication.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/global.setting.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.rtl_wrap.cfg.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.349 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
Execute     source D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/baseline/.autopilot/db/matrixmul.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 54.773 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 95.491 sec.
Command ap_source done; 106.156 sec.
Execute cleanup_all 
